// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/10/2022 13:27:13"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_test (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB,
	reg1,
	reg2,
	reg3,
	reg10,
	reg11,
	reg12,
	reg13,
	reg30);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[31:0] q_imem;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	wren;
output 	[31:0] q_dmem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;
output 	[31:0] reg1;
output 	[31:0] reg2;
output 	[31:0] reg3;
output 	[31:0] reg10;
output 	[31:0] reg11;
output 	[31:0] reg12;
output 	[31:0] reg13;
output 	[31:0] reg30;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \wren~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \reg1[0]~output_o ;
wire \reg1[1]~output_o ;
wire \reg1[2]~output_o ;
wire \reg1[3]~output_o ;
wire \reg1[4]~output_o ;
wire \reg1[5]~output_o ;
wire \reg1[6]~output_o ;
wire \reg1[7]~output_o ;
wire \reg1[8]~output_o ;
wire \reg1[9]~output_o ;
wire \reg1[10]~output_o ;
wire \reg1[11]~output_o ;
wire \reg1[12]~output_o ;
wire \reg1[13]~output_o ;
wire \reg1[14]~output_o ;
wire \reg1[15]~output_o ;
wire \reg1[16]~output_o ;
wire \reg1[17]~output_o ;
wire \reg1[18]~output_o ;
wire \reg1[19]~output_o ;
wire \reg1[20]~output_o ;
wire \reg1[21]~output_o ;
wire \reg1[22]~output_o ;
wire \reg1[23]~output_o ;
wire \reg1[24]~output_o ;
wire \reg1[25]~output_o ;
wire \reg1[26]~output_o ;
wire \reg1[27]~output_o ;
wire \reg1[28]~output_o ;
wire \reg1[29]~output_o ;
wire \reg1[30]~output_o ;
wire \reg1[31]~output_o ;
wire \reg2[0]~output_o ;
wire \reg2[1]~output_o ;
wire \reg2[2]~output_o ;
wire \reg2[3]~output_o ;
wire \reg2[4]~output_o ;
wire \reg2[5]~output_o ;
wire \reg2[6]~output_o ;
wire \reg2[7]~output_o ;
wire \reg2[8]~output_o ;
wire \reg2[9]~output_o ;
wire \reg2[10]~output_o ;
wire \reg2[11]~output_o ;
wire \reg2[12]~output_o ;
wire \reg2[13]~output_o ;
wire \reg2[14]~output_o ;
wire \reg2[15]~output_o ;
wire \reg2[16]~output_o ;
wire \reg2[17]~output_o ;
wire \reg2[18]~output_o ;
wire \reg2[19]~output_o ;
wire \reg2[20]~output_o ;
wire \reg2[21]~output_o ;
wire \reg2[22]~output_o ;
wire \reg2[23]~output_o ;
wire \reg2[24]~output_o ;
wire \reg2[25]~output_o ;
wire \reg2[26]~output_o ;
wire \reg2[27]~output_o ;
wire \reg2[28]~output_o ;
wire \reg2[29]~output_o ;
wire \reg2[30]~output_o ;
wire \reg2[31]~output_o ;
wire \reg3[0]~output_o ;
wire \reg3[1]~output_o ;
wire \reg3[2]~output_o ;
wire \reg3[3]~output_o ;
wire \reg3[4]~output_o ;
wire \reg3[5]~output_o ;
wire \reg3[6]~output_o ;
wire \reg3[7]~output_o ;
wire \reg3[8]~output_o ;
wire \reg3[9]~output_o ;
wire \reg3[10]~output_o ;
wire \reg3[11]~output_o ;
wire \reg3[12]~output_o ;
wire \reg3[13]~output_o ;
wire \reg3[14]~output_o ;
wire \reg3[15]~output_o ;
wire \reg3[16]~output_o ;
wire \reg3[17]~output_o ;
wire \reg3[18]~output_o ;
wire \reg3[19]~output_o ;
wire \reg3[20]~output_o ;
wire \reg3[21]~output_o ;
wire \reg3[22]~output_o ;
wire \reg3[23]~output_o ;
wire \reg3[24]~output_o ;
wire \reg3[25]~output_o ;
wire \reg3[26]~output_o ;
wire \reg3[27]~output_o ;
wire \reg3[28]~output_o ;
wire \reg3[29]~output_o ;
wire \reg3[30]~output_o ;
wire \reg3[31]~output_o ;
wire \reg10[0]~output_o ;
wire \reg10[1]~output_o ;
wire \reg10[2]~output_o ;
wire \reg10[3]~output_o ;
wire \reg10[4]~output_o ;
wire \reg10[5]~output_o ;
wire \reg10[6]~output_o ;
wire \reg10[7]~output_o ;
wire \reg10[8]~output_o ;
wire \reg10[9]~output_o ;
wire \reg10[10]~output_o ;
wire \reg10[11]~output_o ;
wire \reg10[12]~output_o ;
wire \reg10[13]~output_o ;
wire \reg10[14]~output_o ;
wire \reg10[15]~output_o ;
wire \reg10[16]~output_o ;
wire \reg10[17]~output_o ;
wire \reg10[18]~output_o ;
wire \reg10[19]~output_o ;
wire \reg10[20]~output_o ;
wire \reg10[21]~output_o ;
wire \reg10[22]~output_o ;
wire \reg10[23]~output_o ;
wire \reg10[24]~output_o ;
wire \reg10[25]~output_o ;
wire \reg10[26]~output_o ;
wire \reg10[27]~output_o ;
wire \reg10[28]~output_o ;
wire \reg10[29]~output_o ;
wire \reg10[30]~output_o ;
wire \reg10[31]~output_o ;
wire \reg11[0]~output_o ;
wire \reg11[1]~output_o ;
wire \reg11[2]~output_o ;
wire \reg11[3]~output_o ;
wire \reg11[4]~output_o ;
wire \reg11[5]~output_o ;
wire \reg11[6]~output_o ;
wire \reg11[7]~output_o ;
wire \reg11[8]~output_o ;
wire \reg11[9]~output_o ;
wire \reg11[10]~output_o ;
wire \reg11[11]~output_o ;
wire \reg11[12]~output_o ;
wire \reg11[13]~output_o ;
wire \reg11[14]~output_o ;
wire \reg11[15]~output_o ;
wire \reg11[16]~output_o ;
wire \reg11[17]~output_o ;
wire \reg11[18]~output_o ;
wire \reg11[19]~output_o ;
wire \reg11[20]~output_o ;
wire \reg11[21]~output_o ;
wire \reg11[22]~output_o ;
wire \reg11[23]~output_o ;
wire \reg11[24]~output_o ;
wire \reg11[25]~output_o ;
wire \reg11[26]~output_o ;
wire \reg11[27]~output_o ;
wire \reg11[28]~output_o ;
wire \reg11[29]~output_o ;
wire \reg11[30]~output_o ;
wire \reg11[31]~output_o ;
wire \reg12[0]~output_o ;
wire \reg12[1]~output_o ;
wire \reg12[2]~output_o ;
wire \reg12[3]~output_o ;
wire \reg12[4]~output_o ;
wire \reg12[5]~output_o ;
wire \reg12[6]~output_o ;
wire \reg12[7]~output_o ;
wire \reg12[8]~output_o ;
wire \reg12[9]~output_o ;
wire \reg12[10]~output_o ;
wire \reg12[11]~output_o ;
wire \reg12[12]~output_o ;
wire \reg12[13]~output_o ;
wire \reg12[14]~output_o ;
wire \reg12[15]~output_o ;
wire \reg12[16]~output_o ;
wire \reg12[17]~output_o ;
wire \reg12[18]~output_o ;
wire \reg12[19]~output_o ;
wire \reg12[20]~output_o ;
wire \reg12[21]~output_o ;
wire \reg12[22]~output_o ;
wire \reg12[23]~output_o ;
wire \reg12[24]~output_o ;
wire \reg12[25]~output_o ;
wire \reg12[26]~output_o ;
wire \reg12[27]~output_o ;
wire \reg12[28]~output_o ;
wire \reg12[29]~output_o ;
wire \reg12[30]~output_o ;
wire \reg12[31]~output_o ;
wire \reg13[0]~output_o ;
wire \reg13[1]~output_o ;
wire \reg13[2]~output_o ;
wire \reg13[3]~output_o ;
wire \reg13[4]~output_o ;
wire \reg13[5]~output_o ;
wire \reg13[6]~output_o ;
wire \reg13[7]~output_o ;
wire \reg13[8]~output_o ;
wire \reg13[9]~output_o ;
wire \reg13[10]~output_o ;
wire \reg13[11]~output_o ;
wire \reg13[12]~output_o ;
wire \reg13[13]~output_o ;
wire \reg13[14]~output_o ;
wire \reg13[15]~output_o ;
wire \reg13[16]~output_o ;
wire \reg13[17]~output_o ;
wire \reg13[18]~output_o ;
wire \reg13[19]~output_o ;
wire \reg13[20]~output_o ;
wire \reg13[21]~output_o ;
wire \reg13[22]~output_o ;
wire \reg13[23]~output_o ;
wire \reg13[24]~output_o ;
wire \reg13[25]~output_o ;
wire \reg13[26]~output_o ;
wire \reg13[27]~output_o ;
wire \reg13[28]~output_o ;
wire \reg13[29]~output_o ;
wire \reg13[30]~output_o ;
wire \reg13[31]~output_o ;
wire \reg30[0]~output_o ;
wire \reg30[1]~output_o ;
wire \reg30[2]~output_o ;
wire \reg30[3]~output_o ;
wire \reg30[4]~output_o ;
wire \reg30[5]~output_o ;
wire \reg30[6]~output_o ;
wire \reg30[7]~output_o ;
wire \reg30[8]~output_o ;
wire \reg30[9]~output_o ;
wire \reg30[10]~output_o ;
wire \reg30[11]~output_o ;
wire \reg30[12]~output_o ;
wire \reg30[13]~output_o ;
wire \reg30[14]~output_o ;
wire \reg30[15]~output_o ;
wire \reg30[16]~output_o ;
wire \reg30[17]~output_o ;
wire \reg30[18]~output_o ;
wire \reg30[19]~output_o ;
wire \reg30[20]~output_o ;
wire \reg30[21]~output_o ;
wire \reg30[22]~output_o ;
wire \reg30[23]~output_o ;
wire \reg30[24]~output_o ;
wire \reg30[25]~output_o ;
wire \reg30[26]~output_o ;
wire \reg30[27]~output_o ;
wire \reg30[28]~output_o ;
wire \reg30[29]~output_o ;
wire \reg30[30]~output_o ;
wire \reg30[31]~output_o ;
wire \clock~input_o ;
wire \clock_div_4|r_reg[0]~0_combout ;
wire \reset~input_o ;
wire \clock_div_4|clk_track~0_combout ;
wire \clock_div_4|clk_track~q ;
wire \my_processor|pc_reg|q[0]~33_combout ;
wire \my_processor|pc_reg|q[1]~11_combout ;
wire \my_processor|pc_reg|q[1]~12 ;
wire \my_processor|pc_reg|q[2]~13_combout ;
wire \my_processor|pc_reg|q[2]~14 ;
wire \my_processor|pc_reg|q[3]~15_combout ;
wire \my_processor|pc_reg|q[3]~16 ;
wire \my_processor|pc_reg|q[4]~17_combout ;
wire \my_processor|pc_reg|q[4]~18 ;
wire \my_processor|pc_reg|q[5]~19_combout ;
wire \my_processor|pc_reg|q[5]~20 ;
wire \my_processor|pc_reg|q[6]~21_combout ;
wire \my_processor|pc_reg|q[6]~22 ;
wire \my_processor|pc_reg|q[7]~23_combout ;
wire \my_processor|pc_reg|q[7]~24 ;
wire \my_processor|pc_reg|q[8]~25_combout ;
wire \my_processor|pc_reg|q[8]~26 ;
wire \my_processor|pc_reg|q[9]~27_combout ;
wire \my_processor|pc_reg|q[9]~28 ;
wire \my_processor|pc_reg|q[10]~29_combout ;
wire \my_processor|pc_reg|q[10]~30 ;
wire \my_processor|pc_reg|q[11]~31_combout ;
wire \my_processor|checker|isAddi~0_combout ;
wire \my_processor|checker|isLw~0_combout ;
wire \my_processor|checker|isI~combout ;
wire \my_processor|ctrl_readRegB[0]~3_combout ;
wire \my_processor|ctrl_readRegB[1]~4_combout ;
wire \my_regfile|bcb|bitcheck[25]~48_combout ;
wire \my_processor|ctrl_readRegA[4]~1_combout ;
wire \my_processor|ctrl_readRegB[2]~1_combout ;
wire \my_regfile|bcb|bitcheck[5]~7_combout ;
wire \my_processor|ctrl_readRegB[4]~0_combout ;
wire \my_processor|ctrl_readRegB[3]~5_combout ;
wire \my_processor|checker|isSw~0_combout ;
wire \my_processor|ctrl_readRegA[0]~5_combout ;
wire \my_processor|ctrl_readRegA[1]~6_combout ;
wire \my_regfile|bca|bitcheck[25]~51_combout ;
wire \my_processor|ctrl_readRegA[2]~3_combout ;
wire \my_regfile|bca|bitcheck[5]~15_combout ;
wire \my_processor|ctrl_readRegA[4]~2_combout ;
wire \my_processor|ctrl_readRegA[3]~8_combout ;
wire \my_processor|checker|isAddi~1_combout ;
wire \my_processor|data_writeReg[2]~24_combout ;
wire \my_processor|checker|isALU~0_combout ;
wire \my_processor|checker|isWriteReg~4_combout ;
wire \my_processor|isSubOf~0_combout ;
wire \my_processor|isSubOf~1_combout ;
wire \my_processor|isWRstatus~3_combout ;
wire \my_processor|ALUOper|Selector0~2_combout ;
wire \my_processor|ALUOper|Selector0~15_combout ;
wire \my_processor|ctrl_readRegA[3]~4_combout ;
wire \my_regfile|bca|bitcheck[1]~48_combout ;
wire \my_regfile|bca|bitcheck[17]~8_combout ;
wire \my_regfile|data_readRegA[31]~735_combout ;
wire \my_regfile|bca|bitcheck[21]~16_combout ;
wire \my_regfile|bca|bitcheck[25]~22_combout ;
wire \my_regfile|bca|bitcheck[9]~23_combout ;
wire \my_regfile|bca|bitcheck[25]~41_combout ;
wire \my_regfile|bca|bitcheck[29]~46_combout ;
wire \my_regfile|data_readRegA[31]~23_combout ;
wire \my_regfile|bca|bitcheck[3]~49_combout ;
wire \my_processor|ctrl_readRegA[4]~7_combout ;
wire \my_regfile|bca|bitcheck[7]~9_combout ;
wire \my_regfile|bca|bitcheck[2]~50_combout ;
wire \my_regfile|bca|bitcheck[3]~18_combout ;
wire \my_regfile|data_readRegA[31]~24_combout ;
wire \my_regfile|bca|bitcheck[0]~20_combout ;
wire \my_regfile|bca|bitcheck[2]~19_combout ;
wire \my_regfile|bca|bitcheck[4]~10_combout ;
wire \my_regfile|data_readRegA[31]~25_combout ;
wire \my_regfile|bca|bitcheck[11]~12_combout ;
wire \my_regfile|bca|bitcheck[11]~26_combout ;
wire \my_regfile|bca|bitcheck[13]~28_combout ;
wire \my_regfile|bca|bitcheck[15]~24_combout ;
wire \my_regfile|bca|bitcheck[15]~31_combout ;
wire \my_regfile|bca|bitcheck[14]~27_combout ;
wire \my_regfile|data_readRegA[31]~26_combout ;
wire \my_regfile|bca|bitcheck[8]~13_combout ;
wire \my_regfile|bca|bitcheck[10]~21_combout ;
wire \my_regfile|bca|bitcheck[12]~25_combout ;
wire \my_regfile|data_readRegA[31]~27_combout ;
wire \my_regfile|bca|bitcheck[19]~29_combout ;
wire \my_regfile|bca|bitcheck[19]~33_combout ;
wire \my_regfile|bca|bitcheck[23]~34_combout ;
wire \my_regfile|bca|bitcheck[23]~39_combout ;
wire \my_regfile|bca|bitcheck[16]~30_combout ;
wire \my_regfile|bca|bitcheck[20]~35_combout ;
wire \my_regfile|data_readRegA[31]~28_combout ;
wire \my_regfile|bca|bitcheck[22]~36_combout ;
wire \my_regfile|data_readRegA[31]~29_combout ;
wire \my_regfile|bca|bitcheck[31]~42_combout ;
wire \my_regfile|bca|bitcheck[31]~47_combout ;
wire \my_regfile|bca|bitcheck[27]~37_combout ;
wire \my_regfile|bca|bitcheck[27]~44_combout ;
wire \my_regfile|bca|bitcheck[24]~38_combout ;
wire \my_regfile|bca|bitcheck[28]~43_combout ;
wire \my_regfile|data_readRegA[31]~30_combout ;
wire \my_regfile|bca|bitcheck[30]~45_combout ;
wire \my_regfile|data_readRegA[31]~31_combout ;
wire \my_regfile|data_readRegA[31]~32_combout ;
wire \my_regfile|data_readRegA[31]~730_combout ;
wire \my_processor|data[31]~64_combout ;
wire \my_processor|checker|isDmem~0_combout ;
wire \my_processor|address_dmem[0]~12_combout ;
wire \my_regfile|data_readRegA[1]~558_combout ;
wire \my_regfile|bcw|bitcheck[1]~84_combout ;
wire \my_regfile|bcw|bitcheck[1]~40_combout ;
wire \my_processor|ctrl_readRegA[4]~0_combout ;
wire \my_processor|ctrl_writeReg[1]~1_combout ;
wire \my_processor|ctrl_writeReg[2]~2_combout ;
wire \my_processor|ctrl_writeReg[3]~3_combout ;
wire \my_regfile|bcw|bitcheck[1]~41_combout ;
wire \my_regfile|bcw|bitcheck[17]~38_combout ;
wire \my_regfile|bcw|bitcheck[17]~39_combout ;
wire \my_regfile|data_readRegA[1]~559_combout ;
wire \my_regfile|data_readRegA[1]~560_combout ;
wire \my_regfile|bcw|bitcheck[3]~48_combout ;
wire \my_regfile|bcw|bitcheck[3]~49_combout ;
wire \my_regfile|bcw|bitcheck[3]~55_combout ;
wire \my_regfile|data_readRegA[1]~561_combout ;
wire \my_regfile|bcw|bitcheck[2]~45_combout ;
wire \my_regfile|bcw|bitcheck[2]~46_combout ;
wire \my_regfile|bcw|bitcheck[2]~54_combout ;
wire \my_regfile|data_readRegA[1]~562_combout ;
wire \my_regfile|bcw|bitcheck[4]~42_combout ;
wire \my_regfile|bcw|bitcheck[4]~43_combout ;
wire \my_regfile|bcw|bitcheck[4]~44_combout ;
wire \my_regfile|bca|bitcheck[6]~11_combout ;
wire \my_regfile|bcw|bitcheck[6]~85_combout ;
wire \my_regfile|bcw|bitcheck[6]~47_combout ;
wire \my_regfile|data_readRegA[1]~563_combout ;
wire \my_regfile|bcw|bitcheck[7]~50_combout ;
wire \my_regfile|bcw|bitcheck[8]~51_combout ;
wire \my_regfile|bca|bitcheck[7]~14_combout ;
wire \my_regfile|data_readRegA[1]~564_combout ;
wire \my_regfile|data_readRegA[1]~565_combout ;
wire \my_regfile|bcw|bitcheck[9]~56_combout ;
wire \my_regfile|bcw|bitcheck[10]~87_combout ;
wire \my_regfile|bcw|bitcheck[10]~57_combout ;
wire \my_regfile|data_readRegA[1]~548_combout ;
wire \my_regfile|bcw|bitcheck[11]~58_combout ;
wire \my_regfile|bcw|bitcheck[12]~59_combout ;
wire \my_regfile|data_readRegA[1]~549_combout ;
wire \my_regfile|bcw|bitcheck[13]~60_combout ;
wire \my_regfile|bcw|bitcheck[14]~61_combout ;
wire \my_regfile|bcw|bitcheck[14]~62_combout ;
wire \my_regfile|data_readRegA[1]~550_combout ;
wire \my_regfile|bcw|bitcheck[15]~63_combout ;
wire \my_regfile|bcw|bitcheck[16]~64_combout ;
wire \my_regfile|bcw|bitcheck[16]~65_combout ;
wire \my_regfile|bcw|bitcheck[16]~66_combout ;
wire \my_regfile|data_readRegA[1]~551_combout ;
wire \my_regfile|data_readRegA[1]~552_combout ;
wire \my_regfile|bcw|bitcheck[19]~67_combout ;
wire \my_regfile|bcw|bitcheck[19]~68_combout ;
wire \my_regfile|bcw|bitcheck[19]~69_combout ;
wire \my_regfile|bca|bitcheck[18]~32_combout ;
wire \my_regfile|bcw|bitcheck[18]~70_combout ;
wire \my_regfile|bcw|bitcheck[18]~71_combout ;
wire \my_regfile|bcw|bitcheck[18]~72_combout ;
wire \my_regfile|data_readRegA[1]~553_combout ;
wire \my_regfile|bcw|bitcheck[21]~86_combout ;
wire \my_regfile|bcw|bitcheck[20]~73_combout ;
wire \my_regfile|bcw|bitcheck[22]~74_combout ;
wire \my_regfile|data_readRegA[1]~554_combout ;
wire \my_regfile|bcw|bitcheck[23]~75_combout ;
wire \my_regfile|bcw|bitcheck[24]~76_combout ;
wire \my_regfile|data_readRegA[1]~555_combout ;
wire \my_regfile|bcw|bitcheck[25]~77_combout ;
wire \my_regfile|bca|bitcheck[26]~40_combout ;
wire \my_regfile|bcw|bitcheck[26]~78_combout ;
wire \my_regfile|data_readRegA[1]~556_combout ;
wire \my_regfile|data_readRegA[1]~557_combout ;
wire \my_regfile|bcw|bitcheck[27]~79_combout ;
wire \my_regfile|bcw|bitcheck[28]~80_combout ;
wire \my_regfile|data_readRegA[1]~566_combout ;
wire \my_regfile|bcw|bitcheck[29]~81_combout ;
wire \my_regfile|bcw|bitcheck[30]~82_combout ;
wire \my_regfile|data_readRegA[1]~567_combout ;
wire \my_regfile|bcw|bitcheck[31]~83_combout ;
wire \my_regfile|data_readRegA[1]~568_combout ;
wire \my_regfile|data_readRegA[1]~731_combout ;
wire \my_processor|data[1]~35_combout ;
wire \my_regfile|data_readRegA[2]~577_combout ;
wire \my_regfile|data_readRegA[2]~578_combout ;
wire \my_regfile|data_readRegA[2]~579_combout ;
wire \my_regfile|data_readRegA[2]~580_combout ;
wire \my_regfile|data_readRegA[2]~581_combout ;
wire \my_regfile|data_readRegA[2]~582_combout ;
wire \my_regfile|data_readRegA[2]~583_combout ;
wire \my_regfile|data_readRegA[2]~584_combout ;
wire \my_regfile|data_readRegA[2]~569_combout ;
wire \my_regfile|data_readRegA[2]~570_combout ;
wire \my_regfile|data_readRegA[2]~571_combout ;
wire \my_regfile|data_readRegA[2]~572_combout ;
wire \my_regfile|data_readRegA[2]~573_combout ;
wire \my_regfile|data_readRegA[2]~585_combout ;
wire \my_regfile|data_readRegA[2]~586_combout ;
wire \my_regfile|data_readRegA[2]~587_combout ;
wire \my_regfile|data_readRegA[2]~588_combout ;
wire \my_regfile|data_readRegA[2]~589_combout ;
wire \my_regfile|data_readRegA[2]~574_combout ;
wire \my_regfile|data_readRegA[2]~575_combout ;
wire \my_regfile|data_readRegA[2]~576_combout ;
wire \my_regfile|data_readRegA[2]~732_combout ;
wire \my_processor|data[2]~36_combout ;
wire \my_regfile|data_readRegA[31]~33_combout ;
wire \my_regfile|data_readRegA[3]~603_combout ;
wire \my_regfile|data_readRegA[3]~604_combout ;
wire \my_regfile|data_readRegA[3]~605_combout ;
wire \my_regfile|data_readRegA[3]~606_combout ;
wire \my_regfile|data_readRegA[3]~607_combout ;
wire \my_regfile|data_readRegA[3]~598_combout ;
wire \my_regfile|data_readRegA[3]~599_combout ;
wire \my_regfile|data_readRegA[3]~600_combout ;
wire \my_regfile|data_readRegA[3]~601_combout ;
wire \my_regfile|data_readRegA[3]~602_combout ;
wire \my_regfile|data_readRegA[3]~608_combout ;
wire \my_regfile|data_readRegA[3]~609_combout ;
wire \my_regfile|data_readRegA[3]~610_combout ;
wire \my_regfile|data_readRegA[3]~733_combout ;
wire \my_processor|data[3]~37_combout ;
wire \my_processor|ctrl_readRegB[3]~2_combout ;
wire \my_regfile|bcb|bitcheck[1]~46_combout ;
wire \my_regfile|bcb|bitcheck[17]~6_combout ;
wire \my_regfile|data_readRegB[4]~621_combout ;
wire \my_regfile|bcw|bitcheck[5]~52_combout ;
wire \my_regfile|bcb|bitcheck[5]~9_combout ;
wire \my_regfile|bcb|bitcheck[21]~8_combout ;
wire \my_regfile|data_readRegB[4]~622_combout ;
wire \my_regfile|bcb|bitcheck[3]~47_combout ;
wire \my_processor|ctrl_readRegB[4]~6_combout ;
wire \my_regfile|bcb|bitcheck[3]~10_combout ;
wire \my_regfile|data_readRegB[4]~623_combout ;
wire \my_regfile|bcb|bitcheck[0]~11_combout ;
wire \my_regfile|bcb|bitcheck[2]~12_combout ;
wire \my_regfile|data_readRegB[4]~624_combout ;
wire \my_regfile|data_readRegB[4]~625_combout ;
wire \my_regfile|bcb|bitcheck[7]~13_combout ;
wire \my_regfile|bcb|bitcheck[4]~14_combout ;
wire \my_regfile|bcb|bitcheck[6]~15_combout ;
wire \my_regfile|data_readRegB[4]~626_combout ;
wire \my_regfile|bcb|bitcheck[11]~16_combout ;
wire \my_regfile|bcb|bitcheck[8]~17_combout ;
wire \my_regfile|bcb|bitcheck[7]~18_combout ;
wire \my_regfile|data_readRegB[4]~627_combout ;
wire \my_regfile|bcb|bitcheck[10]~19_combout ;
wire \my_regfile|bcb|bitcheck[25]~20_combout ;
wire \my_regfile|bcb|bitcheck[9]~21_combout ;
wire \my_regfile|data_readRegB[4]~628_combout ;
wire \my_regfile|bcb|bitcheck[15]~22_combout ;
wire \my_regfile|bcb|bitcheck[12]~23_combout ;
wire \my_regfile|bcb|bitcheck[11]~24_combout ;
wire \my_regfile|data_readRegB[4]~629_combout ;
wire \my_regfile|bcb|bitcheck[14]~25_combout ;
wire \my_regfile|bcb|bitcheck[13]~26_combout ;
wire \my_regfile|data_readRegB[4]~630_combout ;
wire \my_regfile|bcb|bitcheck[19]~27_combout ;
wire \my_regfile|bcb|bitcheck[16]~28_combout ;
wire \my_regfile|bcb|bitcheck[15]~29_combout ;
wire \my_regfile|data_readRegB[4]~631_combout ;
wire \my_regfile|data_readRegB[4]~632_combout ;
wire \my_regfile|data_readRegB[4]~633_combout ;
wire \my_regfile|bcb|bitcheck[18]~30_combout ;
wire \my_regfile|bcb|bitcheck[19]~31_combout ;
wire \my_regfile|data_readRegB[4]~634_combout ;
wire \my_regfile|bcb|bitcheck[23]~32_combout ;
wire \my_regfile|bcb|bitcheck[20]~33_combout ;
wire \my_regfile|bcb|bitcheck[22]~34_combout ;
wire \my_regfile|data_readRegB[4]~635_combout ;
wire \my_regfile|bcb|bitcheck[27]~35_combout ;
wire \my_regfile|bcb|bitcheck[24]~36_combout ;
wire \my_regfile|bcb|bitcheck[23]~37_combout ;
wire \my_regfile|data_readRegB[4]~636_combout ;
wire \my_regfile|bcb|bitcheck[26]~38_combout ;
wire \my_regfile|bcb|bitcheck[25]~39_combout ;
wire \my_regfile|data_readRegB[4]~637_combout ;
wire \my_regfile|data_readRegB[4]~638_combout ;
wire \my_regfile|bcb|bitcheck[31]~40_combout ;
wire \my_regfile|bcb|bitcheck[28]~41_combout ;
wire \my_regfile|bcb|bitcheck[27]~42_combout ;
wire \my_regfile|data_readRegB[4]~639_combout ;
wire \my_regfile|bcb|bitcheck[30]~43_combout ;
wire \my_regfile|bcb|bitcheck[29]~44_combout ;
wire \my_regfile|data_readRegB[4]~640_combout ;
wire \my_regfile|bcb|bitcheck[31]~45_combout ;
wire \my_regfile|data_readRegB[4]~641_combout ;
wire \my_regfile|data_readRegB[4]~709_combout ;
wire \my_regfile|data_readRegB[31]~24_combout ;
wire \my_regfile|data_readRegB[31]~25_combout ;
wire \my_regfile|data_readRegB[31]~742_combout ;
wire \my_regfile|data_readRegB[31]~26_combout ;
wire \my_regfile|data_readRegB[31]~27_combout ;
wire \my_regfile|data_readRegB[31]~28_combout ;
wire \my_regfile|data_readRegB[31]~29_combout ;
wire \my_regfile|data_readRegB[31]~30_combout ;
wire \my_regfile|data_readRegB[31]~31_combout ;
wire \my_regfile|data_readRegB[31]~32_combout ;
wire \my_regfile|data_readRegB[31]~33_combout ;
wire \my_processor|dataB[4]~27_combout ;
wire \my_processor|ALUOper|ShiftLeft0~72_combout ;
wire \my_processor|ALUOper|ShiftLeft0~44_combout ;
wire \my_processor|ALUOper|ShiftLeft0~45_combout ;
wire \my_processor|ALUOper|ShiftLeft0~46_combout ;
wire \my_processor|ALUOper|ShiftLeft0~86_combout ;
wire \my_processor|ALUOper|ShiftLeft0~105_combout ;
wire \my_regfile|data_readRegB[3]~599_combout ;
wire \my_regfile|data_readRegB[3]~600_combout ;
wire \my_regfile|data_readRegB[3]~601_combout ;
wire \my_regfile|data_readRegB[3]~602_combout ;
wire \my_regfile|data_readRegB[3]~603_combout ;
wire \my_regfile|data_readRegB[3]~604_combout ;
wire \my_regfile|data_readRegB[3]~605_combout ;
wire \my_regfile|data_readRegB[3]~606_combout ;
wire \my_regfile|data_readRegB[3]~607_combout ;
wire \my_regfile|data_readRegB[3]~608_combout ;
wire \my_regfile|data_readRegB[3]~609_combout ;
wire \my_regfile|data_readRegB[3]~610_combout ;
wire \my_regfile|data_readRegB[3]~611_combout ;
wire \my_regfile|data_readRegB[3]~612_combout ;
wire \my_regfile|data_readRegB[3]~613_combout ;
wire \my_regfile|data_readRegB[3]~614_combout ;
wire \my_regfile|data_readRegB[3]~615_combout ;
wire \my_regfile|data_readRegB[3]~616_combout ;
wire \my_regfile|data_readRegB[3]~617_combout ;
wire \my_regfile|data_readRegB[3]~618_combout ;
wire \my_regfile|data_readRegB[3]~619_combout ;
wire \my_regfile|data_readRegB[3]~620_combout ;
wire \my_processor|dataB[3]~28_combout ;
wire \my_processor|dataB[2]~29_combout ;
wire \my_processor|dataB[1]~30_combout ;
wire \my_processor|dataB[0]~31_combout ;
wire \my_processor|ALUOper|Add1~1 ;
wire \my_processor|ALUOper|Add1~3 ;
wire \my_processor|ALUOper|Add1~5 ;
wire \my_processor|ALUOper|Add1~7 ;
wire \my_processor|ALUOper|Add1~8_combout ;
wire \my_processor|aulOper[1]~2_combout ;
wire \my_processor|data_writeReg[4]~107_combout ;
wire \my_processor|data_writeReg[2]~69_combout ;
wire \my_processor|data_writeReg[4]~275_combout ;
wire \my_processor|data_writeReg[4]~276_combout ;
wire \my_processor|data_writeReg[4]~277_combout ;
wire \my_regfile|data_readRegB[19]~249_combout ;
wire \my_regfile|data_readRegB[19]~250_combout ;
wire \my_regfile|data_readRegB[19]~251_combout ;
wire \my_regfile|data_readRegB[19]~252_combout ;
wire \my_regfile|data_readRegB[19]~253_combout ;
wire \my_regfile|data_readRegB[19]~254_combout ;
wire \my_regfile|data_readRegB[19]~255_combout ;
wire \my_regfile|data_readRegB[19]~256_combout ;
wire \my_regfile|data_readRegB[19]~257_combout ;
wire \my_regfile|data_readRegB[19]~258_combout ;
wire \my_regfile|data_readRegB[19]~259_combout ;
wire \my_regfile|data_readRegB[19]~260_combout ;
wire \my_regfile|data_readRegB[19]~261_combout ;
wire \my_regfile|data_readRegB[19]~262_combout ;
wire \my_regfile|data_readRegB[19]~263_combout ;
wire \my_regfile|data_readRegB[19]~264_combout ;
wire \my_regfile|data_readRegB[19]~265_combout ;
wire \my_regfile|data_readRegB[19]~266_combout ;
wire \my_regfile|data_readRegB[19]~267_combout ;
wire \my_regfile|data_readRegB[19]~268_combout ;
wire \my_regfile|data_readRegB[19]~269_combout ;
wire \my_regfile|data_readRegB[19]~270_combout ;
wire \my_processor|dataB[19]~12_combout ;
wire \my_regfile|data_readRegB[6]~642_combout ;
wire \my_regfile|data_readRegB[6]~643_combout ;
wire \my_regfile|data_readRegB[6]~644_combout ;
wire \my_regfile|data_readRegB[6]~645_combout ;
wire \my_regfile|data_readRegB[6]~646_combout ;
wire \my_regfile|data_readRegB[6]~647_combout ;
wire \my_regfile|data_readRegB[6]~648_combout ;
wire \my_regfile|data_readRegB[6]~649_combout ;
wire \my_regfile|data_readRegB[6]~650_combout ;
wire \my_regfile|data_readRegB[6]~651_combout ;
wire \my_regfile|data_readRegB[6]~652_combout ;
wire \my_regfile|data_readRegB[6]~653_combout ;
wire \my_regfile|data_readRegB[6]~654_combout ;
wire \my_regfile|data_readRegB[6]~655_combout ;
wire \my_regfile|data_readRegB[6]~656_combout ;
wire \my_regfile|data_readRegB[6]~657_combout ;
wire \my_regfile|data_readRegB[6]~658_combout ;
wire \my_regfile|data_readRegB[6]~659_combout ;
wire \my_regfile|data_readRegB[6]~660_combout ;
wire \my_regfile|data_readRegB[6]~661_combout ;
wire \my_regfile|data_readRegB[6]~662_combout ;
wire \my_regfile|data_readRegB[6]~663_combout ;
wire \my_processor|dataB[6]~25_combout ;
wire \my_processor|ALUOper|ShiftLeft0~83_combout ;
wire \my_processor|ALUOper|ShiftLeft0~84_combout ;
wire \my_regfile|data_readRegB[5]~664_combout ;
wire \my_regfile|data_readRegB[5]~665_combout ;
wire \my_regfile|data_readRegB[5]~666_combout ;
wire \my_regfile|data_readRegB[5]~667_combout ;
wire \my_regfile|data_readRegB[5]~668_combout ;
wire \my_regfile|data_readRegB[5]~669_combout ;
wire \my_regfile|data_readRegB[5]~670_combout ;
wire \my_regfile|data_readRegB[5]~671_combout ;
wire \my_regfile|data_readRegB[5]~672_combout ;
wire \my_regfile|data_readRegB[5]~673_combout ;
wire \my_regfile|data_readRegB[5]~674_combout ;
wire \my_regfile|data_readRegB[5]~675_combout ;
wire \my_regfile|data_readRegB[5]~676_combout ;
wire \my_regfile|data_readRegB[5]~677_combout ;
wire \my_regfile|data_readRegB[5]~678_combout ;
wire \my_regfile|data_readRegB[5]~679_combout ;
wire \my_regfile|data_readRegB[5]~680_combout ;
wire \my_regfile|data_readRegB[5]~681_combout ;
wire \my_regfile|data_readRegB[5]~682_combout ;
wire \my_regfile|data_readRegB[5]~683_combout ;
wire \my_regfile|data_readRegB[5]~684_combout ;
wire \my_regfile|data_readRegB[5]~685_combout ;
wire \my_processor|dataB[5]~26_combout ;
wire \my_processor|ALUOper|ShiftLeft0~65_combout ;
wire \my_processor|ALUOper|ShiftLeft0~61_combout ;
wire \my_processor|ALUOper|ShiftLeft0~107_combout ;
wire \my_processor|ALUOper|Add1~9 ;
wire \my_processor|ALUOper|Add1~10_combout ;
wire \my_processor|data_writeReg[5]~291_combout ;
wire \my_processor|data_writeReg[5]~292_combout ;
wire \my_processor|data[12]~45_combout ;
wire \my_processor|getDmemAddr|Add0~1 ;
wire \my_processor|getDmemAddr|Add0~3 ;
wire \my_processor|getDmemAddr|Add0~5 ;
wire \my_processor|getDmemAddr|Add0~7 ;
wire \my_processor|getDmemAddr|Add0~9 ;
wire \my_processor|getDmemAddr|Add0~10_combout ;
wire \my_processor|address_dmem[5]~17_combout ;
wire \my_processor|getDmemAddr|Add0~11 ;
wire \my_processor|getDmemAddr|Add0~12_combout ;
wire \my_processor|address_dmem[6]~18_combout ;
wire \my_regfile|data_readRegB[7]~686_combout ;
wire \my_regfile|data_readRegB[7]~687_combout ;
wire \my_regfile|data_readRegB[7]~688_combout ;
wire \my_regfile|data_readRegB[7]~689_combout ;
wire \my_regfile|data_readRegB[7]~690_combout ;
wire \my_regfile|data_readRegB[7]~691_combout ;
wire \my_regfile|data_readRegB[7]~692_combout ;
wire \my_regfile|data_readRegB[7]~693_combout ;
wire \my_regfile|data_readRegB[7]~694_combout ;
wire \my_regfile|data_readRegB[7]~695_combout ;
wire \my_regfile|data_readRegB[7]~696_combout ;
wire \my_regfile|data_readRegB[7]~697_combout ;
wire \my_regfile|data_readRegB[7]~698_combout ;
wire \my_regfile|data_readRegB[7]~699_combout ;
wire \my_regfile|data_readRegB[7]~700_combout ;
wire \my_regfile|data_readRegB[7]~701_combout ;
wire \my_regfile|data_readRegB[7]~702_combout ;
wire \my_regfile|data_readRegB[7]~703_combout ;
wire \my_regfile|data_readRegB[7]~704_combout ;
wire \my_regfile|data_readRegB[7]~705_combout ;
wire \my_regfile|data_readRegB[7]~706_combout ;
wire \my_regfile|data_readRegB[7]~707_combout ;
wire \my_processor|dataB[7]~24_combout ;
wire \my_processor|ALUOper|ShiftLeft0~24_combout ;
wire \my_processor|ALUOper|ShiftLeft0~25_combout ;
wire \my_processor|ALUOper|ShiftLeft0~26_combout ;
wire \my_processor|ALUOper|ShiftLeft0~108_combout ;
wire \my_processor|ALUOper|Add1~11 ;
wire \my_processor|ALUOper|Add1~13 ;
wire \my_processor|ALUOper|Add1~14_combout ;
wire \my_processor|data_writeReg[7]~298_combout ;
wire \my_processor|data_writeReg[7]~299_combout ;
wire \my_processor|data[14]~47_combout ;
wire \my_processor|data[8]~41_combout ;
wire \my_processor|data[9]~42_combout ;
wire \my_processor|data[10]~43_combout ;
wire \my_regfile|data_readRegA[11]~420_combout ;
wire \my_regfile|data_readRegA[11]~421_combout ;
wire \my_regfile|bca|bitcheck[5]~17_combout ;
wire \my_regfile|data_readRegA[11]~422_combout ;
wire \my_regfile|data_readRegA[11]~423_combout ;
wire \my_regfile|data_readRegA[11]~424_combout ;
wire \my_regfile|data_readRegA[11]~425_combout ;
wire \my_regfile|data_readRegA[11]~426_combout ;
wire \my_regfile|data_readRegA[11]~427_combout ;
wire \my_regfile|data_readRegA[11]~428_combout ;
wire \my_regfile|data_readRegA[11]~429_combout ;
wire \my_regfile|data_readRegA[11]~430_combout ;
wire \my_regfile|data_readRegA[11]~431_combout ;
wire \my_regfile|data_readRegA[11]~432_combout ;
wire \my_regfile|data_readRegA[11]~433_combout ;
wire \my_regfile|data_readRegA[11]~434_combout ;
wire \my_regfile|data_readRegA[11]~435_combout ;
wire \my_regfile|data_readRegA[11]~436_combout ;
wire \my_regfile|data_readRegA[11]~437_combout ;
wire \my_regfile|data_readRegA[11]~438_combout ;
wire \my_regfile|data_readRegA[11]~439_combout ;
wire \my_regfile|data_readRegA[11]~440_combout ;
wire \my_regfile|data_readRegA[11]~441_combout ;
wire \my_processor|data[11]~44_combout ;
wire \my_regfile|data_readRegB[31]~2_combout ;
wire \my_regfile|data_readRegB[31]~3_combout ;
wire \my_regfile|data_readRegB[31]~4_combout ;
wire \my_regfile|data_readRegB[31]~5_combout ;
wire \my_regfile|data_readRegB[31]~6_combout ;
wire \my_regfile|data_readRegB[31]~7_combout ;
wire \my_regfile|data_readRegB[31]~8_combout ;
wire \my_regfile|data_readRegB[31]~9_combout ;
wire \my_regfile|data_readRegB[31]~10_combout ;
wire \my_regfile|data_readRegB[31]~11_combout ;
wire \my_regfile|data_readRegB[31]~12_combout ;
wire \my_regfile|data_readRegB[31]~13_combout ;
wire \my_regfile|data_readRegB[31]~14_combout ;
wire \my_regfile|data_readRegB[31]~15_combout ;
wire \my_regfile|data_readRegB[31]~16_combout ;
wire \my_regfile|data_readRegB[31]~17_combout ;
wire \my_regfile|data_readRegB[31]~18_combout ;
wire \my_regfile|data_readRegB[31]~19_combout ;
wire \my_regfile|data_readRegB[31]~20_combout ;
wire \my_regfile|data_readRegB[31]~21_combout ;
wire \my_regfile|data_readRegB[31]~22_combout ;
wire \my_regfile|data_readRegB[31]~23_combout ;
wire \my_processor|dataB[31]~0_combout ;
wire \my_processor|data[30]~63_combout ;
wire \my_regfile|data_readRegB[30]~162_combout ;
wire \my_regfile|data_readRegB[30]~163_combout ;
wire \my_regfile|data_readRegB[30]~164_combout ;
wire \my_regfile|data_readRegB[30]~165_combout ;
wire \my_regfile|data_readRegB[30]~166_combout ;
wire \my_regfile|data_readRegB[30]~167_combout ;
wire \my_regfile|data_readRegB[30]~168_combout ;
wire \my_regfile|data_readRegB[30]~169_combout ;
wire \my_regfile|data_readRegB[30]~170_combout ;
wire \my_regfile|data_readRegB[30]~171_combout ;
wire \my_regfile|data_readRegB[30]~172_combout ;
wire \my_regfile|data_readRegB[30]~173_combout ;
wire \my_regfile|data_readRegB[30]~174_combout ;
wire \my_regfile|data_readRegB[30]~175_combout ;
wire \my_regfile|data_readRegB[30]~176_combout ;
wire \my_regfile|data_readRegB[30]~177_combout ;
wire \my_regfile|data_readRegB[30]~178_combout ;
wire \my_regfile|data_readRegB[30]~179_combout ;
wire \my_regfile|data_readRegB[30]~180_combout ;
wire \my_regfile|data_readRegB[30]~181_combout ;
wire \my_regfile|data_readRegB[30]~182_combout ;
wire \my_regfile|data_readRegB[30]~183_combout ;
wire \my_processor|dataB[30]~1_combout ;
wire \my_processor|data[29]~62_combout ;
wire \my_regfile|data_readRegB[29]~140_combout ;
wire \my_regfile|data_readRegB[29]~141_combout ;
wire \my_regfile|data_readRegB[29]~142_combout ;
wire \my_regfile|data_readRegB[29]~143_combout ;
wire \my_regfile|data_readRegB[29]~144_combout ;
wire \my_regfile|data_readRegB[29]~145_combout ;
wire \my_regfile|data_readRegB[29]~146_combout ;
wire \my_regfile|data_readRegB[29]~147_combout ;
wire \my_regfile|data_readRegB[29]~148_combout ;
wire \my_regfile|data_readRegB[29]~149_combout ;
wire \my_regfile|data_readRegB[29]~150_combout ;
wire \my_regfile|data_readRegB[29]~151_combout ;
wire \my_regfile|data_readRegB[29]~152_combout ;
wire \my_regfile|data_readRegB[29]~153_combout ;
wire \my_regfile|data_readRegB[29]~154_combout ;
wire \my_regfile|data_readRegB[29]~155_combout ;
wire \my_regfile|data_readRegB[29]~156_combout ;
wire \my_regfile|data_readRegB[29]~157_combout ;
wire \my_regfile|data_readRegB[29]~158_combout ;
wire \my_regfile|data_readRegB[29]~159_combout ;
wire \my_regfile|data_readRegB[29]~160_combout ;
wire \my_regfile|data_readRegB[29]~161_combout ;
wire \my_processor|dataB[29]~2_combout ;
wire \my_processor|data[28]~61_combout ;
wire \my_processor|checker|isLw~combout ;
wire \my_regfile|data_readRegB[28]~119_combout ;
wire \my_regfile|data_readRegB[28]~120_combout ;
wire \my_regfile|data_readRegB[28]~121_combout ;
wire \my_regfile|data_readRegB[28]~122_combout ;
wire \my_regfile|data_readRegB[28]~123_combout ;
wire \my_regfile|data_readRegB[28]~124_combout ;
wire \my_regfile|data_readRegB[28]~125_combout ;
wire \my_regfile|data_readRegB[28]~126_combout ;
wire \my_regfile|data_readRegB[28]~127_combout ;
wire \my_regfile|data_readRegB[28]~128_combout ;
wire \my_regfile|data_readRegB[28]~129_combout ;
wire \my_regfile|data_readRegB[28]~130_combout ;
wire \my_regfile|data_readRegB[28]~131_combout ;
wire \my_regfile|data_readRegB[28]~132_combout ;
wire \my_regfile|data_readRegB[28]~133_combout ;
wire \my_regfile|data_readRegB[28]~134_combout ;
wire \my_regfile|data_readRegB[28]~135_combout ;
wire \my_regfile|data_readRegB[28]~136_combout ;
wire \my_regfile|data_readRegB[28]~137_combout ;
wire \my_regfile|data_readRegB[28]~138_combout ;
wire \my_regfile|data_readRegB[28]~139_combout ;
wire \my_processor|dataB[28]~3_combout ;
wire \my_processor|data[27]~60_combout ;
wire \my_processor|data_writeReg[2]~61_combout ;
wire \my_regfile|data_readRegB[27]~77_combout ;
wire \my_regfile|data_readRegB[27]~78_combout ;
wire \my_regfile|data_readRegB[27]~79_combout ;
wire \my_regfile|data_readRegB[27]~80_combout ;
wire \my_regfile|data_readRegB[27]~81_combout ;
wire \my_regfile|data_readRegB[27]~82_combout ;
wire \my_regfile|data_readRegB[27]~83_combout ;
wire \my_regfile|data_readRegB[27]~84_combout ;
wire \my_regfile|data_readRegB[27]~85_combout ;
wire \my_regfile|data_readRegB[27]~86_combout ;
wire \my_regfile|data_readRegB[27]~87_combout ;
wire \my_regfile|data_readRegB[27]~88_combout ;
wire \my_regfile|data_readRegB[27]~89_combout ;
wire \my_regfile|data_readRegB[27]~90_combout ;
wire \my_regfile|data_readRegB[27]~91_combout ;
wire \my_regfile|data_readRegB[27]~92_combout ;
wire \my_regfile|data_readRegB[27]~93_combout ;
wire \my_regfile|data_readRegB[27]~94_combout ;
wire \my_regfile|data_readRegB[27]~95_combout ;
wire \my_regfile|data_readRegB[27]~96_combout ;
wire \my_regfile|data_readRegB[27]~97_combout ;
wire \my_processor|dataB[27]~4_combout ;
wire \my_processor|data_writeReg[2]~70_combout ;
wire \my_processor|data_writeReg[2]~71_combout ;
wire \my_processor|data[26]~59_combout ;
wire \my_regfile|data_readRegB[26]~98_combout ;
wire \my_regfile|data_readRegB[26]~99_combout ;
wire \my_regfile|data_readRegB[26]~100_combout ;
wire \my_regfile|data_readRegB[26]~101_combout ;
wire \my_regfile|data_readRegB[26]~102_combout ;
wire \my_regfile|data_readRegB[26]~103_combout ;
wire \my_regfile|data_readRegB[26]~104_combout ;
wire \my_regfile|data_readRegB[26]~105_combout ;
wire \my_regfile|data_readRegB[26]~106_combout ;
wire \my_regfile|data_readRegB[26]~107_combout ;
wire \my_regfile|data_readRegB[26]~108_combout ;
wire \my_regfile|data_readRegB[26]~109_combout ;
wire \my_regfile|data_readRegB[26]~110_combout ;
wire \my_regfile|data_readRegB[26]~111_combout ;
wire \my_regfile|data_readRegB[26]~112_combout ;
wire \my_regfile|data_readRegB[26]~113_combout ;
wire \my_regfile|data_readRegB[26]~114_combout ;
wire \my_regfile|data_readRegB[26]~115_combout ;
wire \my_regfile|data_readRegB[26]~116_combout ;
wire \my_regfile|data_readRegB[26]~117_combout ;
wire \my_regfile|data_readRegB[26]~118_combout ;
wire \my_processor|dataB[26]~5_combout ;
wire \my_processor|data[25]~58_combout ;
wire \my_regfile|data_readRegB[25]~56_combout ;
wire \my_regfile|data_readRegB[25]~57_combout ;
wire \my_regfile|data_readRegB[25]~58_combout ;
wire \my_regfile|data_readRegB[25]~59_combout ;
wire \my_regfile|data_readRegB[25]~60_combout ;
wire \my_regfile|data_readRegB[25]~61_combout ;
wire \my_regfile|data_readRegB[25]~62_combout ;
wire \my_regfile|data_readRegB[25]~63_combout ;
wire \my_regfile|data_readRegB[25]~64_combout ;
wire \my_regfile|data_readRegB[25]~65_combout ;
wire \my_regfile|data_readRegB[25]~66_combout ;
wire \my_regfile|data_readRegB[25]~67_combout ;
wire \my_regfile|data_readRegB[25]~68_combout ;
wire \my_regfile|data_readRegB[25]~69_combout ;
wire \my_regfile|data_readRegB[25]~70_combout ;
wire \my_regfile|data_readRegB[25]~71_combout ;
wire \my_regfile|data_readRegB[25]~72_combout ;
wire \my_regfile|data_readRegB[25]~73_combout ;
wire \my_regfile|data_readRegB[25]~74_combout ;
wire \my_regfile|data_readRegB[25]~75_combout ;
wire \my_regfile|data_readRegB[25]~76_combout ;
wire \my_processor|dataB[25]~6_combout ;
wire \my_processor|data[24]~57_combout ;
wire \my_regfile|data_readRegB[24]~34_combout ;
wire \my_regfile|data_readRegB[24]~35_combout ;
wire \my_regfile|data_readRegB[24]~36_combout ;
wire \my_regfile|data_readRegB[24]~37_combout ;
wire \my_regfile|data_readRegB[24]~38_combout ;
wire \my_regfile|data_readRegB[24]~39_combout ;
wire \my_regfile|data_readRegB[24]~40_combout ;
wire \my_regfile|data_readRegB[24]~41_combout ;
wire \my_regfile|data_readRegB[24]~42_combout ;
wire \my_regfile|data_readRegB[24]~43_combout ;
wire \my_regfile|data_readRegB[24]~44_combout ;
wire \my_regfile|data_readRegB[24]~45_combout ;
wire \my_regfile|data_readRegB[24]~46_combout ;
wire \my_regfile|data_readRegB[24]~47_combout ;
wire \my_regfile|data_readRegB[24]~48_combout ;
wire \my_regfile|data_readRegB[24]~49_combout ;
wire \my_regfile|data_readRegB[24]~50_combout ;
wire \my_regfile|data_readRegB[24]~51_combout ;
wire \my_regfile|data_readRegB[24]~52_combout ;
wire \my_regfile|data_readRegB[24]~53_combout ;
wire \my_regfile|data_readRegB[24]~54_combout ;
wire \my_regfile|data_readRegB[24]~55_combout ;
wire \my_processor|dataB[24]~7_combout ;
wire \my_regfile|data_readRegB[23]~337_combout ;
wire \my_regfile|data_readRegB[23]~338_combout ;
wire \my_regfile|data_readRegB[23]~339_combout ;
wire \my_regfile|data_readRegB[23]~340_combout ;
wire \my_regfile|data_readRegB[23]~341_combout ;
wire \my_regfile|data_readRegB[23]~342_combout ;
wire \my_regfile|data_readRegB[23]~343_combout ;
wire \my_regfile|data_readRegB[23]~344_combout ;
wire \my_regfile|data_readRegB[23]~345_combout ;
wire \my_regfile|data_readRegB[23]~346_combout ;
wire \my_regfile|data_readRegB[23]~347_combout ;
wire \my_regfile|data_readRegB[23]~348_combout ;
wire \my_regfile|data_readRegB[23]~349_combout ;
wire \my_regfile|data_readRegB[23]~350_combout ;
wire \my_regfile|data_readRegB[23]~351_combout ;
wire \my_regfile|data_readRegB[23]~352_combout ;
wire \my_regfile|data_readRegB[23]~353_combout ;
wire \my_regfile|data_readRegB[23]~354_combout ;
wire \my_regfile|data_readRegB[23]~355_combout ;
wire \my_regfile|data_readRegB[23]~356_combout ;
wire \my_regfile|data_readRegB[23]~357_combout ;
wire \my_regfile|data_readRegB[23]~358_combout ;
wire \my_processor|dataB[23]~8_combout ;
wire \my_processor|ALUOper|ShiftLeft0~17_combout ;
wire \my_processor|ALUOper|ShiftLeft0~18_combout ;
wire \my_processor|ALUOper|ShiftLeft0~19_combout ;
wire \my_processor|ALUOper|ShiftLeft0~20_combout ;
wire \my_processor|data[13]~46_combout ;
wire \my_regfile|data_readRegB[13]~489_combout ;
wire \my_regfile|data_readRegB[13]~490_combout ;
wire \my_regfile|data_readRegB[13]~491_combout ;
wire \my_regfile|data_readRegB[13]~492_combout ;
wire \my_regfile|data_readRegB[13]~493_combout ;
wire \my_regfile|data_readRegB[13]~494_combout ;
wire \my_regfile|data_readRegB[13]~495_combout ;
wire \my_regfile|data_readRegB[13]~496_combout ;
wire \my_regfile|data_readRegB[13]~497_combout ;
wire \my_regfile|data_readRegB[13]~498_combout ;
wire \my_regfile|data_readRegB[13]~499_combout ;
wire \my_regfile|data_readRegB[13]~500_combout ;
wire \my_regfile|data_readRegB[13]~501_combout ;
wire \my_regfile|data_readRegB[13]~502_combout ;
wire \my_regfile|data_readRegB[13]~503_combout ;
wire \my_regfile|data_readRegB[13]~504_combout ;
wire \my_regfile|data_readRegB[13]~505_combout ;
wire \my_regfile|data_readRegB[13]~506_combout ;
wire \my_regfile|data_readRegB[13]~507_combout ;
wire \my_regfile|data_readRegB[13]~508_combout ;
wire \my_regfile|data_readRegB[13]~509_combout ;
wire \my_regfile|data_readRegB[13]~510_combout ;
wire \my_processor|dataB[13]~18_combout ;
wire \my_regfile|data_readRegB[12]~446_combout ;
wire \my_regfile|data_readRegB[12]~447_combout ;
wire \my_regfile|data_readRegB[12]~448_combout ;
wire \my_regfile|data_readRegB[12]~449_combout ;
wire \my_regfile|data_readRegB[12]~450_combout ;
wire \my_regfile|data_readRegB[12]~451_combout ;
wire \my_regfile|data_readRegB[12]~452_combout ;
wire \my_regfile|data_readRegB[12]~453_combout ;
wire \my_regfile|data_readRegB[12]~454_combout ;
wire \my_regfile|data_readRegB[12]~455_combout ;
wire \my_regfile|data_readRegB[12]~456_combout ;
wire \my_regfile|data_readRegB[12]~457_combout ;
wire \my_regfile|data_readRegB[12]~458_combout ;
wire \my_regfile|data_readRegB[12]~459_combout ;
wire \my_regfile|data_readRegB[12]~460_combout ;
wire \my_regfile|data_readRegB[12]~461_combout ;
wire \my_regfile|data_readRegB[12]~462_combout ;
wire \my_regfile|data_readRegB[12]~463_combout ;
wire \my_regfile|data_readRegB[12]~464_combout ;
wire \my_regfile|data_readRegB[12]~465_combout ;
wire \my_regfile|data_readRegB[12]~466_combout ;
wire \my_regfile|data_readRegB[12]~467_combout ;
wire \my_processor|dataB[12]~19_combout ;
wire \my_regfile|data_readRegB[11]~438_combout ;
wire \my_regfile|data_readRegB[11]~439_combout ;
wire \my_regfile|data_readRegB[11]~440_combout ;
wire \my_regfile|data_readRegB[11]~441_combout ;
wire \my_regfile|data_readRegB[11]~442_combout ;
wire \my_regfile|data_readRegB[11]~443_combout ;
wire \my_regfile|data_readRegB[11]~444_combout ;
wire \my_regfile|data_readRegB[11]~445_combout ;
wire \my_regfile|data_readRegB[11]~708_combout ;
wire \my_processor|dataB[11]~20_combout ;
wire \my_regfile|data_readRegB[10]~381_combout ;
wire \my_regfile|data_readRegB[10]~382_combout ;
wire \my_regfile|data_readRegB[10]~383_combout ;
wire \my_regfile|data_readRegB[10]~384_combout ;
wire \my_regfile|data_readRegB[10]~385_combout ;
wire \my_regfile|data_readRegB[10]~386_combout ;
wire \my_regfile|data_readRegB[10]~387_combout ;
wire \my_regfile|data_readRegB[10]~388_combout ;
wire \my_regfile|data_readRegB[10]~389_combout ;
wire \my_regfile|data_readRegB[10]~390_combout ;
wire \my_regfile|data_readRegB[10]~391_combout ;
wire \my_regfile|data_readRegB[10]~392_combout ;
wire \my_regfile|data_readRegB[10]~393_combout ;
wire \my_regfile|data_readRegB[10]~394_combout ;
wire \my_regfile|data_readRegB[10]~395_combout ;
wire \my_regfile|data_readRegB[10]~396_combout ;
wire \my_regfile|data_readRegB[10]~397_combout ;
wire \my_regfile|data_readRegB[10]~398_combout ;
wire \my_regfile|data_readRegB[10]~399_combout ;
wire \my_regfile|data_readRegB[10]~400_combout ;
wire \my_regfile|data_readRegB[10]~401_combout ;
wire \my_regfile|data_readRegB[10]~402_combout ;
wire \my_processor|dataB[10]~21_combout ;
wire \my_regfile|data_readRegB[9]~403_combout ;
wire \my_regfile|data_readRegB[9]~404_combout ;
wire \my_regfile|data_readRegB[9]~405_combout ;
wire \my_regfile|data_readRegB[9]~406_combout ;
wire \my_regfile|data_readRegB[9]~407_combout ;
wire \my_regfile|data_readRegB[9]~408_combout ;
wire \my_regfile|data_readRegB[9]~409_combout ;
wire \my_regfile|data_readRegB[9]~410_combout ;
wire \my_regfile|data_readRegB[9]~411_combout ;
wire \my_regfile|data_readRegB[9]~412_combout ;
wire \my_regfile|data_readRegB[9]~413_combout ;
wire \my_regfile|data_readRegB[9]~414_combout ;
wire \my_regfile|data_readRegB[9]~415_combout ;
wire \my_regfile|data_readRegB[9]~416_combout ;
wire \my_regfile|data_readRegB[9]~417_combout ;
wire \my_regfile|data_readRegB[9]~418_combout ;
wire \my_regfile|data_readRegB[9]~419_combout ;
wire \my_regfile|data_readRegB[9]~420_combout ;
wire \my_regfile|data_readRegB[9]~421_combout ;
wire \my_regfile|data_readRegB[9]~422_combout ;
wire \my_regfile|data_readRegB[9]~423_combout ;
wire \my_regfile|data_readRegB[9]~424_combout ;
wire \my_processor|dataB[9]~22_combout ;
wire \my_regfile|data_readRegB[8]~359_combout ;
wire \my_regfile|data_readRegB[8]~360_combout ;
wire \my_regfile|data_readRegB[8]~361_combout ;
wire \my_regfile|data_readRegB[8]~362_combout ;
wire \my_regfile|data_readRegB[8]~363_combout ;
wire \my_regfile|data_readRegB[8]~364_combout ;
wire \my_regfile|data_readRegB[8]~365_combout ;
wire \my_regfile|data_readRegB[8]~366_combout ;
wire \my_regfile|data_readRegB[8]~367_combout ;
wire \my_regfile|data_readRegB[8]~368_combout ;
wire \my_regfile|data_readRegB[8]~369_combout ;
wire \my_regfile|data_readRegB[8]~370_combout ;
wire \my_regfile|data_readRegB[8]~371_combout ;
wire \my_regfile|data_readRegB[8]~372_combout ;
wire \my_regfile|data_readRegB[8]~373_combout ;
wire \my_regfile|data_readRegB[8]~374_combout ;
wire \my_regfile|data_readRegB[8]~375_combout ;
wire \my_regfile|data_readRegB[8]~376_combout ;
wire \my_regfile|data_readRegB[8]~377_combout ;
wire \my_regfile|data_readRegB[8]~378_combout ;
wire \my_regfile|data_readRegB[8]~379_combout ;
wire \my_regfile|data_readRegB[8]~380_combout ;
wire \my_processor|dataB[8]~23_combout ;
wire \my_processor|ALUOper|Add0~1 ;
wire \my_processor|ALUOper|Add0~3 ;
wire \my_processor|ALUOper|Add0~5 ;
wire \my_processor|ALUOper|Add0~7 ;
wire \my_processor|ALUOper|Add0~9 ;
wire \my_processor|ALUOper|Add0~11 ;
wire \my_processor|ALUOper|Add0~13 ;
wire \my_processor|ALUOper|Add0~15 ;
wire \my_processor|ALUOper|Add0~17 ;
wire \my_processor|ALUOper|Add0~19 ;
wire \my_processor|ALUOper|Add0~21 ;
wire \my_processor|ALUOper|Add0~23 ;
wire \my_processor|ALUOper|Add0~25 ;
wire \my_processor|ALUOper|Add0~26_combout ;
wire \my_regfile|data_readRegB[20]~271_combout ;
wire \my_regfile|data_readRegB[20]~272_combout ;
wire \my_regfile|data_readRegB[20]~273_combout ;
wire \my_regfile|data_readRegB[20]~274_combout ;
wire \my_regfile|data_readRegB[20]~275_combout ;
wire \my_regfile|data_readRegB[20]~276_combout ;
wire \my_regfile|data_readRegB[20]~277_combout ;
wire \my_regfile|data_readRegB[20]~278_combout ;
wire \my_regfile|data_readRegB[20]~279_combout ;
wire \my_regfile|data_readRegB[20]~280_combout ;
wire \my_regfile|data_readRegB[20]~281_combout ;
wire \my_regfile|data_readRegB[20]~282_combout ;
wire \my_regfile|data_readRegB[20]~283_combout ;
wire \my_regfile|data_readRegB[20]~284_combout ;
wire \my_regfile|data_readRegB[20]~285_combout ;
wire \my_regfile|data_readRegB[20]~286_combout ;
wire \my_regfile|data_readRegB[20]~287_combout ;
wire \my_regfile|data_readRegB[20]~288_combout ;
wire \my_regfile|data_readRegB[20]~289_combout ;
wire \my_regfile|data_readRegB[20]~290_combout ;
wire \my_regfile|data_readRegB[20]~291_combout ;
wire \my_regfile|data_readRegB[20]~292_combout ;
wire \my_processor|dataB[20]~11_combout ;
wire \my_regfile|data_readRegB[18]~184_combout ;
wire \my_regfile|data_readRegB[18]~185_combout ;
wire \my_regfile|data_readRegB[18]~186_combout ;
wire \my_regfile|data_readRegB[18]~187_combout ;
wire \my_regfile|data_readRegB[18]~188_combout ;
wire \my_regfile|data_readRegB[18]~189_combout ;
wire \my_regfile|data_readRegB[18]~190_combout ;
wire \my_regfile|data_readRegB[18]~191_combout ;
wire \my_regfile|data_readRegB[18]~192_combout ;
wire \my_regfile|data_readRegB[18]~193_combout ;
wire \my_regfile|data_readRegB[18]~194_combout ;
wire \my_regfile|data_readRegB[18]~195_combout ;
wire \my_regfile|data_readRegB[18]~196_combout ;
wire \my_regfile|data_readRegB[18]~197_combout ;
wire \my_regfile|data_readRegB[18]~198_combout ;
wire \my_regfile|data_readRegB[18]~199_combout ;
wire \my_regfile|data_readRegB[18]~200_combout ;
wire \my_regfile|data_readRegB[18]~201_combout ;
wire \my_regfile|data_readRegB[18]~202_combout ;
wire \my_regfile|data_readRegB[18]~203_combout ;
wire \my_regfile|data_readRegB[18]~204_combout ;
wire \my_regfile|data_readRegB[18]~205_combout ;
wire \my_processor|dataB[18]~13_combout ;
wire \my_regfile|data_readRegB[17]~227_combout ;
wire \my_regfile|data_readRegB[17]~228_combout ;
wire \my_regfile|data_readRegB[17]~229_combout ;
wire \my_regfile|data_readRegB[17]~230_combout ;
wire \my_regfile|data_readRegB[17]~231_combout ;
wire \my_regfile|data_readRegB[17]~232_combout ;
wire \my_regfile|data_readRegB[17]~233_combout ;
wire \my_regfile|data_readRegB[17]~234_combout ;
wire \my_regfile|data_readRegB[17]~235_combout ;
wire \my_regfile|data_readRegB[17]~236_combout ;
wire \my_regfile|data_readRegB[17]~237_combout ;
wire \my_regfile|data_readRegB[17]~238_combout ;
wire \my_regfile|data_readRegB[17]~239_combout ;
wire \my_regfile|data_readRegB[17]~240_combout ;
wire \my_regfile|data_readRegB[17]~241_combout ;
wire \my_regfile|data_readRegB[17]~242_combout ;
wire \my_regfile|data_readRegB[17]~243_combout ;
wire \my_regfile|data_readRegB[17]~244_combout ;
wire \my_regfile|data_readRegB[17]~245_combout ;
wire \my_regfile|data_readRegB[17]~246_combout ;
wire \my_regfile|data_readRegB[17]~247_combout ;
wire \my_regfile|data_readRegB[17]~248_combout ;
wire \my_processor|dataB[17]~14_combout ;
wire \my_processor|ALUOper|ShiftLeft0~47_combout ;
wire \my_processor|ALUOper|ShiftLeft0~62_combout ;
wire \my_processor|ALUOper|ShiftLeft0~63_combout ;
wire \my_processor|ALUOper|ShiftLeft0~64_combout ;
wire \my_processor|aulOper[0]~1_combout ;
wire \my_processor|data_writeReg[17]~128_combout ;
wire \my_processor|ALUOper|ShiftLeft0~110_combout ;
wire \my_processor|data_writeReg[17]~127_combout ;
wire \my_processor|ALUOper|ShiftLeft0~34_combout ;
wire \my_processor|ALUOper|ShiftLeft0~53_combout ;
wire \my_processor|ALUOper|ShiftLeft0~54_combout ;
wire \my_regfile|data_readRegB[16]~206_combout ;
wire \my_regfile|data_readRegB[16]~207_combout ;
wire \my_regfile|data_readRegB[16]~208_combout ;
wire \my_regfile|data_readRegB[16]~209_combout ;
wire \my_regfile|data_readRegB[16]~210_combout ;
wire \my_regfile|data_readRegB[16]~211_combout ;
wire \my_regfile|data_readRegB[16]~212_combout ;
wire \my_regfile|data_readRegB[16]~213_combout ;
wire \my_regfile|data_readRegB[16]~214_combout ;
wire \my_regfile|data_readRegB[16]~215_combout ;
wire \my_regfile|data_readRegB[16]~216_combout ;
wire \my_regfile|data_readRegB[16]~217_combout ;
wire \my_regfile|data_readRegB[16]~218_combout ;
wire \my_regfile|data_readRegB[16]~219_combout ;
wire \my_regfile|data_readRegB[16]~220_combout ;
wire \my_regfile|data_readRegB[16]~221_combout ;
wire \my_regfile|data_readRegB[16]~222_combout ;
wire \my_regfile|data_readRegB[16]~223_combout ;
wire \my_regfile|data_readRegB[16]~224_combout ;
wire \my_regfile|data_readRegB[16]~225_combout ;
wire \my_regfile|data_readRegB[16]~226_combout ;
wire \my_processor|dataA[16]~70_combout ;
wire \my_processor|dataB[16]~15_combout ;
wire \my_processor|data[15]~48_combout ;
wire \my_regfile|data_readRegB[15]~511_combout ;
wire \my_regfile|data_readRegB[15]~512_combout ;
wire \my_regfile|data_readRegB[15]~513_combout ;
wire \my_regfile|data_readRegB[15]~514_combout ;
wire \my_regfile|data_readRegB[15]~515_combout ;
wire \my_regfile|data_readRegB[15]~516_combout ;
wire \my_regfile|data_readRegB[15]~517_combout ;
wire \my_regfile|data_readRegB[15]~518_combout ;
wire \my_regfile|data_readRegB[15]~519_combout ;
wire \my_regfile|data_readRegB[15]~520_combout ;
wire \my_regfile|data_readRegB[15]~521_combout ;
wire \my_regfile|data_readRegB[15]~522_combout ;
wire \my_regfile|data_readRegB[15]~523_combout ;
wire \my_regfile|data_readRegB[15]~524_combout ;
wire \my_regfile|data_readRegB[15]~525_combout ;
wire \my_regfile|data_readRegB[15]~526_combout ;
wire \my_regfile|data_readRegB[15]~527_combout ;
wire \my_regfile|data_readRegB[15]~528_combout ;
wire \my_regfile|data_readRegB[15]~529_combout ;
wire \my_regfile|data_readRegB[15]~530_combout ;
wire \my_regfile|data_readRegB[15]~531_combout ;
wire \my_regfile|data_readRegB[15]~532_combout ;
wire \my_processor|dataB[15]~16_combout ;
wire \my_regfile|data_readRegB[14]~468_combout ;
wire \my_regfile|data_readRegB[14]~469_combout ;
wire \my_regfile|data_readRegB[14]~470_combout ;
wire \my_regfile|data_readRegB[14]~471_combout ;
wire \my_regfile|data_readRegB[14]~472_combout ;
wire \my_regfile|data_readRegB[14]~473_combout ;
wire \my_regfile|data_readRegB[14]~474_combout ;
wire \my_regfile|data_readRegB[14]~475_combout ;
wire \my_regfile|data_readRegB[14]~476_combout ;
wire \my_regfile|data_readRegB[14]~477_combout ;
wire \my_regfile|data_readRegB[14]~478_combout ;
wire \my_regfile|data_readRegB[14]~479_combout ;
wire \my_regfile|data_readRegB[14]~480_combout ;
wire \my_regfile|data_readRegB[14]~481_combout ;
wire \my_regfile|data_readRegB[14]~482_combout ;
wire \my_regfile|data_readRegB[14]~483_combout ;
wire \my_regfile|data_readRegB[14]~484_combout ;
wire \my_regfile|data_readRegB[14]~485_combout ;
wire \my_regfile|data_readRegB[14]~486_combout ;
wire \my_regfile|data_readRegB[14]~487_combout ;
wire \my_regfile|data_readRegB[14]~488_combout ;
wire \my_processor|dataB[14]~17_combout ;
wire \my_processor|ALUOper|Add0~27 ;
wire \my_processor|ALUOper|Add0~29 ;
wire \my_processor|ALUOper|Add0~30_combout ;
wire \my_regfile|data_readRegB[22]~293_combout ;
wire \my_regfile|data_readRegB[22]~294_combout ;
wire \my_regfile|data_readRegB[22]~295_combout ;
wire \my_regfile|data_readRegB[22]~296_combout ;
wire \my_regfile|data_readRegB[22]~297_combout ;
wire \my_regfile|data_readRegB[22]~298_combout ;
wire \my_regfile|data_readRegB[22]~299_combout ;
wire \my_regfile|data_readRegB[22]~300_combout ;
wire \my_regfile|data_readRegB[22]~301_combout ;
wire \my_regfile|data_readRegB[22]~302_combout ;
wire \my_regfile|data_readRegB[22]~303_combout ;
wire \my_regfile|data_readRegB[22]~304_combout ;
wire \my_regfile|data_readRegB[22]~305_combout ;
wire \my_regfile|data_readRegB[22]~306_combout ;
wire \my_regfile|data_readRegB[22]~307_combout ;
wire \my_regfile|data_readRegB[22]~308_combout ;
wire \my_regfile|data_readRegB[22]~309_combout ;
wire \my_regfile|data_readRegB[22]~310_combout ;
wire \my_regfile|data_readRegB[22]~311_combout ;
wire \my_regfile|data_readRegB[22]~312_combout ;
wire \my_regfile|data_readRegB[22]~313_combout ;
wire \my_regfile|data_readRegB[22]~314_combout ;
wire \my_processor|dataB[22]~9_combout ;
wire \my_regfile|data_readRegB[21]~315_combout ;
wire \my_regfile|data_readRegB[21]~316_combout ;
wire \my_regfile|data_readRegB[21]~317_combout ;
wire \my_regfile|data_readRegB[21]~318_combout ;
wire \my_regfile|data_readRegB[21]~319_combout ;
wire \my_regfile|data_readRegB[21]~320_combout ;
wire \my_regfile|data_readRegB[21]~321_combout ;
wire \my_regfile|data_readRegB[21]~322_combout ;
wire \my_regfile|data_readRegB[21]~323_combout ;
wire \my_regfile|data_readRegB[21]~324_combout ;
wire \my_regfile|data_readRegB[21]~325_combout ;
wire \my_regfile|data_readRegB[21]~326_combout ;
wire \my_regfile|data_readRegB[21]~327_combout ;
wire \my_regfile|data_readRegB[21]~328_combout ;
wire \my_regfile|data_readRegB[21]~329_combout ;
wire \my_regfile|data_readRegB[21]~330_combout ;
wire \my_regfile|data_readRegB[21]~331_combout ;
wire \my_regfile|data_readRegB[21]~332_combout ;
wire \my_regfile|data_readRegB[21]~333_combout ;
wire \my_regfile|data_readRegB[21]~334_combout ;
wire \my_regfile|data_readRegB[21]~335_combout ;
wire \my_regfile|data_readRegB[21]~336_combout ;
wire \my_processor|dataB[21]~10_combout ;
wire \my_processor|ALUOper|ShiftLeft0~93_combout ;
wire \my_processor|ALUOper|ShiftLeft0~39_combout ;
wire \my_processor|dataA[19]~23_combout ;
wire \my_processor|ALUOper|ShiftLeft0~51_combout ;
wire \my_processor|ALUOper|ShiftLeft0~52_combout ;
wire \my_processor|ALUOper|ShiftLeft0~95_combout ;
wire \my_processor|data_writeReg[21]~174_combout ;
wire \my_processor|ALUOper|ShiftRight0~13_combout ;
wire \my_processor|ALUOper|ShiftRight0~97_combout ;
wire \my_processor|dataA[26]~9_combout ;
wire \my_processor|ALUOper|ShiftRight0~10_combout ;
wire \my_processor|ALUOper|ShiftRight0~5_combout ;
wire \my_processor|ALUOper|ShiftRight0~11_combout ;
wire \my_processor|ALUOper|ShiftRight0~28_combout ;
wire \my_processor|ALUOper|ShiftRight0~35_combout ;
wire \my_processor|ALUOper|ShiftRight0~43_combout ;
wire \my_processor|ALUOper|ShiftRight0~57_combout ;
wire \my_processor|ALUOper|ShiftRight0~58_combout ;
wire \my_processor|data_writeReg[21]~175_combout ;
wire \my_processor|ALUOper|Add1~41 ;
wire \my_processor|ALUOper|Add1~42_combout ;
wire \my_processor|data_writeReg[21]~176_combout ;
wire \my_processor|data_writeReg[21]~177_combout ;
wire \my_processor|data_writeReg[2]~72_combout ;
wire \my_processor|data_writeReg[4]~133_combout ;
wire \my_processor|ALUOper|Add0~31 ;
wire \my_processor|ALUOper|Add0~33 ;
wire \my_processor|ALUOper|Add0~35 ;
wire \my_processor|ALUOper|Add0~37 ;
wire \my_processor|ALUOper|Add0~39 ;
wire \my_processor|ALUOper|Add0~41 ;
wire \my_processor|ALUOper|Add0~42_combout ;
wire \my_processor|data[21]~54_combout ;
wire \my_processor|data_writeReg[17]~308_combout ;
wire \my_processor|data_writeReg[17]~134_combout ;
wire \my_processor|data_writeReg[17]~135_combout ;
wire \my_processor|data_writeReg[21]~178_combout ;
wire \my_processor|data_writeReg[21]~179_combout ;
wire \my_processor|data_writeReg[31]~306_combout ;
wire \my_processor|data_writeReg[21]~180_combout ;
wire \my_regfile|data_readRegA[21]~314_combout ;
wire \my_regfile|data_readRegA[21]~315_combout ;
wire \my_regfile|data_readRegA[21]~316_combout ;
wire \my_regfile|data_readRegA[21]~317_combout ;
wire \my_regfile|data_readRegA[21]~318_combout ;
wire \my_regfile|data_readRegA[21]~319_combout ;
wire \my_regfile|data_readRegA[21]~320_combout ;
wire \my_regfile|data_readRegA[21]~321_combout ;
wire \my_regfile|data_readRegA[21]~322_combout ;
wire \my_regfile|data_readRegA[21]~323_combout ;
wire \my_regfile|data_readRegA[21]~324_combout ;
wire \my_regfile|data_readRegA[21]~325_combout ;
wire \my_regfile|data_readRegA[21]~326_combout ;
wire \my_regfile|data_readRegA[21]~327_combout ;
wire \my_regfile|data_readRegA[21]~328_combout ;
wire \my_regfile|data_readRegA[21]~329_combout ;
wire \my_regfile|data_readRegA[21]~330_combout ;
wire \my_regfile|data_readRegA[21]~331_combout ;
wire \my_regfile|data_readRegA[21]~332_combout ;
wire \my_regfile|data_readRegA[21]~333_combout ;
wire \my_regfile|data_readRegA[21]~334_combout ;
wire \my_regfile|data_readRegA[21]~335_combout ;
wire \my_processor|dataA[21]~28_combout ;
wire \my_processor|dataA[21]~29_combout ;
wire \my_processor|ALUOper|Add1~43 ;
wire \my_processor|ALUOper|Add1~44_combout ;
wire \my_processor|ALUOper|ShiftLeft0~81_combout ;
wire \my_processor|ALUOper|ShiftLeft0~73_combout ;
wire \my_processor|ALUOper|ShiftLeft0~97_combout ;
wire \my_processor|ALUOper|ShiftLeft0~55_combout ;
wire \my_processor|dataA[16]~19_combout ;
wire \my_processor|ALUOper|ShiftLeft0~11_combout ;
wire \my_processor|ALUOper|ShiftLeft0~74_combout ;
wire \my_processor|ALUOper|ShiftLeft0~67_combout ;
wire \my_processor|ALUOper|ShiftLeft0~76_combout ;
wire \my_processor|ALUOper|ShiftLeft0~102_combout ;
wire \my_processor|data_writeReg[22]~167_combout ;
wire \my_processor|ALUOper|ShiftRight0~25_combout ;
wire \my_processor|ALUOper|ShiftRight0~16_combout ;
wire \my_processor|ALUOper|ShiftRight0~20_combout ;
wire \my_processor|ALUOper|ShiftRight0~27_combout ;
wire \my_processor|ALUOper|ShiftRight0~29_combout ;
wire \my_processor|ALUOper|ShiftRight0~55_combout ;
wire \my_processor|ALUOper|ShiftRight0~56_combout ;
wire \my_processor|data_writeReg[22]~168_combout ;
wire \my_processor|data_writeReg[22]~169_combout ;
wire \my_processor|data_writeReg[22]~170_combout ;
wire \my_processor|ALUOper|Add0~43 ;
wire \my_processor|ALUOper|Add0~44_combout ;
wire \my_processor|data[22]~55_combout ;
wire \my_processor|data_writeReg[22]~171_combout ;
wire \my_processor|data_writeReg[22]~172_combout ;
wire \my_processor|data_writeReg[22]~173_combout ;
wire \my_regfile|data_readRegA[22]~292_combout ;
wire \my_regfile|data_readRegA[22]~293_combout ;
wire \my_regfile|data_readRegA[22]~294_combout ;
wire \my_regfile|data_readRegA[22]~295_combout ;
wire \my_regfile|data_readRegA[22]~296_combout ;
wire \my_regfile|data_readRegA[22]~297_combout ;
wire \my_regfile|data_readRegA[22]~298_combout ;
wire \my_regfile|data_readRegA[22]~299_combout ;
wire \my_regfile|data_readRegA[22]~300_combout ;
wire \my_regfile|data_readRegA[22]~301_combout ;
wire \my_regfile|data_readRegA[22]~302_combout ;
wire \my_regfile|data_readRegA[22]~303_combout ;
wire \my_regfile|data_readRegA[22]~304_combout ;
wire \my_regfile|data_readRegA[22]~305_combout ;
wire \my_regfile|data_readRegA[22]~306_combout ;
wire \my_regfile|data_readRegA[22]~307_combout ;
wire \my_regfile|data_readRegA[22]~308_combout ;
wire \my_regfile|data_readRegA[22]~309_combout ;
wire \my_regfile|data_readRegA[22]~310_combout ;
wire \my_regfile|data_readRegA[22]~311_combout ;
wire \my_regfile|data_readRegA[22]~312_combout ;
wire \my_regfile|data_readRegA[22]~313_combout ;
wire \my_processor|dataA[22]~26_combout ;
wire \my_processor|dataA[22]~27_combout ;
wire \my_processor|ALUOper|ShiftRight0~36_combout ;
wire \my_processor|ALUOper|ShiftRight0~30_combout ;
wire \my_processor|ALUOper|ShiftRight0~49_combout ;
wire \my_processor|ALUOper|ShiftRight0~39_combout ;
wire \my_processor|ALUOper|ShiftRight0~68_combout ;
wire \my_processor|ALUOper|ShiftRight0~78_combout ;
wire \my_processor|ALUOper|ShiftRight0~84_combout ;
wire \my_processor|ALUOper|ShiftRight0~3_combout ;
wire \my_processor|ALUOper|ShiftRight0~17_combout ;
wire \my_processor|ALUOper|ShiftRight0~6_combout ;
wire \my_processor|ALUOper|ShiftRight0~48_combout ;
wire \my_processor|ALUOper|ShiftRight0~59_combout ;
wire \my_processor|data_writeReg[10]~188_combout ;
wire \my_processor|ALUOper|ShiftLeft0~31_combout ;
wire \my_processor|ALUOper|ShiftLeft0~33_combout ;
wire \my_processor|data_writeReg[10]~311_combout ;
wire \my_processor|data_writeReg[10]~189_combout ;
wire \my_processor|data_writeReg[15]~239_combout ;
wire \my_processor|data_writeReg[15]~240_combout ;
wire \my_processor|ALUOper|Add1~15 ;
wire \my_processor|ALUOper|Add1~17 ;
wire \my_processor|ALUOper|Add1~19 ;
wire \my_processor|ALUOper|Add1~21 ;
wire \my_processor|ALUOper|Add1~23 ;
wire \my_processor|ALUOper|Add1~25 ;
wire \my_processor|ALUOper|Add1~27 ;
wire \my_processor|ALUOper|Add1~29 ;
wire \my_processor|ALUOper|Add1~30_combout ;
wire \my_processor|data_writeReg[15]~241_combout ;
wire \my_processor|data_writeReg[15]~242_combout ;
wire \my_processor|data_writeReg[15]~243_combout ;
wire \my_processor|data_writeReg[15]~244_combout ;
wire \my_processor|data_writeReg[15]~245_combout ;
wire \my_regfile|data_readRegA[15]~506_combout ;
wire \my_regfile|data_readRegA[15]~507_combout ;
wire \my_regfile|data_readRegA[15]~508_combout ;
wire \my_regfile|data_readRegA[15]~509_combout ;
wire \my_regfile|data_readRegA[15]~510_combout ;
wire \my_regfile|data_readRegA[15]~511_combout ;
wire \my_regfile|data_readRegA[15]~512_combout ;
wire \my_regfile|data_readRegA[15]~513_combout ;
wire \my_regfile|data_readRegA[15]~514_combout ;
wire \my_regfile|data_readRegA[15]~515_combout ;
wire \my_regfile|data_readRegA[15]~516_combout ;
wire \my_regfile|data_readRegA[15]~517_combout ;
wire \my_regfile|data_readRegA[15]~518_combout ;
wire \my_regfile|data_readRegA[15]~519_combout ;
wire \my_regfile|data_readRegA[15]~520_combout ;
wire \my_regfile|data_readRegA[15]~521_combout ;
wire \my_regfile|data_readRegA[15]~522_combout ;
wire \my_regfile|data_readRegA[15]~523_combout ;
wire \my_regfile|data_readRegA[15]~524_combout ;
wire \my_regfile|data_readRegA[15]~525_combout ;
wire \my_regfile|data_readRegA[15]~526_combout ;
wire \my_processor|dataA[15]~46_combout ;
wire \my_processor|dataA[15]~47_combout ;
wire \my_processor|ALUOper|Add1~31 ;
wire \my_processor|ALUOper|Add1~32_combout ;
wire \my_processor|ALUOper|ShiftLeft0~6_combout ;
wire \my_processor|ALUOper|ShiftLeft0~104_combout ;
wire \my_processor|ALUOper|ShiftLeft0~28_combout ;
wire \my_processor|ALUOper|ShiftLeft0~48_combout ;
wire \my_processor|ALUOper|ShiftLeft0~49_combout ;
wire \my_processor|ALUOper|ShiftLeft0~35_combout ;
wire \my_processor|ALUOper|ShiftLeft0~37_combout ;
wire \my_processor|ALUOper|ShiftLeft0~38_combout ;
wire \my_processor|data_writeReg[16]~139_combout ;
wire \my_processor|ALUOper|ShiftRight0~2_combout ;
wire \my_processor|ALUOper|ShiftRight0~4_combout ;
wire \my_processor|ALUOper|ShiftRight0~7_combout ;
wire \my_processor|ALUOper|ShiftRight0~8_combout ;
wire \my_processor|ALUOper|ShiftRight0~37_combout ;
wire \my_processor|ALUOper|ShiftRight0~41_combout ;
wire \my_processor|ALUOper|ShiftRight0~42_combout ;
wire \my_processor|data_writeReg[16]~140_combout ;
wire \my_processor|data_writeReg[16]~309_combout ;
wire \my_processor|data_writeReg[16]~141_combout ;
wire \my_processor|data_writeReg[16]~142_combout ;
wire \my_processor|ALUOper|Add0~32_combout ;
wire \my_processor|data[16]~49_combout ;
wire \my_processor|data_writeReg[16]~143_combout ;
wire \my_processor|data_writeReg[16]~144_combout ;
wire \my_processor|data_writeReg[16]~145_combout ;
wire \my_regfile|data_readRegA[16]~204_combout ;
wire \my_regfile|data_readRegA[16]~205_combout ;
wire \my_regfile|data_readRegA[16]~206_combout ;
wire \my_regfile|data_readRegA[16]~207_combout ;
wire \my_regfile|data_readRegA[16]~208_combout ;
wire \my_regfile|data_readRegA[16]~209_combout ;
wire \my_regfile|data_readRegA[16]~210_combout ;
wire \my_regfile|data_readRegA[16]~211_combout ;
wire \my_regfile|data_readRegA[16]~212_combout ;
wire \my_regfile|data_readRegA[16]~213_combout ;
wire \my_regfile|data_readRegA[16]~214_combout ;
wire \my_regfile|data_readRegA[16]~215_combout ;
wire \my_regfile|data_readRegA[16]~216_combout ;
wire \my_regfile|data_readRegA[16]~217_combout ;
wire \my_regfile|data_readRegA[16]~218_combout ;
wire \my_regfile|data_readRegA[16]~219_combout ;
wire \my_regfile|data_readRegA[16]~220_combout ;
wire \my_regfile|data_readRegA[16]~221_combout ;
wire \my_regfile|data_readRegA[16]~222_combout ;
wire \my_regfile|data_readRegA[16]~223_combout ;
wire \my_regfile|data_readRegA[16]~224_combout ;
wire \my_regfile|data_readRegA[16]~225_combout ;
wire \my_processor|dataA[16]~18_combout ;
wire \my_processor|ALUOper|ShiftLeft0~36_combout ;
wire \my_processor|ALUOper|ShiftLeft0~56_combout ;
wire \my_processor|ALUOper|ShiftLeft0~57_combout ;
wire \my_processor|data_writeReg[17]~146_combout ;
wire \my_processor|ALUOper|ShiftRight0~12_combout ;
wire \my_processor|ALUOper|ShiftRight0~14_combout ;
wire \my_processor|ALUOper|ShiftRight0~45_combout ;
wire \my_processor|ALUOper|ShiftRight0~46_combout ;
wire \my_processor|data_writeReg[17]~147_combout ;
wire \my_processor|ALUOper|Add1~33 ;
wire \my_processor|ALUOper|Add1~34_combout ;
wire \my_processor|data_writeReg[17]~148_combout ;
wire \my_processor|data_writeReg[17]~149_combout ;
wire \my_processor|ALUOper|Add0~34_combout ;
wire \my_processor|data[17]~50_combout ;
wire \my_processor|data_writeReg[17]~150_combout ;
wire \my_processor|data_writeReg[17]~151_combout ;
wire \my_processor|data_writeReg[17]~152_combout ;
wire \my_regfile|data_readRegA[17]~226_combout ;
wire \my_regfile|data_readRegA[17]~227_combout ;
wire \my_regfile|data_readRegA[17]~228_combout ;
wire \my_regfile|data_readRegA[17]~229_combout ;
wire \my_regfile|data_readRegA[17]~230_combout ;
wire \my_regfile|data_readRegA[17]~231_combout ;
wire \my_regfile|data_readRegA[17]~232_combout ;
wire \my_regfile|data_readRegA[17]~233_combout ;
wire \my_regfile|data_readRegA[17]~234_combout ;
wire \my_regfile|data_readRegA[17]~235_combout ;
wire \my_regfile|data_readRegA[17]~236_combout ;
wire \my_regfile|data_readRegA[17]~237_combout ;
wire \my_regfile|data_readRegA[17]~238_combout ;
wire \my_regfile|data_readRegA[17]~239_combout ;
wire \my_regfile|data_readRegA[17]~240_combout ;
wire \my_regfile|data_readRegA[17]~241_combout ;
wire \my_regfile|data_readRegA[17]~242_combout ;
wire \my_regfile|data_readRegA[17]~243_combout ;
wire \my_regfile|data_readRegA[17]~244_combout ;
wire \my_regfile|data_readRegA[17]~245_combout ;
wire \my_regfile|data_readRegA[17]~246_combout ;
wire \my_regfile|data_readRegA[17]~247_combout ;
wire \my_processor|dataA[17]~20_combout ;
wire \my_processor|dataA[17]~21_combout ;
wire \my_processor|ALUOper|Add1~35 ;
wire \my_processor|ALUOper|Add1~36_combout ;
wire \my_processor|ALUOper|ShiftLeft0~109_combout ;
wire \my_processor|ALUOper|ShiftLeft0~82_combout ;
wire \my_processor|ALUOper|ShiftLeft0~75_combout ;
wire \my_processor|data_writeReg[18]~129_combout ;
wire \my_processor|ALUOper|ShiftRight0~19_combout ;
wire \my_processor|ALUOper|ShiftRight0~21_combout ;
wire \my_processor|ALUOper|ShiftRight0~32_combout ;
wire \my_processor|ALUOper|ShiftRight0~33_combout ;
wire \my_processor|ALUOper|ShiftRight0~34_combout ;
wire \my_processor|data_writeReg[18]~130_combout ;
wire \my_processor|data_writeReg[18]~131_combout ;
wire \my_processor|data_writeReg[18]~132_combout ;
wire \my_processor|ALUOper|Add0~36_combout ;
wire \my_processor|data[18]~51_combout ;
wire \my_processor|data_writeReg[18]~136_combout ;
wire \my_processor|data_writeReg[18]~137_combout ;
wire \my_processor|data_writeReg[18]~138_combout ;
wire \my_regfile|data_readRegA[18]~183_combout ;
wire \my_regfile|data_readRegA[18]~184_combout ;
wire \my_regfile|data_readRegA[18]~185_combout ;
wire \my_regfile|data_readRegA[18]~186_combout ;
wire \my_regfile|data_readRegA[18]~187_combout ;
wire \my_regfile|data_readRegA[18]~188_combout ;
wire \my_regfile|data_readRegA[18]~189_combout ;
wire \my_regfile|data_readRegA[18]~190_combout ;
wire \my_regfile|data_readRegA[18]~191_combout ;
wire \my_regfile|data_readRegA[18]~192_combout ;
wire \my_regfile|data_readRegA[18]~193_combout ;
wire \my_regfile|data_readRegA[18]~194_combout ;
wire \my_regfile|data_readRegA[18]~195_combout ;
wire \my_regfile|data_readRegA[18]~196_combout ;
wire \my_regfile|data_readRegA[18]~197_combout ;
wire \my_regfile|data_readRegA[18]~198_combout ;
wire \my_regfile|data_readRegA[18]~199_combout ;
wire \my_regfile|data_readRegA[18]~200_combout ;
wire \my_regfile|data_readRegA[18]~201_combout ;
wire \my_regfile|data_readRegA[18]~202_combout ;
wire \my_regfile|data_readRegA[18]~203_combout ;
wire \my_processor|dataA[18]~16_combout ;
wire \my_processor|dataA[18]~17_combout ;
wire \my_processor|ALUOper|Add1~37 ;
wire \my_processor|ALUOper|Add1~39 ;
wire \my_processor|ALUOper|Add1~40_combout ;
wire \my_processor|ALUOper|ShiftLeft0~87_combout ;
wire \my_processor|ALUOper|ShiftLeft0~12_combout ;
wire \my_processor|ALUOper|ShiftLeft0~40_combout ;
wire \my_processor|ALUOper|ShiftLeft0~91_combout ;
wire \my_processor|data_writeReg[20]~160_combout ;
wire \my_processor|ALUOper|ShiftRight0~52_combout ;
wire \my_processor|ALUOper|ShiftRight0~53_combout ;
wire \my_processor|ALUOper|ShiftRight0~54_combout ;
wire \my_processor|data_writeReg[20]~161_combout ;
wire \my_processor|dataA[20]~71_combout ;
wire \my_processor|data_writeReg[20]~310_combout ;
wire \my_processor|data_writeReg[20]~162_combout ;
wire \my_processor|data_writeReg[20]~163_combout ;
wire \my_processor|ALUOper|Add0~40_combout ;
wire \my_processor|data[20]~53_combout ;
wire \my_processor|data_writeReg[20]~164_combout ;
wire \my_processor|data_writeReg[20]~165_combout ;
wire \my_processor|data_writeReg[20]~166_combout ;
wire \my_regfile|data_readRegA[20]~270_combout ;
wire \my_regfile|data_readRegA[20]~271_combout ;
wire \my_regfile|data_readRegA[20]~272_combout ;
wire \my_regfile|data_readRegA[20]~273_combout ;
wire \my_regfile|data_readRegA[20]~274_combout ;
wire \my_regfile|data_readRegA[20]~275_combout ;
wire \my_regfile|data_readRegA[20]~276_combout ;
wire \my_regfile|data_readRegA[20]~277_combout ;
wire \my_regfile|data_readRegA[20]~278_combout ;
wire \my_regfile|data_readRegA[20]~279_combout ;
wire \my_regfile|data_readRegA[20]~280_combout ;
wire \my_regfile|data_readRegA[20]~281_combout ;
wire \my_regfile|data_readRegA[20]~282_combout ;
wire \my_regfile|data_readRegA[20]~283_combout ;
wire \my_regfile|data_readRegA[20]~284_combout ;
wire \my_regfile|data_readRegA[20]~285_combout ;
wire \my_regfile|data_readRegA[20]~286_combout ;
wire \my_regfile|data_readRegA[20]~287_combout ;
wire \my_regfile|data_readRegA[20]~288_combout ;
wire \my_regfile|data_readRegA[20]~289_combout ;
wire \my_regfile|data_readRegA[20]~290_combout ;
wire \my_regfile|data_readRegA[20]~291_combout ;
wire \my_processor|dataA[20]~24_combout ;
wire \my_processor|dataA[20]~25_combout ;
wire \my_processor|ALUOper|ShiftRight0~31_combout ;
wire \my_processor|ALUOper|ShiftRight0~44_combout ;
wire \my_processor|ALUOper|ShiftRight0~69_combout ;
wire \my_processor|ALUOper|ShiftRight0~61_combout ;
wire \my_processor|ALUOper|ShiftRight0~75_combout ;
wire \my_processor|ALUOper|ShiftRight0~83_combout ;
wire \my_processor|ALUOper|ShiftLeft0~92_combout ;
wire \my_processor|ALUOper|ShiftLeft0~94_combout ;
wire \my_processor|ALUOper|ShiftRight0~24_combout ;
wire \my_processor|data_writeReg[13]~232_combout ;
wire \my_processor|data_writeReg[13]~233_combout ;
wire \my_processor|ALUOper|Add1~26_combout ;
wire \my_processor|data_writeReg[13]~234_combout ;
wire \my_processor|data_writeReg[13]~235_combout ;
wire \my_processor|data_writeReg[13]~236_combout ;
wire \my_processor|data_writeReg[13]~237_combout ;
wire \my_processor|data_writeReg[13]~238_combout ;
wire \my_regfile|data_readRegA[13]~485_combout ;
wire \my_regfile|data_readRegA[13]~486_combout ;
wire \my_regfile|data_readRegA[13]~487_combout ;
wire \my_regfile|data_readRegA[13]~488_combout ;
wire \my_regfile|data_readRegA[13]~489_combout ;
wire \my_regfile|data_readRegA[13]~490_combout ;
wire \my_regfile|data_readRegA[13]~491_combout ;
wire \my_regfile|data_readRegA[13]~492_combout ;
wire \my_regfile|data_readRegA[13]~493_combout ;
wire \my_regfile|data_readRegA[13]~494_combout ;
wire \my_regfile|data_readRegA[13]~495_combout ;
wire \my_regfile|data_readRegA[13]~496_combout ;
wire \my_regfile|data_readRegA[13]~497_combout ;
wire \my_regfile|data_readRegA[13]~498_combout ;
wire \my_regfile|data_readRegA[13]~499_combout ;
wire \my_regfile|data_readRegA[13]~500_combout ;
wire \my_regfile|data_readRegA[13]~501_combout ;
wire \my_regfile|data_readRegA[13]~502_combout ;
wire \my_regfile|data_readRegA[13]~503_combout ;
wire \my_regfile|data_readRegA[13]~504_combout ;
wire \my_regfile|data_readRegA[13]~505_combout ;
wire \my_processor|dataA[13]~44_combout ;
wire \my_processor|dataA[13]~45_combout ;
wire \my_processor|ALUOper|ShiftLeft0~21_combout ;
wire \my_processor|ALUOper|ShiftLeft0~22_combout ;
wire \my_processor|ALUOper|ShiftLeft0~32_combout ;
wire \my_processor|ALUOper|ShiftLeft0~13_combout ;
wire \my_processor|ALUOper|ShiftLeft0~14_combout ;
wire \my_processor|ALUOper|ShiftLeft0~15_combout ;
wire \my_processor|ALUOper|ShiftLeft0~16_combout ;
wire \my_processor|data_writeReg[23]~181_combout ;
wire \my_processor|ALUOper|ShiftRight0~60_combout ;
wire \my_processor|data_writeReg[23]~182_combout ;
wire \my_processor|ALUOper|Add1~45 ;
wire \my_processor|ALUOper|Add1~46_combout ;
wire \my_processor|data_writeReg[23]~183_combout ;
wire \my_processor|data_writeReg[23]~184_combout ;
wire \my_processor|ALUOper|Add0~45 ;
wire \my_processor|ALUOper|Add0~46_combout ;
wire \my_processor|data[23]~56_combout ;
wire \my_processor|data_writeReg[23]~185_combout ;
wire \my_processor|data_writeReg[23]~186_combout ;
wire \my_processor|data_writeReg[23]~187_combout ;
wire \my_regfile|data_readRegA[23]~336_combout ;
wire \my_regfile|data_readRegA[23]~337_combout ;
wire \my_regfile|data_readRegA[23]~338_combout ;
wire \my_regfile|data_readRegA[23]~339_combout ;
wire \my_regfile|data_readRegA[23]~340_combout ;
wire \my_regfile|data_readRegA[23]~341_combout ;
wire \my_regfile|data_readRegA[23]~342_combout ;
wire \my_regfile|data_readRegA[23]~343_combout ;
wire \my_regfile|data_readRegA[23]~344_combout ;
wire \my_regfile|data_readRegA[23]~345_combout ;
wire \my_regfile|data_readRegA[23]~346_combout ;
wire \my_regfile|data_readRegA[23]~347_combout ;
wire \my_regfile|data_readRegA[23]~348_combout ;
wire \my_regfile|data_readRegA[23]~349_combout ;
wire \my_regfile|data_readRegA[23]~350_combout ;
wire \my_regfile|data_readRegA[23]~351_combout ;
wire \my_regfile|data_readRegA[23]~352_combout ;
wire \my_regfile|data_readRegA[23]~353_combout ;
wire \my_regfile|data_readRegA[23]~354_combout ;
wire \my_regfile|data_readRegA[23]~355_combout ;
wire \my_regfile|data_readRegA[23]~356_combout ;
wire \my_processor|dataA[23]~30_combout ;
wire \my_processor|dataA[23]~31_combout ;
wire \my_processor|ALUOper|Add0~47 ;
wire \my_processor|ALUOper|Add0~48_combout ;
wire \my_processor|data_writeReg[1]~25_combout ;
wire \my_processor|data_writeReg[4]~62_combout ;
wire \my_processor|ALUOper|ShiftLeft0~41_combout ;
wire \my_processor|ALUOper|ShiftLeft0~42_combout ;
wire \my_processor|ALUOper|ShiftLeft0~43_combout ;
wire \my_processor|data_writeReg[24]~63_combout ;
wire \my_processor|ALUOper|ShiftLeft0~50_combout ;
wire \my_processor|data_writeReg[24]~64_combout ;
wire \my_processor|data_writeReg[2]~65_combout ;
wire \my_processor|ALUOper|ShiftRight0~9_combout ;
wire \my_processor|data_writeReg[2]~66_combout ;
wire \my_processor|ALUOper|Add1~47 ;
wire \my_processor|ALUOper|Add1~48_combout ;
wire \my_processor|data_writeReg[24]~67_combout ;
wire \my_processor|data_writeReg[24]~68_combout ;
wire \my_processor|data_writeReg[2]~73_combout ;
wire \my_processor|data_writeReg[24]~74_combout ;
wire \my_processor|data_writeReg[24]~75_combout ;
wire \my_processor|data_writeReg[24]~76_combout ;
wire \my_processor|data_writeReg[24]~77_combout ;
wire \my_regfile|data_readRegA[24]~34_combout ;
wire \my_regfile|data_readRegA[24]~35_combout ;
wire \my_regfile|data_readRegA[24]~36_combout ;
wire \my_regfile|data_readRegA[24]~37_combout ;
wire \my_regfile|data_readRegA[24]~38_combout ;
wire \my_regfile|data_readRegA[24]~39_combout ;
wire \my_regfile|data_readRegA[24]~40_combout ;
wire \my_regfile|data_readRegA[24]~41_combout ;
wire \my_regfile|data_readRegA[24]~42_combout ;
wire \my_regfile|data_readRegA[24]~43_combout ;
wire \my_regfile|data_readRegA[24]~44_combout ;
wire \my_regfile|data_readRegA[24]~45_combout ;
wire \my_regfile|data_readRegA[24]~46_combout ;
wire \my_regfile|data_readRegA[24]~47_combout ;
wire \my_regfile|data_readRegA[24]~48_combout ;
wire \my_regfile|data_readRegA[24]~49_combout ;
wire \my_regfile|data_readRegA[24]~50_combout ;
wire \my_regfile|data_readRegA[24]~51_combout ;
wire \my_regfile|data_readRegA[24]~52_combout ;
wire \my_regfile|data_readRegA[24]~53_combout ;
wire \my_regfile|data_readRegA[24]~54_combout ;
wire \my_processor|dataA[24]~2_combout ;
wire \my_processor|dataA[24]~3_combout ;
wire \my_processor|ALUOper|Add0~49 ;
wire \my_processor|ALUOper|Add0~50_combout ;
wire \my_processor|ALUOper|ShiftLeft0~58_combout ;
wire \my_processor|ALUOper|ShiftLeft0~59_combout ;
wire \my_processor|data_writeReg[25]~78_combout ;
wire \my_processor|ALUOper|ShiftLeft0~66_combout ;
wire \my_processor|data_writeReg[25]~79_combout ;
wire \my_processor|ALUOper|ShiftRight0~15_combout ;
wire \my_processor|ALUOper|Add1~49 ;
wire \my_processor|ALUOper|Add1~50_combout ;
wire \my_processor|data_writeReg[25]~80_combout ;
wire \my_processor|data_writeReg[25]~81_combout ;
wire \my_processor|data_writeReg[25]~82_combout ;
wire \my_processor|data_writeReg[25]~83_combout ;
wire \my_processor|data_writeReg[25]~84_combout ;
wire \my_processor|data_writeReg[25]~85_combout ;
wire \my_regfile|data_readRegA[25]~55_combout ;
wire \my_regfile|data_readRegA[25]~56_combout ;
wire \my_regfile|data_readRegA[25]~57_combout ;
wire \my_regfile|data_readRegA[25]~58_combout ;
wire \my_regfile|data_readRegA[25]~59_combout ;
wire \my_regfile|data_readRegA[25]~60_combout ;
wire \my_regfile|data_readRegA[25]~61_combout ;
wire \my_regfile|data_readRegA[25]~62_combout ;
wire \my_regfile|data_readRegA[25]~63_combout ;
wire \my_regfile|data_readRegA[25]~64_combout ;
wire \my_regfile|data_readRegA[25]~65_combout ;
wire \my_regfile|data_readRegA[25]~66_combout ;
wire \my_regfile|data_readRegA[25]~67_combout ;
wire \my_regfile|data_readRegA[25]~68_combout ;
wire \my_regfile|data_readRegA[25]~69_combout ;
wire \my_regfile|data_readRegA[25]~70_combout ;
wire \my_regfile|data_readRegA[25]~71_combout ;
wire \my_regfile|data_readRegA[25]~72_combout ;
wire \my_regfile|data_readRegA[25]~73_combout ;
wire \my_regfile|data_readRegA[25]~74_combout ;
wire \my_regfile|data_readRegA[25]~75_combout ;
wire \my_processor|dataA[25]~4_combout ;
wire \my_processor|dataA[25]~68_combout ;
wire \my_processor|ALUOper|Add0~51 ;
wire \my_processor|ALUOper|Add0~52_combout ;
wire \my_processor|ALUOper|ShiftRight0~22_combout ;
wire \my_processor|ALUOper|ShiftLeft0~77_combout ;
wire \my_processor|ALUOper|ShiftLeft0~78_combout ;
wire \my_processor|ALUOper|ShiftLeft0~79_combout ;
wire \my_processor|data_writeReg[26]~94_combout ;
wire \my_processor|ALUOper|ShiftLeft0~85_combout ;
wire \my_processor|data_writeReg[26]~95_combout ;
wire \my_processor|ALUOper|Add1~51 ;
wire \my_processor|ALUOper|Add1~52_combout ;
wire \my_processor|data_writeReg[26]~96_combout ;
wire \my_processor|data_writeReg[26]~97_combout ;
wire \my_processor|data_writeReg[26]~307_combout ;
wire \my_processor|data_writeReg[26]~98_combout ;
wire \my_processor|data_writeReg[26]~99_combout ;
wire \my_processor|data_writeReg[26]~100_combout ;
wire \my_processor|data_writeReg[26]~101_combout ;
wire \my_regfile|data_readRegA[26]~98_combout ;
wire \my_regfile|data_readRegA[26]~99_combout ;
wire \my_regfile|data_readRegA[26]~100_combout ;
wire \my_regfile|data_readRegA[26]~101_combout ;
wire \my_regfile|data_readRegA[26]~102_combout ;
wire \my_regfile|data_readRegA[26]~103_combout ;
wire \my_regfile|data_readRegA[26]~104_combout ;
wire \my_regfile|data_readRegA[26]~105_combout ;
wire \my_regfile|data_readRegA[26]~106_combout ;
wire \my_regfile|data_readRegA[26]~107_combout ;
wire \my_regfile|data_readRegA[26]~108_combout ;
wire \my_regfile|data_readRegA[26]~109_combout ;
wire \my_regfile|data_readRegA[26]~110_combout ;
wire \my_regfile|data_readRegA[26]~111_combout ;
wire \my_regfile|data_readRegA[26]~112_combout ;
wire \my_regfile|data_readRegA[26]~113_combout ;
wire \my_regfile|data_readRegA[26]~114_combout ;
wire \my_regfile|data_readRegA[26]~115_combout ;
wire \my_regfile|data_readRegA[26]~116_combout ;
wire \my_regfile|data_readRegA[26]~117_combout ;
wire \my_regfile|data_readRegA[26]~118_combout ;
wire \my_processor|dataA[26]~8_combout ;
wire \my_processor|dataA[26]~67_combout ;
wire \my_processor|ALUOper|Add0~53 ;
wire \my_processor|ALUOper|Add0~54_combout ;
wire \my_processor|ALUOper|ShiftLeft0~68_combout ;
wire \my_processor|ALUOper|ShiftLeft0~69_combout ;
wire \my_processor|dataA[25]~5_combout ;
wire \my_processor|ALUOper|ShiftLeft0~7_combout ;
wire \my_processor|ALUOper|ShiftLeft0~8_combout ;
wire \my_processor|ALUOper|ShiftLeft0~9_combout ;
wire \my_processor|data_writeReg[27]~86_combout ;
wire \my_processor|ALUOper|ShiftLeft0~71_combout ;
wire \my_processor|data_writeReg[27]~87_combout ;
wire \my_processor|ALUOper|ShiftRight0~18_combout ;
wire \my_processor|ALUOper|Add1~53 ;
wire \my_processor|ALUOper|Add1~54_combout ;
wire \my_processor|data_writeReg[27]~88_combout ;
wire \my_processor|data_writeReg[27]~89_combout ;
wire \my_processor|data_writeReg[27]~90_combout ;
wire \my_processor|data_writeReg[27]~91_combout ;
wire \my_processor|data_writeReg[27]~92_combout ;
wire \my_processor|data_writeReg[27]~93_combout ;
wire \my_regfile|data_readRegA[27]~76_combout ;
wire \my_regfile|data_readRegA[27]~77_combout ;
wire \my_regfile|data_readRegA[27]~78_combout ;
wire \my_regfile|data_readRegA[27]~79_combout ;
wire \my_regfile|data_readRegA[27]~80_combout ;
wire \my_regfile|data_readRegA[27]~81_combout ;
wire \my_regfile|data_readRegA[27]~82_combout ;
wire \my_regfile|data_readRegA[27]~83_combout ;
wire \my_regfile|data_readRegA[27]~84_combout ;
wire \my_regfile|data_readRegA[27]~85_combout ;
wire \my_regfile|data_readRegA[27]~86_combout ;
wire \my_regfile|data_readRegA[27]~87_combout ;
wire \my_regfile|data_readRegA[27]~88_combout ;
wire \my_regfile|data_readRegA[27]~89_combout ;
wire \my_regfile|data_readRegA[27]~90_combout ;
wire \my_regfile|data_readRegA[27]~91_combout ;
wire \my_regfile|data_readRegA[27]~92_combout ;
wire \my_regfile|data_readRegA[27]~93_combout ;
wire \my_regfile|data_readRegA[27]~94_combout ;
wire \my_regfile|data_readRegA[27]~95_combout ;
wire \my_regfile|data_readRegA[27]~96_combout ;
wire \my_regfile|data_readRegA[27]~97_combout ;
wire \my_processor|dataA[27]~6_combout ;
wire \my_processor|dataA[27]~7_combout ;
wire \my_processor|ALUOper|Add0~55 ;
wire \my_processor|ALUOper|Add0~56_combout ;
wire \my_processor|ALUOper|Add1~55 ;
wire \my_processor|ALUOper|Add1~56_combout ;
wire \my_processor|ALUOper|ShiftRight0~23_combout ;
wire \my_processor|ALUOper|ShiftLeft0~88_combout ;
wire \my_processor|ALUOper|ShiftLeft0~89_combout ;
wire \my_processor|data_writeReg[2]~102_combout ;
wire \my_processor|ALUOper|ShiftLeft0~90_combout ;
wire \my_processor|data_writeReg[28]~103_combout ;
wire \my_processor|data_writeReg[28]~104_combout ;
wire \my_processor|data_writeReg[28]~105_combout ;
wire \my_processor|data_writeReg[28]~106_combout ;
wire \my_processor|data_writeReg[28]~108_combout ;
wire \my_processor|data_writeReg[28]~109_combout ;
wire \my_processor|data_writeReg[28]~110_combout ;
wire \my_processor|data_writeReg[28]~111_combout ;
wire \my_processor|data_writeReg[28]~112_combout ;
wire \my_regfile|data_readRegA[28]~119_combout ;
wire \my_regfile|data_readRegA[28]~120_combout ;
wire \my_regfile|data_readRegA[28]~121_combout ;
wire \my_regfile|data_readRegA[28]~122_combout ;
wire \my_regfile|data_readRegA[28]~123_combout ;
wire \my_regfile|data_readRegA[28]~124_combout ;
wire \my_regfile|data_readRegA[28]~125_combout ;
wire \my_regfile|data_readRegA[28]~126_combout ;
wire \my_regfile|data_readRegA[28]~127_combout ;
wire \my_regfile|data_readRegA[28]~128_combout ;
wire \my_regfile|data_readRegA[28]~129_combout ;
wire \my_regfile|data_readRegA[28]~130_combout ;
wire \my_regfile|data_readRegA[28]~131_combout ;
wire \my_regfile|data_readRegA[28]~132_combout ;
wire \my_regfile|data_readRegA[28]~133_combout ;
wire \my_regfile|data_readRegA[28]~134_combout ;
wire \my_regfile|data_readRegA[28]~135_combout ;
wire \my_regfile|data_readRegA[28]~136_combout ;
wire \my_regfile|data_readRegA[28]~137_combout ;
wire \my_regfile|data_readRegA[28]~138_combout ;
wire \my_regfile|data_readRegA[28]~139_combout ;
wire \my_processor|dataA[28]~10_combout ;
wire \my_processor|dataA[28]~11_combout ;
wire \my_processor|ALUOper|Add0~57 ;
wire \my_processor|ALUOper|Add0~58_combout ;
wire \my_processor|dataA[29]~13_combout ;
wire \my_processor|ALUOper|ShiftLeft0~10_combout ;
wire \my_processor|data_writeReg[29]~113_combout ;
wire \my_processor|data_writeReg[29]~114_combout ;
wire \my_processor|data_writeReg[29]~115_combout ;
wire \my_processor|data_writeReg[29]~116_combout ;
wire \my_processor|ALUOper|Add1~57 ;
wire \my_processor|ALUOper|Add1~58_combout ;
wire \my_processor|data_writeReg[29]~117_combout ;
wire \my_processor|data_writeReg[29]~118_combout ;
wire \my_processor|data_writeReg[29]~119_combout ;
wire \my_processor|data_writeReg[29]~120_combout ;
wire \my_processor|data_writeReg[29]~121_combout ;
wire \my_regfile|data_readRegA[29]~140_combout ;
wire \my_regfile|data_readRegA[29]~141_combout ;
wire \my_regfile|data_readRegA[29]~142_combout ;
wire \my_regfile|data_readRegA[29]~143_combout ;
wire \my_regfile|data_readRegA[29]~144_combout ;
wire \my_regfile|data_readRegA[29]~145_combout ;
wire \my_regfile|data_readRegA[29]~146_combout ;
wire \my_regfile|data_readRegA[29]~147_combout ;
wire \my_regfile|data_readRegA[29]~148_combout ;
wire \my_regfile|data_readRegA[29]~149_combout ;
wire \my_regfile|data_readRegA[29]~150_combout ;
wire \my_regfile|data_readRegA[29]~151_combout ;
wire \my_regfile|data_readRegA[29]~152_combout ;
wire \my_regfile|data_readRegA[29]~153_combout ;
wire \my_regfile|data_readRegA[29]~154_combout ;
wire \my_regfile|data_readRegA[29]~155_combout ;
wire \my_regfile|data_readRegA[29]~156_combout ;
wire \my_regfile|data_readRegA[29]~157_combout ;
wire \my_regfile|data_readRegA[29]~158_combout ;
wire \my_regfile|data_readRegA[29]~159_combout ;
wire \my_regfile|data_readRegA[29]~160_combout ;
wire \my_processor|dataA[29]~12_combout ;
wire \my_processor|dataA[29]~66_combout ;
wire \my_processor|ALUOper|Add0~59 ;
wire \my_processor|ALUOper|Add0~60_combout ;
wire \my_processor|aulOper[2]~0_combout ;
wire \my_processor|data_writeReg[1]~122_combout ;
wire \my_processor|ALUOper|Add1~59 ;
wire \my_processor|ALUOper|Add1~60_combout ;
wire \my_processor|ALUOper|Selector1~0_combout ;
wire \my_processor|ALUOper|Selector1~1_combout ;
wire \my_processor|ALUOper|ShiftRight0~26_combout ;
wire \my_processor|ALUOper|ShiftLeft0~96_combout ;
wire \my_processor|ALUOper|ShiftLeft0~98_combout ;
wire \my_processor|ALUOper|ShiftLeft0~99_combout ;
wire \my_processor|ALUOper|ShiftLeft0~100_combout ;
wire \my_processor|ALUOper|ShiftLeft0~101_combout ;
wire \my_processor|ALUOper|ShiftLeft0~103_combout ;
wire \my_processor|ALUOper|Selector1~2_combout ;
wire \my_processor|ALUOper|Selector1~3_combout ;
wire \my_processor|data_writeReg[30]~123_combout ;
wire \my_processor|data_writeReg[30]~124_combout ;
wire \my_processor|data_writeReg[30]~125_combout ;
wire \my_processor|data_writeReg[30]~126_combout ;
wire \my_regfile|data_readRegA[30]~161_combout ;
wire \my_regfile|data_readRegA[30]~162_combout ;
wire \my_regfile|data_readRegA[30]~163_combout ;
wire \my_regfile|data_readRegA[30]~164_combout ;
wire \my_regfile|data_readRegA[30]~165_combout ;
wire \my_regfile|data_readRegA[30]~166_combout ;
wire \my_regfile|data_readRegA[30]~167_combout ;
wire \my_regfile|data_readRegA[30]~168_combout ;
wire \my_regfile|data_readRegA[30]~169_combout ;
wire \my_regfile|data_readRegA[30]~170_combout ;
wire \my_regfile|data_readRegA[30]~171_combout ;
wire \my_regfile|data_readRegA[30]~172_combout ;
wire \my_regfile|data_readRegA[30]~173_combout ;
wire \my_regfile|data_readRegA[30]~174_combout ;
wire \my_regfile|data_readRegA[30]~175_combout ;
wire \my_regfile|data_readRegA[30]~176_combout ;
wire \my_regfile|data_readRegA[30]~177_combout ;
wire \my_regfile|data_readRegA[30]~178_combout ;
wire \my_regfile|data_readRegA[30]~179_combout ;
wire \my_regfile|data_readRegA[30]~180_combout ;
wire \my_regfile|data_readRegA[30]~181_combout ;
wire \my_regfile|data_readRegA[30]~182_combout ;
wire \my_processor|dataA[30]~14_combout ;
wire \my_processor|dataA[30]~15_combout ;
wire \my_processor|ALUOper|Add0~61 ;
wire \my_processor|ALUOper|Add0~62_combout ;
wire \my_processor|ALUOper|Selector0~4_combout ;
wire \my_processor|ALUOper|Selector0~5_combout ;
wire \my_processor|ALUOper|Selector0~6_combout ;
wire \my_processor|ALUOper|Selector0~13_combout ;
wire \my_processor|ALUOper|Selector0~14_combout ;
wire \my_processor|ALUOper|Add1~61 ;
wire \my_processor|ALUOper|Add1~62_combout ;
wire \my_processor|ALUOper|Selector0~10_combout ;
wire \my_processor|ALUOper|Selector0~11_combout ;
wire \my_processor|ALUOper|Selector0~12_combout ;
wire \my_processor|ALUOper|Add1~63 ;
wire \my_processor|ALUOper|Add1~64_combout ;
wire \my_processor|ALUOper|Add0~63 ;
wire \my_processor|ALUOper|Add0~64_combout ;
wire \my_processor|ALUOper|Decoder0~0_combout ;
wire \my_processor|ALUOper|Selector32~0_combout ;
wire \my_processor|ALUOper|overflow~combout ;
wire \my_processor|data_writeReg[31]~305_combout ;
wire \my_processor|ALUOper|Add0~22_combout ;
wire \my_processor|ALUOper|ShiftRight0~80_combout ;
wire \my_processor|ALUOper|ShiftRight0~50_combout ;
wire \my_processor|data_writeReg[11]~211_combout ;
wire \my_processor|data_writeReg[11]~212_combout ;
wire \my_processor|ALUOper|Add1~22_combout ;
wire \my_processor|data_writeReg[11]~213_combout ;
wire \my_processor|data_writeReg[11]~214_combout ;
wire \my_processor|data_writeReg[11]~215_combout ;
wire \my_processor|data_writeReg[11]~216_combout ;
wire \my_processor|data_writeReg[11]~217_combout ;
wire \my_regfile|data_readRegB[11]~425_combout ;
wire \my_regfile|data_readRegB[11]~426_combout ;
wire \my_regfile|data_readRegB[11]~427_combout ;
wire \my_regfile|data_readRegB[11]~428_combout ;
wire \my_regfile|data_readRegB[11]~429_combout ;
wire \my_regfile|data_readRegB[11]~430_combout ;
wire \my_regfile|data_readRegB[11]~431_combout ;
wire \my_regfile|data_readRegB[11]~432_combout ;
wire \my_regfile|data_readRegB[11]~433_combout ;
wire \my_regfile|data_readRegB[11]~434_combout ;
wire \my_regfile|data_readRegB[11]~435_combout ;
wire \my_regfile|data_readRegB[11]~436_combout ;
wire \my_regfile|data_readRegB[11]~437_combout ;
wire \my_processor|dataA[11]~38_combout ;
wire \my_processor|dataA[11]~39_combout ;
wire \my_processor|getDmemAddr|Add0~13 ;
wire \my_processor|getDmemAddr|Add0~15 ;
wire \my_processor|getDmemAddr|Add0~17 ;
wire \my_processor|getDmemAddr|Add0~19 ;
wire \my_processor|getDmemAddr|Add0~21 ;
wire \my_processor|getDmemAddr|Add0~22_combout ;
wire \my_processor|address_dmem[11]~23_combout ;
wire \my_processor|ALUOper|Add0~20_combout ;
wire \my_processor|ALUOper|Add1~20_combout ;
wire \my_processor|ALUOper|ShiftRight0~70_combout ;
wire \my_processor|ALUOper|ShiftRight0~71_combout ;
wire \my_processor|ALUOper|ShiftRight0~73_combout ;
wire \my_processor|ALUOper|ShiftRight0~74_combout ;
wire \my_processor|data_writeReg[10]~197_combout ;
wire \my_processor|data_writeReg[10]~198_combout ;
wire \my_processor|data_writeReg[10]~199_combout ;
wire \my_processor|data_writeReg[10]~200_combout ;
wire \my_processor|data_writeReg[10]~201_combout ;
wire \my_processor|data_writeReg[10]~202_combout ;
wire \my_processor|data_writeReg[10]~203_combout ;
wire \my_regfile|data_readRegA[10]~378_combout ;
wire \my_regfile|data_readRegA[10]~379_combout ;
wire \my_regfile|data_readRegA[10]~380_combout ;
wire \my_regfile|data_readRegA[10]~381_combout ;
wire \my_regfile|data_readRegA[10]~382_combout ;
wire \my_regfile|data_readRegA[10]~383_combout ;
wire \my_regfile|data_readRegA[10]~384_combout ;
wire \my_regfile|data_readRegA[10]~385_combout ;
wire \my_regfile|data_readRegA[10]~386_combout ;
wire \my_regfile|data_readRegA[10]~387_combout ;
wire \my_regfile|data_readRegA[10]~388_combout ;
wire \my_regfile|data_readRegA[10]~389_combout ;
wire \my_regfile|data_readRegA[10]~390_combout ;
wire \my_regfile|data_readRegA[10]~391_combout ;
wire \my_regfile|data_readRegA[10]~392_combout ;
wire \my_regfile|data_readRegA[10]~393_combout ;
wire \my_regfile|data_readRegA[10]~394_combout ;
wire \my_regfile|data_readRegA[10]~395_combout ;
wire \my_regfile|data_readRegA[10]~396_combout ;
wire \my_regfile|data_readRegA[10]~397_combout ;
wire \my_regfile|data_readRegA[10]~398_combout ;
wire \my_processor|dataA[10]~34_combout ;
wire \my_processor|dataA[10]~35_combout ;
wire \my_processor|getDmemAddr|Add0~20_combout ;
wire \my_processor|address_dmem[10]~22_combout ;
wire \my_processor|ALUOper|Add0~18_combout ;
wire \my_processor|ALUOper|ShiftRight0~77_combout ;
wire \my_processor|data_writeReg[9]~204_combout ;
wire \my_processor|data_writeReg[9]~205_combout ;
wire \my_processor|ALUOper|Add1~18_combout ;
wire \my_processor|data_writeReg[9]~206_combout ;
wire \my_processor|data_writeReg[9]~207_combout ;
wire \my_processor|data_writeReg[9]~208_combout ;
wire \my_processor|data_writeReg[9]~209_combout ;
wire \my_processor|data_writeReg[9]~210_combout ;
wire \my_regfile|data_readRegA[9]~399_combout ;
wire \my_regfile|data_readRegA[9]~400_combout ;
wire \my_regfile|data_readRegA[9]~401_combout ;
wire \my_regfile|data_readRegA[9]~402_combout ;
wire \my_regfile|data_readRegA[9]~403_combout ;
wire \my_regfile|data_readRegA[9]~404_combout ;
wire \my_regfile|data_readRegA[9]~405_combout ;
wire \my_regfile|data_readRegA[9]~406_combout ;
wire \my_regfile|data_readRegA[9]~407_combout ;
wire \my_regfile|data_readRegA[9]~408_combout ;
wire \my_regfile|data_readRegA[9]~409_combout ;
wire \my_regfile|data_readRegA[9]~410_combout ;
wire \my_regfile|data_readRegA[9]~411_combout ;
wire \my_regfile|data_readRegA[9]~412_combout ;
wire \my_regfile|data_readRegA[9]~413_combout ;
wire \my_regfile|data_readRegA[9]~414_combout ;
wire \my_regfile|data_readRegA[9]~415_combout ;
wire \my_regfile|data_readRegA[9]~416_combout ;
wire \my_regfile|data_readRegA[9]~417_combout ;
wire \my_regfile|data_readRegA[9]~418_combout ;
wire \my_regfile|data_readRegA[9]~419_combout ;
wire \my_processor|dataA[9]~36_combout ;
wire \my_processor|dataA[9]~37_combout ;
wire \my_processor|getDmemAddr|Add0~18_combout ;
wire \my_processor|address_dmem[9]~21_combout ;
wire \my_processor|ALUOper|Add0~16_combout ;
wire \my_processor|ALUOper|Add1~16_combout ;
wire \my_processor|ALUOper|ShiftRight0~63_combout ;
wire \my_processor|ALUOper|ShiftRight0~64_combout ;
wire \my_processor|ALUOper|ShiftRight0~65_combout ;
wire \my_processor|ALUOper|ShiftRight0~66_combout ;
wire \my_processor|ALUOper|ShiftRight0~67_combout ;
wire \my_processor|data_writeReg[8]~190_combout ;
wire \my_processor|data_writeReg[8]~191_combout ;
wire \my_processor|data_writeReg[8]~192_combout ;
wire \my_processor|data_writeReg[8]~193_combout ;
wire \my_processor|data_writeReg[8]~194_combout ;
wire \my_processor|data_writeReg[8]~195_combout ;
wire \my_processor|data_writeReg[8]~196_combout ;
wire \my_regfile|data_readRegA[8]~357_combout ;
wire \my_regfile|data_readRegA[8]~358_combout ;
wire \my_regfile|data_readRegA[8]~359_combout ;
wire \my_regfile|data_readRegA[8]~360_combout ;
wire \my_regfile|data_readRegA[8]~361_combout ;
wire \my_regfile|data_readRegA[8]~362_combout ;
wire \my_regfile|data_readRegA[8]~363_combout ;
wire \my_regfile|data_readRegA[8]~364_combout ;
wire \my_regfile|data_readRegA[8]~365_combout ;
wire \my_regfile|data_readRegA[8]~366_combout ;
wire \my_regfile|data_readRegA[8]~367_combout ;
wire \my_regfile|data_readRegA[8]~368_combout ;
wire \my_regfile|data_readRegA[8]~369_combout ;
wire \my_regfile|data_readRegA[8]~370_combout ;
wire \my_regfile|data_readRegA[8]~371_combout ;
wire \my_regfile|data_readRegA[8]~372_combout ;
wire \my_regfile|data_readRegA[8]~373_combout ;
wire \my_regfile|data_readRegA[8]~374_combout ;
wire \my_regfile|data_readRegA[8]~375_combout ;
wire \my_regfile|data_readRegA[8]~376_combout ;
wire \my_regfile|data_readRegA[8]~377_combout ;
wire \my_processor|dataA[8]~32_combout ;
wire \my_processor|dataA[8]~33_combout ;
wire \my_processor|getDmemAddr|Add0~16_combout ;
wire \my_processor|address_dmem[8]~20_combout ;
wire \my_processor|ALUOper|Add0~28_combout ;
wire \my_processor|ALUOper|Add1~28_combout ;
wire \my_processor|ALUOper|ShiftRight0~82_combout ;
wire \my_processor|data_writeReg[14]~225_combout ;
wire \my_processor|data_writeReg[14]~226_combout ;
wire \my_processor|data_writeReg[14]~227_combout ;
wire \my_processor|data_writeReg[14]~228_combout ;
wire \my_processor|data_writeReg[14]~229_combout ;
wire \my_processor|data_writeReg[14]~230_combout ;
wire \my_processor|data_writeReg[14]~231_combout ;
wire \my_regfile|data_readRegA[14]~464_combout ;
wire \my_regfile|data_readRegA[14]~465_combout ;
wire \my_regfile|data_readRegA[14]~466_combout ;
wire \my_regfile|data_readRegA[14]~467_combout ;
wire \my_regfile|data_readRegA[14]~468_combout ;
wire \my_regfile|data_readRegA[14]~469_combout ;
wire \my_regfile|data_readRegA[14]~470_combout ;
wire \my_regfile|data_readRegA[14]~471_combout ;
wire \my_regfile|data_readRegA[14]~472_combout ;
wire \my_regfile|data_readRegA[14]~473_combout ;
wire \my_regfile|data_readRegA[14]~474_combout ;
wire \my_regfile|data_readRegA[14]~475_combout ;
wire \my_regfile|data_readRegA[14]~476_combout ;
wire \my_regfile|data_readRegA[14]~477_combout ;
wire \my_regfile|data_readRegA[14]~478_combout ;
wire \my_regfile|data_readRegA[14]~479_combout ;
wire \my_regfile|data_readRegA[14]~480_combout ;
wire \my_regfile|data_readRegA[14]~481_combout ;
wire \my_regfile|data_readRegA[14]~482_combout ;
wire \my_regfile|data_readRegA[14]~483_combout ;
wire \my_regfile|data_readRegA[14]~484_combout ;
wire \my_processor|dataA[14]~42_combout ;
wire \my_processor|dataA[14]~43_combout ;
wire \my_processor|ALUOper|ShiftRight0~62_combout ;
wire \my_processor|ALUOper|ShiftRight0~79_combout ;
wire \my_processor|ALUOper|ShiftRight0~94_combout ;
wire \my_processor|ALUOper|ShiftRight0~96_combout ;
wire \my_processor|data_writeReg[7]~300_combout ;
wire \my_processor|data_writeReg[7]~301_combout ;
wire \my_processor|ALUOper|Add0~14_combout ;
wire \my_processor|data[7]~40_combout ;
wire \my_processor|data_writeReg[4]~280_combout ;
wire \my_processor|data_writeReg[7]~302_combout ;
wire \my_processor|data_writeReg[7]~303_combout ;
wire \my_processor|data_writeReg[7]~304_combout ;
wire \my_regfile|data_readRegA[7]~675_combout ;
wire \my_regfile|data_readRegA[7]~676_combout ;
wire \my_regfile|data_readRegA[7]~677_combout ;
wire \my_regfile|data_readRegA[7]~678_combout ;
wire \my_regfile|data_readRegA[7]~679_combout ;
wire \my_regfile|data_readRegA[7]~680_combout ;
wire \my_regfile|data_readRegA[7]~681_combout ;
wire \my_regfile|data_readRegA[7]~682_combout ;
wire \my_regfile|data_readRegA[7]~683_combout ;
wire \my_regfile|data_readRegA[7]~684_combout ;
wire \my_regfile|data_readRegA[7]~685_combout ;
wire \my_regfile|data_readRegA[7]~686_combout ;
wire \my_regfile|data_readRegA[7]~687_combout ;
wire \my_regfile|data_readRegA[7]~688_combout ;
wire \my_regfile|data_readRegA[7]~689_combout ;
wire \my_regfile|data_readRegA[7]~690_combout ;
wire \my_regfile|data_readRegA[7]~691_combout ;
wire \my_regfile|data_readRegA[7]~692_combout ;
wire \my_regfile|data_readRegA[7]~693_combout ;
wire \my_regfile|data_readRegA[7]~694_combout ;
wire \my_regfile|data_readRegA[7]~695_combout ;
wire \my_regfile|data_readRegA[7]~696_combout ;
wire \my_processor|dataA[7]~64_combout ;
wire \my_processor|dataA[7]~65_combout ;
wire \my_processor|getDmemAddr|Add0~14_combout ;
wire \my_processor|address_dmem[7]~19_combout ;
wire \my_processor|ALUOper|Add0~24_combout ;
wire \my_processor|ALUOper|Add1~24_combout ;
wire \my_processor|data_writeReg[12]~218_combout ;
wire \my_processor|data_writeReg[12]~219_combout ;
wire \my_processor|data_writeReg[12]~220_combout ;
wire \my_processor|data_writeReg[12]~221_combout ;
wire \my_processor|data_writeReg[12]~222_combout ;
wire \my_processor|data_writeReg[12]~223_combout ;
wire \my_processor|data_writeReg[12]~224_combout ;
wire \my_regfile|data_readRegA[12]~442_combout ;
wire \my_regfile|data_readRegA[12]~443_combout ;
wire \my_regfile|data_readRegA[12]~444_combout ;
wire \my_regfile|data_readRegA[12]~445_combout ;
wire \my_regfile|data_readRegA[12]~446_combout ;
wire \my_regfile|data_readRegA[12]~447_combout ;
wire \my_regfile|data_readRegA[12]~448_combout ;
wire \my_regfile|data_readRegA[12]~449_combout ;
wire \my_regfile|data_readRegA[12]~450_combout ;
wire \my_regfile|data_readRegA[12]~451_combout ;
wire \my_regfile|data_readRegA[12]~452_combout ;
wire \my_regfile|data_readRegA[12]~453_combout ;
wire \my_regfile|data_readRegA[12]~454_combout ;
wire \my_regfile|data_readRegA[12]~455_combout ;
wire \my_regfile|data_readRegA[12]~456_combout ;
wire \my_regfile|data_readRegA[12]~457_combout ;
wire \my_regfile|data_readRegA[12]~458_combout ;
wire \my_regfile|data_readRegA[12]~459_combout ;
wire \my_regfile|data_readRegA[12]~460_combout ;
wire \my_regfile|data_readRegA[12]~461_combout ;
wire \my_regfile|data_readRegA[12]~462_combout ;
wire \my_regfile|data_readRegA[12]~463_combout ;
wire \my_processor|dataA[12]~40_combout ;
wire \my_processor|dataA[12]~41_combout ;
wire \my_processor|ALUOper|ShiftRight0~72_combout ;
wire \my_processor|ALUOper|ShiftRight0~76_combout ;
wire \my_processor|ALUOper|ShiftRight0~90_combout ;
wire \my_processor|ALUOper|ShiftRight0~91_combout ;
wire \my_processor|ALUOper|ShiftRight0~92_combout ;
wire \my_processor|data_writeReg[5]~293_combout ;
wire \my_processor|data_writeReg[5]~294_combout ;
wire \my_processor|ALUOper|Add0~10_combout ;
wire \my_regfile|data_readRegA[5]~667_combout ;
wire \my_regfile|data_readRegA[5]~668_combout ;
wire \my_regfile|data_readRegA[5]~669_combout ;
wire \my_regfile|data_readRegA[5]~670_combout ;
wire \my_regfile|data_readRegA[5]~671_combout ;
wire \my_regfile|data_readRegA[5]~654_combout ;
wire \my_regfile|data_readRegA[5]~655_combout ;
wire \my_regfile|data_readRegA[5]~656_combout ;
wire \my_regfile|data_readRegA[5]~657_combout ;
wire \my_regfile|data_readRegA[5]~658_combout ;
wire \my_regfile|data_readRegA[5]~659_combout ;
wire \my_regfile|data_readRegA[5]~660_combout ;
wire \my_regfile|data_readRegA[5]~661_combout ;
wire \my_regfile|data_readRegA[5]~662_combout ;
wire \my_regfile|data_readRegA[5]~663_combout ;
wire \my_regfile|data_readRegA[5]~664_combout ;
wire \my_regfile|data_readRegA[5]~665_combout ;
wire \my_regfile|data_readRegA[5]~666_combout ;
wire \my_processor|data[5]~65_combout ;
wire \my_processor|data_writeReg[5]~295_combout ;
wire \my_processor|data_writeReg[5]~296_combout ;
wire \my_processor|data_writeReg[5]~297_combout ;
wire \my_regfile|data_readRegA[5]~672_combout ;
wire \my_regfile|data_readRegA[5]~673_combout ;
wire \my_regfile|data_readRegA[5]~674_combout ;
wire \my_processor|dataA[5]~72_combout ;
wire \my_processor|dataA[5]~73_combout ;
wire \my_processor|ALUOper|ShiftLeft0~60_combout ;
wire \my_processor|ALUOper|ShiftLeft0~80_combout ;
wire \my_processor|ALUOper|ShiftLeft0~106_combout ;
wire \my_processor|ALUOper|Add1~12_combout ;
wire \my_processor|data_writeReg[6]~284_combout ;
wire \my_processor|data_writeReg[6]~285_combout ;
wire \my_processor|ALUOper|ShiftRight0~93_combout ;
wire \my_processor|ALUOper|ShiftRight0~95_combout ;
wire \my_processor|data_writeReg[6]~286_combout ;
wire \my_processor|data_writeReg[6]~287_combout ;
wire \my_processor|ALUOper|Add0~12_combout ;
wire \my_processor|data[6]~39_combout ;
wire \my_processor|data_writeReg[6]~288_combout ;
wire \my_processor|data_writeReg[6]~289_combout ;
wire \my_processor|data_writeReg[6]~290_combout ;
wire \my_regfile|data_readRegA[6]~633_combout ;
wire \my_regfile|data_readRegA[6]~634_combout ;
wire \my_regfile|data_readRegA[6]~635_combout ;
wire \my_regfile|data_readRegA[6]~636_combout ;
wire \my_regfile|data_readRegA[6]~637_combout ;
wire \my_regfile|data_readRegA[6]~638_combout ;
wire \my_regfile|data_readRegA[6]~639_combout ;
wire \my_regfile|data_readRegA[6]~640_combout ;
wire \my_regfile|data_readRegA[6]~641_combout ;
wire \my_regfile|data_readRegA[6]~642_combout ;
wire \my_regfile|data_readRegA[6]~643_combout ;
wire \my_regfile|data_readRegA[6]~644_combout ;
wire \my_regfile|data_readRegA[6]~645_combout ;
wire \my_regfile|data_readRegA[6]~646_combout ;
wire \my_regfile|data_readRegA[6]~647_combout ;
wire \my_regfile|data_readRegA[6]~648_combout ;
wire \my_regfile|data_readRegA[6]~649_combout ;
wire \my_regfile|data_readRegA[6]~650_combout ;
wire \my_regfile|data_readRegA[6]~651_combout ;
wire \my_regfile|data_readRegA[6]~652_combout ;
wire \my_regfile|data_readRegA[6]~653_combout ;
wire \my_processor|dataA[6]~62_combout ;
wire \my_processor|dataA[6]~63_combout ;
wire \my_processor|ALUOper|ShiftLeft0~27_combout ;
wire \my_processor|ALUOper|ShiftLeft0~29_combout ;
wire \my_processor|ALUOper|ShiftLeft0~70_combout ;
wire \my_processor|ALUOper|ShiftLeft0~111_combout ;
wire \my_processor|data_writeReg[19]~153_combout ;
wire \my_processor|ALUOper|ShiftRight0~47_combout ;
wire \my_processor|ALUOper|ShiftRight0~51_combout ;
wire \my_processor|data_writeReg[19]~154_combout ;
wire \my_processor|ALUOper|Add1~38_combout ;
wire \my_processor|data_writeReg[19]~155_combout ;
wire \my_processor|data_writeReg[19]~156_combout ;
wire \my_processor|ALUOper|Add0~38_combout ;
wire \my_processor|data[19]~52_combout ;
wire \my_processor|data_writeReg[19]~157_combout ;
wire \my_processor|data_writeReg[19]~158_combout ;
wire \my_processor|data_writeReg[19]~159_combout ;
wire \my_regfile|data_readRegA[19]~248_combout ;
wire \my_regfile|data_readRegA[19]~249_combout ;
wire \my_regfile|data_readRegA[19]~250_combout ;
wire \my_regfile|data_readRegA[19]~251_combout ;
wire \my_regfile|data_readRegA[19]~252_combout ;
wire \my_regfile|data_readRegA[19]~253_combout ;
wire \my_regfile|data_readRegA[19]~254_combout ;
wire \my_regfile|data_readRegA[19]~255_combout ;
wire \my_regfile|data_readRegA[19]~256_combout ;
wire \my_regfile|data_readRegA[19]~257_combout ;
wire \my_regfile|data_readRegA[19]~258_combout ;
wire \my_regfile|data_readRegA[19]~259_combout ;
wire \my_regfile|data_readRegA[19]~260_combout ;
wire \my_regfile|data_readRegA[19]~261_combout ;
wire \my_regfile|data_readRegA[19]~262_combout ;
wire \my_regfile|data_readRegA[19]~263_combout ;
wire \my_regfile|data_readRegA[19]~264_combout ;
wire \my_regfile|data_readRegA[19]~265_combout ;
wire \my_regfile|data_readRegA[19]~266_combout ;
wire \my_regfile|data_readRegA[19]~267_combout ;
wire \my_regfile|data_readRegA[19]~268_combout ;
wire \my_regfile|data_readRegA[19]~269_combout ;
wire \my_processor|dataA[19]~22_combout ;
wire \my_processor|dataA[19]~69_combout ;
wire \my_processor|ALUOper|ShiftRight0~38_combout ;
wire \my_processor|ALUOper|ShiftRight0~40_combout ;
wire \my_processor|ALUOper|ShiftRight0~81_combout ;
wire \my_processor|ALUOper|ShiftRight0~85_combout ;
wire \my_processor|ALUOper|ShiftRight0~86_combout ;
wire \my_processor|ALUOper|ShiftRight0~87_combout ;
wire \my_processor|data_writeReg[4]~278_combout ;
wire \my_processor|data_writeReg[4]~279_combout ;
wire \my_processor|ALUOper|Add0~8_combout ;
wire \my_processor|data[4]~38_combout ;
wire \my_processor|data_writeReg[4]~281_combout ;
wire \my_processor|data_writeReg[4]~282_combout ;
wire \my_processor|data_writeReg[4]~283_combout ;
wire \my_regfile|data_readRegA[4]~611_combout ;
wire \my_regfile|data_readRegA[4]~612_combout ;
wire \my_regfile|data_readRegA[4]~613_combout ;
wire \my_regfile|data_readRegA[4]~614_combout ;
wire \my_regfile|data_readRegA[4]~615_combout ;
wire \my_regfile|data_readRegA[4]~616_combout ;
wire \my_regfile|data_readRegA[4]~617_combout ;
wire \my_regfile|data_readRegA[4]~618_combout ;
wire \my_regfile|data_readRegA[4]~619_combout ;
wire \my_regfile|data_readRegA[4]~620_combout ;
wire \my_regfile|data_readRegA[4]~621_combout ;
wire \my_regfile|data_readRegA[4]~622_combout ;
wire \my_regfile|data_readRegA[4]~623_combout ;
wire \my_regfile|data_readRegA[4]~624_combout ;
wire \my_regfile|data_readRegA[4]~625_combout ;
wire \my_regfile|data_readRegA[4]~626_combout ;
wire \my_regfile|data_readRegA[4]~627_combout ;
wire \my_regfile|data_readRegA[4]~628_combout ;
wire \my_regfile|data_readRegA[4]~629_combout ;
wire \my_regfile|data_readRegA[4]~630_combout ;
wire \my_regfile|data_readRegA[4]~631_combout ;
wire \my_regfile|data_readRegA[4]~632_combout ;
wire \my_processor|dataA[4]~60_combout ;
wire \my_processor|dataA[4]~61_combout ;
wire \my_processor|getDmemAddr|Add0~8_combout ;
wire \my_processor|address_dmem[4]~16_combout ;
wire \my_processor|ALUOper|Add0~6_combout ;
wire \my_processor|ALUOper|ShiftRight0~89_combout ;
wire \my_processor|data_writeReg[3]~267_combout ;
wire \my_processor|data_writeReg[3]~268_combout ;
wire \my_processor|ALUOper|Add1~6_combout ;
wire \my_processor|data_writeReg[2]~260_combout ;
wire \my_processor|data_writeReg[3]~269_combout ;
wire \my_processor|data_writeReg[3]~270_combout ;
wire \my_processor|data_writeReg[3]~271_combout ;
wire \my_processor|data_writeReg[3]~272_combout ;
wire \my_processor|data_writeReg[3]~273_combout ;
wire \my_processor|data_writeReg[3]~274_combout ;
wire \my_regfile|data_readRegA[3]~590_combout ;
wire \my_regfile|data_readRegA[3]~591_combout ;
wire \my_regfile|data_readRegA[3]~592_combout ;
wire \my_regfile|data_readRegA[3]~593_combout ;
wire \my_regfile|data_readRegA[3]~594_combout ;
wire \my_regfile|data_readRegA[3]~595_combout ;
wire \my_regfile|data_readRegA[3]~596_combout ;
wire \my_regfile|data_readRegA[3]~597_combout ;
wire \my_processor|dataA[3]~57_combout ;
wire \my_processor|dataA[3]~58_combout ;
wire \my_processor|dataA[3]~59_combout ;
wire \my_processor|getDmemAddr|Add0~6_combout ;
wire \my_processor|address_dmem[3]~15_combout ;
wire \my_processor|ALUOper|ShiftRight0~88_combout ;
wire \my_processor|data_writeReg[2]~258_combout ;
wire \my_processor|data_writeReg[2]~259_combout ;
wire \my_processor|ALUOper|Add1~4_combout ;
wire \my_processor|data_writeReg[2]~261_combout ;
wire \my_processor|data_writeReg[2]~262_combout ;
wire \my_processor|ALUOper|Add0~4_combout ;
wire \my_processor|data_writeReg[2]~263_combout ;
wire \my_processor|data_writeReg[2]~264_combout ;
wire \my_processor|data_writeReg[2]~265_combout ;
wire \my_processor|data_writeReg[2]~266_combout ;
wire \my_regfile|data_readRegB[2]~577_combout ;
wire \my_regfile|data_readRegB[2]~578_combout ;
wire \my_regfile|data_readRegB[2]~579_combout ;
wire \my_regfile|data_readRegB[2]~580_combout ;
wire \my_regfile|data_readRegB[2]~581_combout ;
wire \my_regfile|data_readRegB[2]~582_combout ;
wire \my_regfile|data_readRegB[2]~583_combout ;
wire \my_regfile|data_readRegB[2]~584_combout ;
wire \my_regfile|data_readRegB[2]~585_combout ;
wire \my_regfile|data_readRegB[2]~586_combout ;
wire \my_regfile|data_readRegB[2]~587_combout ;
wire \my_regfile|data_readRegB[2]~588_combout ;
wire \my_regfile|data_readRegB[2]~589_combout ;
wire \my_regfile|data_readRegB[2]~590_combout ;
wire \my_regfile|data_readRegB[2]~591_combout ;
wire \my_regfile|data_readRegB[2]~592_combout ;
wire \my_regfile|data_readRegB[2]~593_combout ;
wire \my_regfile|data_readRegB[2]~594_combout ;
wire \my_regfile|data_readRegB[2]~595_combout ;
wire \my_regfile|data_readRegB[2]~596_combout ;
wire \my_regfile|data_readRegB[2]~597_combout ;
wire \my_regfile|data_readRegB[2]~598_combout ;
wire \my_processor|dataA[2]~54_combout ;
wire \my_processor|dataA[2]~55_combout ;
wire \my_processor|dataA[2]~56_combout ;
wire \my_processor|getDmemAddr|Add0~4_combout ;
wire \my_processor|address_dmem[2]~14_combout ;
wire \my_processor|ALUOper|Add0~2_combout ;
wire \my_processor|ALUOper|Add1~2_combout ;
wire \my_processor|ALUOper|Selector30~0_combout ;
wire \my_processor|ALUOper|Selector30~1_combout ;
wire \my_processor|data_writeReg[1]~248_combout ;
wire \my_processor|data_writeReg[1]~249_combout ;
wire \my_processor|data_writeReg[1]~250_combout ;
wire \my_processor|data_writeReg[1]~251_combout ;
wire \my_processor|data_writeReg[1]~252_combout ;
wire \my_processor|data_writeReg[1]~253_combout ;
wire \my_processor|data_writeReg[1]~254_combout ;
wire \my_processor|data_writeReg[1]~255_combout ;
wire \my_processor|data_writeReg[1]~256_combout ;
wire \my_processor|data_writeReg[1]~257_combout ;
wire \my_regfile|data_readRegB[1]~555_combout ;
wire \my_regfile|data_readRegB[1]~556_combout ;
wire \my_regfile|data_readRegB[1]~557_combout ;
wire \my_regfile|data_readRegB[1]~558_combout ;
wire \my_regfile|data_readRegB[1]~559_combout ;
wire \my_regfile|data_readRegB[1]~560_combout ;
wire \my_regfile|data_readRegB[1]~561_combout ;
wire \my_regfile|data_readRegB[1]~562_combout ;
wire \my_regfile|data_readRegB[1]~563_combout ;
wire \my_regfile|data_readRegB[1]~564_combout ;
wire \my_regfile|data_readRegB[1]~565_combout ;
wire \my_regfile|data_readRegB[1]~566_combout ;
wire \my_regfile|data_readRegB[1]~567_combout ;
wire \my_regfile|data_readRegB[1]~568_combout ;
wire \my_regfile|data_readRegB[1]~569_combout ;
wire \my_regfile|data_readRegB[1]~570_combout ;
wire \my_regfile|data_readRegB[1]~571_combout ;
wire \my_regfile|data_readRegB[1]~572_combout ;
wire \my_regfile|data_readRegB[1]~573_combout ;
wire \my_regfile|data_readRegB[1]~574_combout ;
wire \my_regfile|data_readRegB[1]~575_combout ;
wire \my_regfile|data_readRegB[1]~576_combout ;
wire \my_processor|dataA[1]~51_combout ;
wire \my_processor|dataA[1]~52_combout ;
wire \my_processor|dataA[1]~53_combout ;
wire \my_processor|getDmemAddr|Add0~2_combout ;
wire \my_processor|address_dmem[1]~13_combout ;
wire \my_processor|data_writeReg[31]~58_combout ;
wire \my_processor|data_writeReg[31]~59_combout ;
wire \my_processor|data_writeReg[31]~60_combout ;
wire \my_regfile|data_readRegA[31]~2_combout ;
wire \my_regfile|data_readRegA[31]~3_combout ;
wire \my_regfile|data_readRegA[31]~4_combout ;
wire \my_regfile|data_readRegA[31]~5_combout ;
wire \my_regfile|data_readRegA[31]~6_combout ;
wire \my_regfile|data_readRegA[31]~7_combout ;
wire \my_regfile|data_readRegA[31]~8_combout ;
wire \my_regfile|data_readRegA[31]~9_combout ;
wire \my_regfile|data_readRegA[31]~10_combout ;
wire \my_regfile|data_readRegA[31]~11_combout ;
wire \my_regfile|data_readRegA[31]~12_combout ;
wire \my_regfile|data_readRegA[31]~13_combout ;
wire \my_regfile|data_readRegA[31]~14_combout ;
wire \my_regfile|data_readRegA[31]~15_combout ;
wire \my_regfile|data_readRegA[31]~16_combout ;
wire \my_regfile|data_readRegA[31]~17_combout ;
wire \my_regfile|data_readRegA[31]~18_combout ;
wire \my_regfile|data_readRegA[31]~19_combout ;
wire \my_regfile|data_readRegA[31]~20_combout ;
wire \my_regfile|data_readRegA[31]~21_combout ;
wire \my_regfile|data_readRegA[31]~22_combout ;
wire \my_processor|dataA[31]~0_combout ;
wire \my_processor|dataA[31]~1_combout ;
wire \my_processor|ALUOper|Selector0~3_combout ;
wire \my_processor|ALUOper|ShiftLeft0~23_combout ;
wire \my_processor|ALUOper|ShiftLeft0~30_combout ;
wire \my_processor|ALUOper|Selector0~7_combout ;
wire \my_processor|ALUOper|Selector0~8_combout ;
wire \my_processor|ALUOper|Selector0~9_combout ;
wire \my_processor|isWRstatus~2_combout ;
wire \my_regfile|bcw|bitcheck[17]~36_combout ;
wire \my_regfile|bcw|bitcheck[17]~37_combout ;
wire \my_regfile|bcw|bitcheck[21]~53_combout ;
wire \my_regfile|data_readRegA[0]~537_combout ;
wire \my_regfile|data_readRegA[0]~538_combout ;
wire \my_regfile|data_readRegA[0]~539_combout ;
wire \my_regfile|data_readRegA[0]~540_combout ;
wire \my_regfile|data_readRegA[0]~541_combout ;
wire \my_regfile|data_readRegA[0]~542_combout ;
wire \my_regfile|data_readRegA[0]~543_combout ;
wire \my_regfile|data_readRegA[0]~544_combout ;
wire \my_regfile|data_readRegA[0]~527_combout ;
wire \my_regfile|data_readRegA[0]~528_combout ;
wire \my_regfile|data_readRegA[0]~529_combout ;
wire \my_regfile|data_readRegA[0]~530_combout ;
wire \my_regfile|data_readRegA[0]~531_combout ;
wire \my_regfile|data_readRegA[0]~532_combout ;
wire \my_regfile|data_readRegA[0]~533_combout ;
wire \my_regfile|data_readRegA[0]~534_combout ;
wire \my_regfile|data_readRegA[0]~535_combout ;
wire \my_regfile|data_readRegA[0]~536_combout ;
wire \my_regfile|data_readRegA[0]~545_combout ;
wire \my_regfile|data_readRegA[0]~546_combout ;
wire \my_regfile|data_readRegA[0]~547_combout ;
wire \my_regfile|data_readRegA[0]~729_combout ;
wire \my_processor|data[0]~34_combout ;
wire \my_processor|data_writeReg[0]~312_combout ;
wire \my_processor|ALUOper|Add0~0_combout ;
wire \my_processor|ALUOper|Add1~0_combout ;
wire \my_processor|ALUOper|Selector31~0_combout ;
wire \my_processor|ALUOper|Selector31~1_combout ;
wire \my_processor|ALUOper|Selector31~2_combout ;
wire \my_processor|ALUOper|Selector31~3_combout ;
wire \my_processor|ALUOper|Selector31~4_combout ;
wire \my_processor|ALUOper|Selector31~5_combout ;
wire \my_processor|ALUOper|Selector31~6_combout ;
wire \my_processor|ALUOper|Selector31~7_combout ;
wire \my_processor|ALUOper|Selector31~8_combout ;
wire \my_processor|data_writeReg[0]~246_combout ;
wire \my_processor|data_writeReg[0]~247_combout ;
wire \my_regfile|data_readRegB[0]~533_combout ;
wire \my_regfile|data_readRegB[0]~534_combout ;
wire \my_regfile|data_readRegB[0]~535_combout ;
wire \my_regfile|data_readRegB[0]~536_combout ;
wire \my_regfile|data_readRegB[0]~537_combout ;
wire \my_regfile|data_readRegB[0]~538_combout ;
wire \my_regfile|data_readRegB[0]~539_combout ;
wire \my_regfile|data_readRegB[0]~540_combout ;
wire \my_regfile|data_readRegB[0]~541_combout ;
wire \my_regfile|data_readRegB[0]~542_combout ;
wire \my_regfile|data_readRegB[0]~543_combout ;
wire \my_regfile|data_readRegB[0]~544_combout ;
wire \my_regfile|data_readRegB[0]~545_combout ;
wire \my_regfile|data_readRegB[0]~546_combout ;
wire \my_regfile|data_readRegB[0]~547_combout ;
wire \my_regfile|data_readRegB[0]~548_combout ;
wire \my_regfile|data_readRegB[0]~549_combout ;
wire \my_regfile|data_readRegB[0]~550_combout ;
wire \my_regfile|data_readRegB[0]~551_combout ;
wire \my_regfile|data_readRegB[0]~552_combout ;
wire \my_regfile|data_readRegB[0]~553_combout ;
wire \my_regfile|data_readRegB[0]~554_combout ;
wire \my_processor|dataA[0]~48_combout ;
wire \my_processor|dataA[0]~49_combout ;
wire \my_processor|dataA[0]~50_combout ;
wire \my_processor|getDmemAddr|Add0~0_combout ;
wire \my_regfile|data_readRegA[5]~734_combout ;
wire \my_processor|data_writeReg[0]~313_combout ;
wire \my_processor|data_writeReg[1]~314_combout ;
wire \my_processor|ctrl_writeReg[0]~0_combout ;
wire \my_processor|ctrl_writeReg[4]~4_combout ;
wire [31:0] \my_regfile|regWriteCheck_loop[4].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[20].dffei|q ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_processor|pc_reg|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[18].dffei|q ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_regfile|regWriteCheck_loop[1].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[17].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[6].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[7].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[8].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[5].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[21].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[2].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[3].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[9].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[10].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[11].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[12].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[13].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[14].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[15].dffei|q ;
wire [1:0] \clock_div_4|r_reg ;
wire [31:0] \my_regfile|regWriteCheck_loop[16].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[19].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[22].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[23].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[24].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[25].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[26].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[27].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[28].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[29].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[30].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[31].dffei|q ;

wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|getDmemAddr|Add0~0_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|getDmemAddr|Add0~2_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|getDmemAddr|Add0~4_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|getDmemAddr|Add0~6_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|getDmemAddr|Add0~8_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|getDmemAddr|Add0~10_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|getDmemAddr|Add0~12_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|getDmemAddr|Add0~14_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|getDmemAddr|Add0~16_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|getDmemAddr|Add0~18_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|getDmemAddr|Add0~20_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|getDmemAddr|Add0~22_combout ),
	.oe(\my_processor|checker|isDmem~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[0]~output (
	.i(\my_regfile|data_readRegA[0]~729_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[1]~output (
	.i(\my_regfile|data_readRegA[1]~731_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[2]~output (
	.i(\my_regfile|data_readRegA[2]~732_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[3]~output (
	.i(\my_regfile|data_readRegA[3]~733_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[4]~output (
	.i(\my_regfile|data_readRegA[4]~632_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[5]~output (
	.i(\my_regfile|data_readRegA[5]~734_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[6]~output (
	.i(\my_regfile|data_readRegA[6]~653_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[7]~output (
	.i(\my_regfile|data_readRegA[7]~696_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[8]~output (
	.i(\my_regfile|data_readRegA[8]~377_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[9]~output (
	.i(\my_regfile|data_readRegA[9]~419_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[10]~output (
	.i(\my_regfile|data_readRegA[10]~398_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[11]~output (
	.i(\my_regfile|data_readRegA[11]~441_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[12]~output (
	.i(\my_regfile|data_readRegA[12]~463_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[13]~output (
	.i(\my_regfile|data_readRegA[13]~505_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[14]~output (
	.i(\my_regfile|data_readRegA[14]~484_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[15]~output (
	.i(\my_regfile|data_readRegA[15]~526_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[16]~output (
	.i(\my_regfile|data_readRegA[16]~225_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[17]~output (
	.i(\my_regfile|data_readRegA[17]~247_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[18]~output (
	.i(\my_regfile|data_readRegA[18]~203_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[19]~output (
	.i(\my_regfile|data_readRegA[19]~269_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[20]~output (
	.i(\my_regfile|data_readRegA[20]~291_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[21]~output (
	.i(\my_regfile|data_readRegA[21]~335_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[22]~output (
	.i(\my_regfile|data_readRegA[22]~313_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[23]~output (
	.i(\my_regfile|data_readRegA[23]~356_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[24]~output (
	.i(\my_regfile|data_readRegA[24]~54_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[25]~output (
	.i(\my_regfile|data_readRegA[25]~75_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[26]~output (
	.i(\my_regfile|data_readRegA[26]~118_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[27]~output (
	.i(\my_regfile|data_readRegA[27]~97_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[28]~output (
	.i(\my_regfile|data_readRegA[28]~139_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[29]~output (
	.i(\my_regfile|data_readRegA[29]~160_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[30]~output (
	.i(\my_regfile|data_readRegA[30]~182_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[31]~output (
	.i(\my_regfile|data_readRegA[31]~22_combout ),
	.oe(\my_regfile|data_readRegA[31]~730_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_processor|ctrl_readRegA[0]~5_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_processor|ctrl_readRegA[1]~6_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_processor|ctrl_readRegA[2]~3_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_processor|ctrl_readRegA[3]~4_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_processor|ctrl_readRegA[4]~7_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~3_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~4_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~1_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~2_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~6_combout ),
	.oe(\my_processor|ctrl_readRegA[4]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|data_writeReg[0]~313_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|data_writeReg[1]~314_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|data_writeReg[2]~265_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|data_writeReg[3]~273_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|data_writeReg[4]~282_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|data_writeReg[5]~296_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|data_writeReg[6]~289_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|data_writeReg[7]~303_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|data_writeReg[8]~195_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|data_writeReg[9]~209_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|data_writeReg[10]~202_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|data_writeReg[11]~216_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|data_writeReg[12]~223_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|data_writeReg[13]~237_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|data_writeReg[14]~230_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|data_writeReg[15]~244_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|data_writeReg[16]~144_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|data_writeReg[17]~151_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|data_writeReg[18]~137_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|data_writeReg[19]~158_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|data_writeReg[20]~165_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|data_writeReg[21]~179_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|data_writeReg[22]~172_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|data_writeReg[23]~186_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|data_writeReg[24]~76_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|data_writeReg[25]~84_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|data_writeReg[26]~100_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|data_writeReg[27]~92_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|data_writeReg[28]~111_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|data_writeReg[29]~120_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|data_writeReg[30]~125_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|data_writeReg[31]~59_combout ),
	.oe(\my_processor|data_writeReg[31]~306_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|data_readRegA[0]~729_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|data_readRegA[1]~731_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|data_readRegA[2]~732_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|data_readRegA[3]~733_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|data_readRegA[4]~632_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|data_readRegA[5]~734_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|data_readRegA[6]~653_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|data_readRegA[7]~696_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|data_readRegA[8]~377_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|data_readRegA[9]~419_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|data_readRegA[10]~398_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|data_readRegA[11]~441_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|data_readRegA[12]~463_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|data_readRegA[13]~505_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|data_readRegA[14]~484_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|data_readRegA[15]~526_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|data_readRegA[16]~225_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|data_readRegA[17]~247_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|data_readRegA[18]~203_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|data_readRegA[19]~269_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|data_readRegA[20]~291_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|data_readRegA[21]~335_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|data_readRegA[22]~313_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|data_readRegA[23]~356_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|data_readRegA[24]~54_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|data_readRegA[25]~75_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|data_readRegA[26]~118_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|data_readRegA[27]~97_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|data_readRegA[28]~139_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|data_readRegA[29]~160_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|data_readRegA[30]~182_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|data_readRegA[31]~22_combout ),
	.oe(\my_regfile|data_readRegA[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|data_readRegB[0]~554_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|data_readRegB[1]~576_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|data_readRegB[2]~598_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|data_readRegB[3]~620_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|data_readRegB[4]~709_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|data_readRegB[5]~685_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|data_readRegB[6]~663_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|data_readRegB[7]~707_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|data_readRegB[8]~380_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|data_readRegB[9]~424_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|data_readRegB[10]~402_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|data_readRegB[11]~708_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|data_readRegB[12]~467_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|data_readRegB[13]~510_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|data_readRegB[14]~488_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|data_readRegB[15]~532_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|data_readRegB[16]~226_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|data_readRegB[17]~248_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|data_readRegB[18]~205_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|data_readRegB[19]~270_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|data_readRegB[20]~292_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|data_readRegB[21]~336_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|data_readRegB[22]~314_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|data_readRegB[23]~358_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|data_readRegB[24]~55_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|data_readRegB[25]~76_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|data_readRegB[26]~118_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|data_readRegB[27]~97_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|data_readRegB[28]~139_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|data_readRegB[29]~161_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|data_readRegB[30]~183_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|data_readRegB[31]~23_combout ),
	.oe(\my_regfile|data_readRegB[31]~33_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dmem_clock~output (
	.i(!\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \processor_clock~output (
	.i(!\clock_div_4|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \regfile_clock~output (
	.i(!\clock_div_4|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc_reg|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc_reg|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc_reg|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc_reg|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc_reg|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc_reg|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc_reg|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc_reg|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc_reg|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc_reg|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc_reg|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc_reg|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wren~output (
	.i(\my_processor|checker|isSw~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[0]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[1]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[2]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[3]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[4]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[5]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[6]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[7]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[8]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[9]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[10]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[11]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[12]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[13]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[14]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[15]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[16]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[17]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[18]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[19]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[20]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[21]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[22]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[23]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[24]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[25]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[26]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[27]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[28]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[29]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[30]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[31]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|checker|isWriteReg~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_processor|ctrl_writeReg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_processor|ctrl_writeReg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_processor|ctrl_writeReg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_processor|ctrl_writeReg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_processor|ctrl_writeReg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[0]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[0]~output .bus_hold = "false";
defparam \reg1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[1]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[1]~output .bus_hold = "false";
defparam \reg1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[2]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[2]~output .bus_hold = "false";
defparam \reg1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[3]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[3]~output .bus_hold = "false";
defparam \reg1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[4]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[4]~output .bus_hold = "false";
defparam \reg1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[5]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[5]~output .bus_hold = "false";
defparam \reg1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[6]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[6]~output .bus_hold = "false";
defparam \reg1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[7]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[7]~output .bus_hold = "false";
defparam \reg1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[8]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[8]~output .bus_hold = "false";
defparam \reg1[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[9]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[9]~output .bus_hold = "false";
defparam \reg1[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[10]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[10]~output .bus_hold = "false";
defparam \reg1[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[11]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[11]~output .bus_hold = "false";
defparam \reg1[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[12]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[12]~output .bus_hold = "false";
defparam \reg1[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[13]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[13]~output .bus_hold = "false";
defparam \reg1[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[14]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[14]~output .bus_hold = "false";
defparam \reg1[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[15]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[15]~output .bus_hold = "false";
defparam \reg1[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[16]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[16]~output .bus_hold = "false";
defparam \reg1[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[17]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[17]~output .bus_hold = "false";
defparam \reg1[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[18]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[18]~output .bus_hold = "false";
defparam \reg1[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[19]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[19]~output .bus_hold = "false";
defparam \reg1[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[20]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[20]~output .bus_hold = "false";
defparam \reg1[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[21]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[21]~output .bus_hold = "false";
defparam \reg1[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[22]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[22]~output .bus_hold = "false";
defparam \reg1[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[23]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[23]~output .bus_hold = "false";
defparam \reg1[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[24]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[24]~output .bus_hold = "false";
defparam \reg1[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[25]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[25]~output .bus_hold = "false";
defparam \reg1[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[26]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[26]~output .bus_hold = "false";
defparam \reg1[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[27]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[27]~output .bus_hold = "false";
defparam \reg1[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[28]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[28]~output .bus_hold = "false";
defparam \reg1[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[29]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[29]~output .bus_hold = "false";
defparam \reg1[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[30]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[30]~output .bus_hold = "false";
defparam \reg1[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg1[31]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[31]~output .bus_hold = "false";
defparam \reg1[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[0]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[0]~output .bus_hold = "false";
defparam \reg2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[1]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[1]~output .bus_hold = "false";
defparam \reg2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[2]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[2]~output .bus_hold = "false";
defparam \reg2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[3]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[3]~output .bus_hold = "false";
defparam \reg2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[4]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[4]~output .bus_hold = "false";
defparam \reg2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[5]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[5]~output .bus_hold = "false";
defparam \reg2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[6]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[6]~output .bus_hold = "false";
defparam \reg2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[7]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[7]~output .bus_hold = "false";
defparam \reg2[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[8]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[8]~output .bus_hold = "false";
defparam \reg2[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[9]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[9]~output .bus_hold = "false";
defparam \reg2[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[10]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[10]~output .bus_hold = "false";
defparam \reg2[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[11]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[11]~output .bus_hold = "false";
defparam \reg2[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[12]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[12]~output .bus_hold = "false";
defparam \reg2[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[13]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[13]~output .bus_hold = "false";
defparam \reg2[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[14]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[14]~output .bus_hold = "false";
defparam \reg2[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[15]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[15]~output .bus_hold = "false";
defparam \reg2[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[16]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[16]~output .bus_hold = "false";
defparam \reg2[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[17]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[17]~output .bus_hold = "false";
defparam \reg2[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[18]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[18]~output .bus_hold = "false";
defparam \reg2[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[19]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[19]~output .bus_hold = "false";
defparam \reg2[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[20]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[20]~output .bus_hold = "false";
defparam \reg2[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[21]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[21]~output .bus_hold = "false";
defparam \reg2[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[22]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[22]~output .bus_hold = "false";
defparam \reg2[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[23]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[23]~output .bus_hold = "false";
defparam \reg2[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[24]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[24]~output .bus_hold = "false";
defparam \reg2[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[25]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[25]~output .bus_hold = "false";
defparam \reg2[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[26]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[26]~output .bus_hold = "false";
defparam \reg2[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[27]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[27]~output .bus_hold = "false";
defparam \reg2[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[28]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[28]~output .bus_hold = "false";
defparam \reg2[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[29]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[29]~output .bus_hold = "false";
defparam \reg2[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[30]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[30]~output .bus_hold = "false";
defparam \reg2[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg2[31]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[31]~output .bus_hold = "false";
defparam \reg2[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[0]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[0]~output .bus_hold = "false";
defparam \reg3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[1]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[1]~output .bus_hold = "false";
defparam \reg3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[2]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[2]~output .bus_hold = "false";
defparam \reg3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[3]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[3]~output .bus_hold = "false";
defparam \reg3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[4]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[4]~output .bus_hold = "false";
defparam \reg3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[5]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[5]~output .bus_hold = "false";
defparam \reg3[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[6]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[6]~output .bus_hold = "false";
defparam \reg3[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[7]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[7]~output .bus_hold = "false";
defparam \reg3[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[8]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[8]~output .bus_hold = "false";
defparam \reg3[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[9]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[9]~output .bus_hold = "false";
defparam \reg3[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[10]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[10]~output .bus_hold = "false";
defparam \reg3[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[11]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[11]~output .bus_hold = "false";
defparam \reg3[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[12]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[12]~output .bus_hold = "false";
defparam \reg3[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[13]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[13]~output .bus_hold = "false";
defparam \reg3[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[14]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[14]~output .bus_hold = "false";
defparam \reg3[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[15]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[15]~output .bus_hold = "false";
defparam \reg3[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[16]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[16]~output .bus_hold = "false";
defparam \reg3[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[17]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[17]~output .bus_hold = "false";
defparam \reg3[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[18]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[18]~output .bus_hold = "false";
defparam \reg3[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[19]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[19]~output .bus_hold = "false";
defparam \reg3[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[20]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[20]~output .bus_hold = "false";
defparam \reg3[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[21]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[21]~output .bus_hold = "false";
defparam \reg3[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[22]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[22]~output .bus_hold = "false";
defparam \reg3[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[23]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[23]~output .bus_hold = "false";
defparam \reg3[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[24]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[24]~output .bus_hold = "false";
defparam \reg3[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[25]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[25]~output .bus_hold = "false";
defparam \reg3[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[26]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[26]~output .bus_hold = "false";
defparam \reg3[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[27]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[27]~output .bus_hold = "false";
defparam \reg3[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[28]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[28]~output .bus_hold = "false";
defparam \reg3[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[29]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[29]~output .bus_hold = "false";
defparam \reg3[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[30]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[30]~output .bus_hold = "false";
defparam \reg3[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg3[31]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[31]~output .bus_hold = "false";
defparam \reg3[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[0]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[0]~output .bus_hold = "false";
defparam \reg10[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[1]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[1]~output .bus_hold = "false";
defparam \reg10[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[2]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[2]~output .bus_hold = "false";
defparam \reg10[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[3]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[3]~output .bus_hold = "false";
defparam \reg10[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[4]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[4]~output .bus_hold = "false";
defparam \reg10[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[5]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[5]~output .bus_hold = "false";
defparam \reg10[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[6]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[6]~output .bus_hold = "false";
defparam \reg10[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[7]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[7]~output .bus_hold = "false";
defparam \reg10[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[8]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[8]~output .bus_hold = "false";
defparam \reg10[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[9]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[9]~output .bus_hold = "false";
defparam \reg10[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[10]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[10]~output .bus_hold = "false";
defparam \reg10[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[11]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[11]~output .bus_hold = "false";
defparam \reg10[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[12]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[12]~output .bus_hold = "false";
defparam \reg10[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[13]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[13]~output .bus_hold = "false";
defparam \reg10[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[14]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[14]~output .bus_hold = "false";
defparam \reg10[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[15]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[15]~output .bus_hold = "false";
defparam \reg10[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[16]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[16]~output .bus_hold = "false";
defparam \reg10[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[17]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[17]~output .bus_hold = "false";
defparam \reg10[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[18]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[18]~output .bus_hold = "false";
defparam \reg10[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[19]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[19]~output .bus_hold = "false";
defparam \reg10[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[20]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[20]~output .bus_hold = "false";
defparam \reg10[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[21]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[21]~output .bus_hold = "false";
defparam \reg10[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[22]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[22]~output .bus_hold = "false";
defparam \reg10[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[23]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[23]~output .bus_hold = "false";
defparam \reg10[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[24]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[24]~output .bus_hold = "false";
defparam \reg10[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[25]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[25]~output .bus_hold = "false";
defparam \reg10[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[26]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[26]~output .bus_hold = "false";
defparam \reg10[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[27]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[27]~output .bus_hold = "false";
defparam \reg10[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[28]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[28]~output .bus_hold = "false";
defparam \reg10[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[29]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[29]~output .bus_hold = "false";
defparam \reg10[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[30]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[30]~output .bus_hold = "false";
defparam \reg10[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg10[31]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[31]~output .bus_hold = "false";
defparam \reg10[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[0]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[0]~output .bus_hold = "false";
defparam \reg11[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[1]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[1]~output .bus_hold = "false";
defparam \reg11[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[2]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[2]~output .bus_hold = "false";
defparam \reg11[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[3]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[3]~output .bus_hold = "false";
defparam \reg11[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[4]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[4]~output .bus_hold = "false";
defparam \reg11[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[5]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[5]~output .bus_hold = "false";
defparam \reg11[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[6]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[6]~output .bus_hold = "false";
defparam \reg11[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[7]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[7]~output .bus_hold = "false";
defparam \reg11[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[8]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[8]~output .bus_hold = "false";
defparam \reg11[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[9]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[9]~output .bus_hold = "false";
defparam \reg11[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[10]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[10]~output .bus_hold = "false";
defparam \reg11[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[11]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[11]~output .bus_hold = "false";
defparam \reg11[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[12]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[12]~output .bus_hold = "false";
defparam \reg11[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[13]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[13]~output .bus_hold = "false";
defparam \reg11[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[14]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[14]~output .bus_hold = "false";
defparam \reg11[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[15]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[15]~output .bus_hold = "false";
defparam \reg11[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[16]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[16]~output .bus_hold = "false";
defparam \reg11[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[17]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[17]~output .bus_hold = "false";
defparam \reg11[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[18]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[18]~output .bus_hold = "false";
defparam \reg11[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[19]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[19]~output .bus_hold = "false";
defparam \reg11[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[20]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[20]~output .bus_hold = "false";
defparam \reg11[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[21]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[21]~output .bus_hold = "false";
defparam \reg11[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[22]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[22]~output .bus_hold = "false";
defparam \reg11[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[23]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[23]~output .bus_hold = "false";
defparam \reg11[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[24]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[24]~output .bus_hold = "false";
defparam \reg11[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[25]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[25]~output .bus_hold = "false";
defparam \reg11[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[26]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[26]~output .bus_hold = "false";
defparam \reg11[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[27]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[27]~output .bus_hold = "false";
defparam \reg11[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[28]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[28]~output .bus_hold = "false";
defparam \reg11[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[29]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[29]~output .bus_hold = "false";
defparam \reg11[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[30]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[30]~output .bus_hold = "false";
defparam \reg11[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg11[31]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[31]~output .bus_hold = "false";
defparam \reg11[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[0]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[0]~output .bus_hold = "false";
defparam \reg12[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[1]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[1]~output .bus_hold = "false";
defparam \reg12[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[2]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[2]~output .bus_hold = "false";
defparam \reg12[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[3]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[3]~output .bus_hold = "false";
defparam \reg12[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[4]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[4]~output .bus_hold = "false";
defparam \reg12[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[5]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[5]~output .bus_hold = "false";
defparam \reg12[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[6]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[6]~output .bus_hold = "false";
defparam \reg12[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[7]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[7]~output .bus_hold = "false";
defparam \reg12[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[8]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[8]~output .bus_hold = "false";
defparam \reg12[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[9]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[9]~output .bus_hold = "false";
defparam \reg12[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[10]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[10]~output .bus_hold = "false";
defparam \reg12[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[11]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[11]~output .bus_hold = "false";
defparam \reg12[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[12]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[12]~output .bus_hold = "false";
defparam \reg12[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[13]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[13]~output .bus_hold = "false";
defparam \reg12[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[14]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[14]~output .bus_hold = "false";
defparam \reg12[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[15]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[15]~output .bus_hold = "false";
defparam \reg12[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[16]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[16]~output .bus_hold = "false";
defparam \reg12[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[17]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[17]~output .bus_hold = "false";
defparam \reg12[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[18]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[18]~output .bus_hold = "false";
defparam \reg12[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[19]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[19]~output .bus_hold = "false";
defparam \reg12[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[20]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[20]~output .bus_hold = "false";
defparam \reg12[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[21]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[21]~output .bus_hold = "false";
defparam \reg12[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[22]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[22]~output .bus_hold = "false";
defparam \reg12[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[23]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[23]~output .bus_hold = "false";
defparam \reg12[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[24]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[24]~output .bus_hold = "false";
defparam \reg12[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[25]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[25]~output .bus_hold = "false";
defparam \reg12[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[26]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[26]~output .bus_hold = "false";
defparam \reg12[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[27]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[27]~output .bus_hold = "false";
defparam \reg12[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[28]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[28]~output .bus_hold = "false";
defparam \reg12[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[29]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[29]~output .bus_hold = "false";
defparam \reg12[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[30]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[30]~output .bus_hold = "false";
defparam \reg12[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg12[31]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[31]~output .bus_hold = "false";
defparam \reg12[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[0]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[0]~output .bus_hold = "false";
defparam \reg13[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[1]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[1]~output .bus_hold = "false";
defparam \reg13[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[2]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[2]~output .bus_hold = "false";
defparam \reg13[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[3]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[3]~output .bus_hold = "false";
defparam \reg13[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[4]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[4]~output .bus_hold = "false";
defparam \reg13[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[5]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[5]~output .bus_hold = "false";
defparam \reg13[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[6]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[6]~output .bus_hold = "false";
defparam \reg13[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[7]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[7]~output .bus_hold = "false";
defparam \reg13[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[8]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[8]~output .bus_hold = "false";
defparam \reg13[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[9]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[9]~output .bus_hold = "false";
defparam \reg13[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[10]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[10]~output .bus_hold = "false";
defparam \reg13[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[11]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[11]~output .bus_hold = "false";
defparam \reg13[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[12]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[12]~output .bus_hold = "false";
defparam \reg13[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[13]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[13]~output .bus_hold = "false";
defparam \reg13[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[14]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[14]~output .bus_hold = "false";
defparam \reg13[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[15]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[15]~output .bus_hold = "false";
defparam \reg13[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[16]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[16]~output .bus_hold = "false";
defparam \reg13[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[17]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[17]~output .bus_hold = "false";
defparam \reg13[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[18]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[18]~output .bus_hold = "false";
defparam \reg13[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[19]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[19]~output .bus_hold = "false";
defparam \reg13[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[20]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[20]~output .bus_hold = "false";
defparam \reg13[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[21]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[21]~output .bus_hold = "false";
defparam \reg13[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[22]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[22]~output .bus_hold = "false";
defparam \reg13[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[23]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[23]~output .bus_hold = "false";
defparam \reg13[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[24]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[24]~output .bus_hold = "false";
defparam \reg13[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[25]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[25]~output .bus_hold = "false";
defparam \reg13[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[26]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[26]~output .bus_hold = "false";
defparam \reg13[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[27]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[27]~output .bus_hold = "false";
defparam \reg13[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[28]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[28]~output .bus_hold = "false";
defparam \reg13[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[29]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[29]~output .bus_hold = "false";
defparam \reg13[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[30]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[30]~output .bus_hold = "false";
defparam \reg13[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg13[31]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[31]~output .bus_hold = "false";
defparam \reg13[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[0]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[0]~output .bus_hold = "false";
defparam \reg30[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[1]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[1]~output .bus_hold = "false";
defparam \reg30[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[2]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[2]~output .bus_hold = "false";
defparam \reg30[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[3]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[3]~output .bus_hold = "false";
defparam \reg30[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[4]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[4]~output .bus_hold = "false";
defparam \reg30[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[5]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[5]~output .bus_hold = "false";
defparam \reg30[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[6]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[6]~output .bus_hold = "false";
defparam \reg30[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[7]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[7]~output .bus_hold = "false";
defparam \reg30[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[8]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[8]~output .bus_hold = "false";
defparam \reg30[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[9]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[9]~output .bus_hold = "false";
defparam \reg30[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[10]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[10]~output .bus_hold = "false";
defparam \reg30[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[11]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[11]~output .bus_hold = "false";
defparam \reg30[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[12]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[12]~output .bus_hold = "false";
defparam \reg30[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[13]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[13]~output .bus_hold = "false";
defparam \reg30[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[14]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[14]~output .bus_hold = "false";
defparam \reg30[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[15]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[15]~output .bus_hold = "false";
defparam \reg30[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[16]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[16]~output .bus_hold = "false";
defparam \reg30[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[17]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[17]~output .bus_hold = "false";
defparam \reg30[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[18]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[18]~output .bus_hold = "false";
defparam \reg30[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[19]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[19]~output .bus_hold = "false";
defparam \reg30[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[20]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[20]~output .bus_hold = "false";
defparam \reg30[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[21]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[21]~output .bus_hold = "false";
defparam \reg30[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[22]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[22]~output .bus_hold = "false";
defparam \reg30[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[23]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[23]~output .bus_hold = "false";
defparam \reg30[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[24]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[24]~output .bus_hold = "false";
defparam \reg30[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[25]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[25]~output .bus_hold = "false";
defparam \reg30[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[26]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[26]~output .bus_hold = "false";
defparam \reg30[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[27]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[27]~output .bus_hold = "false";
defparam \reg30[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[28]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[28]~output .bus_hold = "false";
defparam \reg30[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[29]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[29]~output .bus_hold = "false";
defparam \reg30[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[30]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[30]~output .bus_hold = "false";
defparam \reg30[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \reg30[31]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[31]~output .bus_hold = "false";
defparam \reg30[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \clock_div_4|r_reg[0]~0 (
// Equation(s):
// \clock_div_4|r_reg[0]~0_combout  = !\clock_div_4|r_reg [0]

	.dataa(\clock_div_4|r_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_div_4|r_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|r_reg[0]~0 .lut_mask = 16'h5555;
defparam \clock_div_4|r_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \clock_div_4|r_reg[0] (
	.clk(\clock~input_o ),
	.d(\clock_div_4|r_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_div_4|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_div_4|r_reg[0] .is_wysiwyg = "true";
defparam \clock_div_4|r_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \clock_div_4|clk_track~0 (
// Equation(s):
// \clock_div_4|clk_track~0_combout  = \clock_div_4|clk_track~q  $ (\clock_div_4|r_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_div_4|clk_track~q ),
	.datad(\clock_div_4|r_reg [0]),
	.cin(gnd),
	.combout(\clock_div_4|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|clk_track~0 .lut_mask = 16'h0FF0;
defparam \clock_div_4|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \clock_div_4|clk_track (
	.clk(\clock~input_o ),
	.d(\clock_div_4|clk_track~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_div_4|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_div_4|clk_track .is_wysiwyg = "true";
defparam \clock_div_4|clk_track .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[0]~33 (
// Equation(s):
// \my_processor|pc_reg|q[0]~33_combout  = !\my_processor|pc_reg|q [0]

	.dataa(\my_processor|pc_reg|q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|pc_reg|q[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_reg|q[0]~33 .lut_mask = 16'h5555;
defparam \my_processor|pc_reg|q[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[0] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[1]~11 (
// Equation(s):
// \my_processor|pc_reg|q[1]~11_combout  = (\my_processor|pc_reg|q [0] & (\my_processor|pc_reg|q [1] $ (VCC))) # (!\my_processor|pc_reg|q [0] & (\my_processor|pc_reg|q [1] & VCC))
// \my_processor|pc_reg|q[1]~12  = CARRY((\my_processor|pc_reg|q [0] & \my_processor|pc_reg|q [1]))

	.dataa(\my_processor|pc_reg|q [0]),
	.datab(\my_processor|pc_reg|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|pc_reg|q[1]~11_combout ),
	.cout(\my_processor|pc_reg|q[1]~12 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[1]~11 .lut_mask = 16'h6688;
defparam \my_processor|pc_reg|q[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[1] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[2]~13 (
// Equation(s):
// \my_processor|pc_reg|q[2]~13_combout  = (\my_processor|pc_reg|q [2] & (!\my_processor|pc_reg|q[1]~12 )) # (!\my_processor|pc_reg|q [2] & ((\my_processor|pc_reg|q[1]~12 ) # (GND)))
// \my_processor|pc_reg|q[2]~14  = CARRY((!\my_processor|pc_reg|q[1]~12 ) # (!\my_processor|pc_reg|q [2]))

	.dataa(\my_processor|pc_reg|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[1]~12 ),
	.combout(\my_processor|pc_reg|q[2]~13_combout ),
	.cout(\my_processor|pc_reg|q[2]~14 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[2]~13 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[2] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[3]~15 (
// Equation(s):
// \my_processor|pc_reg|q[3]~15_combout  = (\my_processor|pc_reg|q [3] & (\my_processor|pc_reg|q[2]~14  $ (GND))) # (!\my_processor|pc_reg|q [3] & (!\my_processor|pc_reg|q[2]~14  & VCC))
// \my_processor|pc_reg|q[3]~16  = CARRY((\my_processor|pc_reg|q [3] & !\my_processor|pc_reg|q[2]~14 ))

	.dataa(\my_processor|pc_reg|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[2]~14 ),
	.combout(\my_processor|pc_reg|q[3]~15_combout ),
	.cout(\my_processor|pc_reg|q[3]~16 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[3]~15 .lut_mask = 16'hA50A;
defparam \my_processor|pc_reg|q[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[3] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[4]~17 (
// Equation(s):
// \my_processor|pc_reg|q[4]~17_combout  = (\my_processor|pc_reg|q [4] & (!\my_processor|pc_reg|q[3]~16 )) # (!\my_processor|pc_reg|q [4] & ((\my_processor|pc_reg|q[3]~16 ) # (GND)))
// \my_processor|pc_reg|q[4]~18  = CARRY((!\my_processor|pc_reg|q[3]~16 ) # (!\my_processor|pc_reg|q [4]))

	.dataa(\my_processor|pc_reg|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[3]~16 ),
	.combout(\my_processor|pc_reg|q[4]~17_combout ),
	.cout(\my_processor|pc_reg|q[4]~18 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[4]~17 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[4] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[5]~19 (
// Equation(s):
// \my_processor|pc_reg|q[5]~19_combout  = (\my_processor|pc_reg|q [5] & (\my_processor|pc_reg|q[4]~18  $ (GND))) # (!\my_processor|pc_reg|q [5] & (!\my_processor|pc_reg|q[4]~18  & VCC))
// \my_processor|pc_reg|q[5]~20  = CARRY((\my_processor|pc_reg|q [5] & !\my_processor|pc_reg|q[4]~18 ))

	.dataa(\my_processor|pc_reg|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[4]~18 ),
	.combout(\my_processor|pc_reg|q[5]~19_combout ),
	.cout(\my_processor|pc_reg|q[5]~20 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[5]~19 .lut_mask = 16'hA50A;
defparam \my_processor|pc_reg|q[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[5] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[6]~21 (
// Equation(s):
// \my_processor|pc_reg|q[6]~21_combout  = (\my_processor|pc_reg|q [6] & (!\my_processor|pc_reg|q[5]~20 )) # (!\my_processor|pc_reg|q [6] & ((\my_processor|pc_reg|q[5]~20 ) # (GND)))
// \my_processor|pc_reg|q[6]~22  = CARRY((!\my_processor|pc_reg|q[5]~20 ) # (!\my_processor|pc_reg|q [6]))

	.dataa(\my_processor|pc_reg|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[5]~20 ),
	.combout(\my_processor|pc_reg|q[6]~21_combout ),
	.cout(\my_processor|pc_reg|q[6]~22 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[6]~21 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[6] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[7]~23 (
// Equation(s):
// \my_processor|pc_reg|q[7]~23_combout  = (\my_processor|pc_reg|q [7] & (\my_processor|pc_reg|q[6]~22  $ (GND))) # (!\my_processor|pc_reg|q [7] & (!\my_processor|pc_reg|q[6]~22  & VCC))
// \my_processor|pc_reg|q[7]~24  = CARRY((\my_processor|pc_reg|q [7] & !\my_processor|pc_reg|q[6]~22 ))

	.dataa(\my_processor|pc_reg|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[6]~22 ),
	.combout(\my_processor|pc_reg|q[7]~23_combout ),
	.cout(\my_processor|pc_reg|q[7]~24 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[7]~23 .lut_mask = 16'hA50A;
defparam \my_processor|pc_reg|q[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[7] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[8]~25 (
// Equation(s):
// \my_processor|pc_reg|q[8]~25_combout  = (\my_processor|pc_reg|q [8] & (!\my_processor|pc_reg|q[7]~24 )) # (!\my_processor|pc_reg|q [8] & ((\my_processor|pc_reg|q[7]~24 ) # (GND)))
// \my_processor|pc_reg|q[8]~26  = CARRY((!\my_processor|pc_reg|q[7]~24 ) # (!\my_processor|pc_reg|q [8]))

	.dataa(\my_processor|pc_reg|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[7]~24 ),
	.combout(\my_processor|pc_reg|q[8]~25_combout ),
	.cout(\my_processor|pc_reg|q[8]~26 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[8]~25 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[8] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[9]~27 (
// Equation(s):
// \my_processor|pc_reg|q[9]~27_combout  = (\my_processor|pc_reg|q [9] & (\my_processor|pc_reg|q[8]~26  $ (GND))) # (!\my_processor|pc_reg|q [9] & (!\my_processor|pc_reg|q[8]~26  & VCC))
// \my_processor|pc_reg|q[9]~28  = CARRY((\my_processor|pc_reg|q [9] & !\my_processor|pc_reg|q[8]~26 ))

	.dataa(\my_processor|pc_reg|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[8]~26 ),
	.combout(\my_processor|pc_reg|q[9]~27_combout ),
	.cout(\my_processor|pc_reg|q[9]~28 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[9]~27 .lut_mask = 16'hA50A;
defparam \my_processor|pc_reg|q[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[9] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[10]~29 (
// Equation(s):
// \my_processor|pc_reg|q[10]~29_combout  = (\my_processor|pc_reg|q [10] & (!\my_processor|pc_reg|q[9]~28 )) # (!\my_processor|pc_reg|q [10] & ((\my_processor|pc_reg|q[9]~28 ) # (GND)))
// \my_processor|pc_reg|q[10]~30  = CARRY((!\my_processor|pc_reg|q[9]~28 ) # (!\my_processor|pc_reg|q [10]))

	.dataa(\my_processor|pc_reg|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|pc_reg|q[9]~28 ),
	.combout(\my_processor|pc_reg|q[10]~29_combout ),
	.cout(\my_processor|pc_reg|q[10]~30 ));
// synopsys translate_off
defparam \my_processor|pc_reg|q[10]~29 .lut_mask = 16'h5A5F;
defparam \my_processor|pc_reg|q[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[10] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|pc_reg|q[11]~31 (
// Equation(s):
// \my_processor|pc_reg|q[11]~31_combout  = \my_processor|pc_reg|q [11] $ (!\my_processor|pc_reg|q[10]~30 )

	.dataa(\my_processor|pc_reg|q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|pc_reg|q[10]~30 ),
	.combout(\my_processor|pc_reg|q[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|pc_reg|q[11]~31 .lut_mask = 16'hA5A5;
defparam \my_processor|pc_reg|q[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|pc_reg|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|pc_reg|q[11]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[11] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C06;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C06;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|checker|isAddi~0 (
// Equation(s):
// \my_processor|checker|isAddi~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|checker|isAddi~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isAddi~0 .lut_mask = 16'h0008;
defparam \my_processor|checker|isAddi~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|checker|isLw~0 (
// Equation(s):
// \my_processor|checker|isLw~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|checker|isLw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isLw~0 .lut_mask = 16'h0001;
defparam \my_processor|checker|isLw~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000358;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|checker|isI (
// Equation(s):
// \my_processor|checker|isI~combout  = (\my_processor|checker|isAddi~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout ))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|checker|isI~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isI .lut_mask = 16'hEAEA;
defparam \my_processor|checker|isI .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~3_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~3 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegB[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D8;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~4_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~4 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegB[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[25]~48 (
// Equation(s):
// \my_regfile|bcb|bitcheck[25]~48_combout  = (\my_processor|ctrl_readRegB[0]~3_combout  & (!\my_processor|ctrl_readRegB[1]~4_combout  & ((\my_processor|checker|isAddi~0_combout ) # (\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[25]~48 .lut_mask = 16'h00E0;
defparam \my_regfile|bcb|bitcheck[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~1 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~1_combout  = (\my_processor|checker|isAddi~0_combout ) # (\my_processor|checker|isLw~0_combout )

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~1 .lut_mask = 16'hEEEE;
defparam \my_processor|ctrl_readRegA[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~1_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~1 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegB[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[5]~7 (
// Equation(s):
// \my_regfile|bcb|bitcheck[5]~7_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[0]~3_combout  & !\my_processor|ctrl_readRegB[1]~4_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[5]~7 .lut_mask = 16'h0080;
defparam \my_regfile|bcb|bitcheck[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~0_combout  = ((\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # 
// (!\my_processor|ctrl_readRegA[4]~1_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~0 .lut_mask = 16'hACFF;
defparam \my_processor|ctrl_readRegB[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~5 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~5_combout  = ((\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15])))) # 
// (!\my_processor|ctrl_readRegA[4]~1_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~5 .lut_mask = 16'hACFF;
defparam \my_processor|ctrl_readRegB[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|checker|isSw~0 (
// Equation(s):
// \my_processor|checker|isSw~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|checker|isAddi~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|checker|isSw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isSw~0 .lut_mask = 16'h8888;
defparam \my_processor|checker|isSw~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAA;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~5 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~5_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~5 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegA[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003CCC;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[1]~6 (
// Equation(s):
// \my_processor|ctrl_readRegA[1]~6_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[1]~6 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegA[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~51 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~51_combout  = (\my_processor|ctrl_readRegA[0]~5_combout  & (!\my_processor|ctrl_readRegA[1]~6_combout  & ((\my_processor|checker|isAddi~0_combout ) # (\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~51 .lut_mask = 16'h00E0;
defparam \my_regfile|bca|bitcheck[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0F0;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~3 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~3_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~3 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegA[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[5]~15 (
// Equation(s):
// \my_regfile|bca|bitcheck[5]~15_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegA[2]~3_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & !\my_processor|ctrl_readRegA[1]~6_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[5]~15 .lut_mask = 16'h0080;
defparam \my_regfile|bca|bitcheck[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~2 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~2_combout  = ((\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21])))) # 
// (!\my_processor|ctrl_readRegA[4]~1_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~2 .lut_mask = 16'hACFF;
defparam \my_processor|ctrl_readRegA[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF00;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~8 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~8_combout  = ((\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # 
// (!\my_processor|ctrl_readRegA[4]~1_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|ctrl_readRegA[4]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~8 .lut_mask = 16'hACFF;
defparam \my_processor|ctrl_readRegA[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|checker|isAddi~1 (
// Equation(s):
// \my_processor|checker|isAddi~1_combout  = (\my_processor|checker|isAddi~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|checker|isAddi~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isAddi~1 .lut_mask = 16'h00AA;
defparam \my_processor|checker|isAddi~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004E0;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~24 (
// Equation(s):
// \my_processor|data_writeReg[2]~24_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_imem|altsyncram_component|auto_generated|q_a [6] & ((!\my_imem|altsyncram_component|auto_generated|q_a [4]) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~24 .lut_mask = 16'h0007;
defparam \my_processor|data_writeReg[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|checker|isALU~0 (
// Equation(s):
// \my_processor|checker|isALU~0_combout  = (\my_processor|checker|isAddi~1_combout ) # ((\my_processor|checker|isLw~0_combout  & (\my_processor|data_writeReg[2]~24_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_processor|checker|isAddi~1_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|data_writeReg[2]~24_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|checker|isALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isALU~0 .lut_mask = 16'hAAEA;
defparam \my_processor|checker|isALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|checker|isWriteReg~4 (
// Equation(s):
// \my_processor|checker|isWriteReg~4_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|checker|isALU~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|checker|isALU~0_combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isWriteReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isWriteReg~4 .lut_mask = 16'h00F8;
defparam \my_processor|checker|isWriteReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|isSubOf~0 (
// Equation(s):
// \my_processor|isSubOf~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [6])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|isSubOf~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|isSubOf~0 .lut_mask = 16'h0001;
defparam \my_processor|isSubOf~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|isSubOf~1 (
// Equation(s):
// \my_processor|isSubOf~1_combout  = (\my_processor|checker|isLw~0_combout  & (\my_processor|checker|isALU~0_combout  & (\my_processor|isSubOf~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_processor|checker|isLw~0_combout ),
	.datab(\my_processor|checker|isALU~0_combout ),
	.datac(\my_processor|isSubOf~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|isSubOf~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|isSubOf~1 .lut_mask = 16'h0080;
defparam \my_processor|isSubOf~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|isWRstatus~3 (
// Equation(s):
// \my_processor|isWRstatus~3_combout  = (\my_processor|isSubOf~1_combout ) # ((\my_processor|checker|isAddi~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|isSubOf~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|isWRstatus~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|isWRstatus~3 .lut_mask = 16'hF2F2;
defparam \my_processor|isWRstatus~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~2 (
// Equation(s):
// \my_processor|ALUOper|Selector0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_imem|altsyncram_component|auto_generated|q_a [5]) # ((\my_imem|altsyncram_component|auto_generated|q_a [6])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_processor|checker|isAddi~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5]) # (\my_imem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~2 .lut_mask = 16'hA8FC;
defparam \my_processor|ALUOper|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~15 (
// Equation(s):
// \my_processor|ALUOper|Selector0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|ALUOper|Selector0~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|ALUOper|Selector0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~15 .lut_mask = 16'h008A;
defparam \my_processor|ALUOper|Selector0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~4 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~4_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~4 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegA[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[1]~48 (
// Equation(s):
// \my_regfile|bca|bitcheck[1]~48_combout  = (!\my_processor|ctrl_readRegA[2]~3_combout  & (!\my_processor|ctrl_readRegA[3]~4_combout  & ((\my_processor|checker|isAddi~0_combout ) # (\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~3_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[1]~48 .lut_mask = 16'h000E;
defparam \my_regfile|bca|bitcheck[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[17]~8 (
// Equation(s):
// \my_regfile|bca|bitcheck[17]~8_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_regfile|bca|bitcheck[1]~48_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & !\my_processor|ctrl_readRegA[1]~6_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~48_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[17]~8 .lut_mask = 16'h0080;
defparam \my_regfile|bca|bitcheck[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~735 (
// Equation(s):
// \my_regfile|data_readRegA[31]~735_combout  = (\my_regfile|bca|bitcheck[17]~8_combout ) # ((\my_regfile|bca|bitcheck[5]~15_combout  & (!\my_processor|ctrl_readRegA[4]~2_combout  & !\my_processor|ctrl_readRegA[3]~8_combout )))

	.dataa(\my_regfile|bca|bitcheck[5]~15_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~735_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~735 .lut_mask = 16'hFF02;
defparam \my_regfile|data_readRegA[31]~735 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[21]~16 (
// Equation(s):
// \my_regfile|bca|bitcheck[21]~16_combout  = (\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|bca|bitcheck[5]~15_combout  & !\my_processor|ctrl_readRegA[3]~8_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~15_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[21]~16 .lut_mask = 16'h0088;
defparam \my_regfile|bca|bitcheck[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~22 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~22_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegA[3]~4_combout  & (\my_processor|ctrl_readRegA[0]~5_combout  & !\my_processor|ctrl_readRegA[1]~6_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~22 .lut_mask = 16'h0080;
defparam \my_regfile|bca|bitcheck[25]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[9]~23 (
// Equation(s):
// \my_regfile|bca|bitcheck[9]~23_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_regfile|bca|bitcheck[25]~22_combout  & (!\my_processor|ctrl_readRegA[4]~2_combout  & !\my_processor|ctrl_readRegA[2]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~22_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[9]~23 .lut_mask = 16'h0008;
defparam \my_regfile|bca|bitcheck[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~41 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~41_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|bca|bitcheck[25]~22_combout  & !\my_processor|ctrl_readRegA[2]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datac(\my_regfile|bca|bitcheck[25]~22_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~41 .lut_mask = 16'h0080;
defparam \my_regfile|bca|bitcheck[25]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[29]~46 (
// Equation(s):
// \my_regfile|bca|bitcheck[29]~46_combout  = (\my_processor|ctrl_readRegA[4]~2_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & \my_regfile|bca|bitcheck[5]~15_combout ))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|bca|bitcheck[5]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[29]~46 .lut_mask = 16'h8080;
defparam \my_regfile|bca|bitcheck[29]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~23 (
// Equation(s):
// \my_regfile|data_readRegA[31]~23_combout  = (\my_regfile|bca|bitcheck[21]~16_combout ) # ((\my_regfile|bca|bitcheck[9]~23_combout ) # ((\my_regfile|bca|bitcheck[25]~41_combout ) # (\my_regfile|bca|bitcheck[29]~46_combout )))

	.dataa(\my_regfile|bca|bitcheck[21]~16_combout ),
	.datab(\my_regfile|bca|bitcheck[9]~23_combout ),
	.datac(\my_regfile|bca|bitcheck[25]~41_combout ),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~23 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[3]~49 (
// Equation(s):
// \my_regfile|bca|bitcheck[3]~49_combout  = (\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegA[0]~5_combout  & \my_processor|ctrl_readRegA[1]~6_combout )))) # (!\my_processor|checker|isAddi~0_combout  & 
// (((\my_processor|ctrl_readRegA[0]~5_combout  & \my_processor|ctrl_readRegA[1]~6_combout )) # (!\my_processor|checker|isLw~0_combout )))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datad(\my_processor|ctrl_readRegA[1]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[3]~49 .lut_mask = 16'hF111;
defparam \my_regfile|bca|bitcheck[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~7 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~7_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~7 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegA[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[7]~9 (
// Equation(s):
// \my_regfile|bca|bitcheck[7]~9_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegA[2]~3_combout  & (!\my_processor|ctrl_readRegA[4]~7_combout  & !\my_processor|ctrl_readRegA[3]~4_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[7]~9 .lut_mask = 16'h0008;
defparam \my_regfile|bca|bitcheck[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[2]~50 (
// Equation(s):
// \my_regfile|bca|bitcheck[2]~50_combout  = (\my_processor|ctrl_readRegA[1]~6_combout  & (!\my_processor|ctrl_readRegA[0]~5_combout  & ((\my_processor|checker|isAddi~0_combout ) # (\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[2]~50 .lut_mask = 16'h00E0;
defparam \my_regfile|bca|bitcheck[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[3]~18 (
// Equation(s):
// \my_regfile|bca|bitcheck[3]~18_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (!\my_processor|ctrl_readRegA[4]~7_combout  & (!\my_processor|ctrl_readRegA[2]~3_combout  & !\my_processor|ctrl_readRegA[3]~4_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~3_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[3]~18 .lut_mask = 16'h0002;
defparam \my_regfile|bca|bitcheck[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~24 (
// Equation(s):
// \my_regfile|data_readRegA[31]~24_combout  = (\my_regfile|bca|bitcheck[3]~49_combout  & ((\my_regfile|bca|bitcheck[7]~9_combout ) # ((\my_regfile|bca|bitcheck[3]~18_combout )))) # (!\my_regfile|bca|bitcheck[3]~49_combout  & 
// (\my_regfile|bca|bitcheck[7]~9_combout  & (\my_regfile|bca|bitcheck[2]~50_combout )))

	.dataa(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~9_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~50_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~24 .lut_mask = 16'hEAC8;
defparam \my_regfile|data_readRegA[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[0]~20 (
// Equation(s):
// \my_regfile|bca|bitcheck[0]~20_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # ((\my_processor|ctrl_readRegA[1]~6_combout ) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[0]~20 .lut_mask = 16'hEFFF;
defparam \my_regfile|bca|bitcheck[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[2]~19 (
// Equation(s):
// \my_regfile|bca|bitcheck[2]~19_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # (((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_processor|ctrl_readRegA[1]~6_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[2]~19 .lut_mask = 16'hBFFF;
defparam \my_regfile|bca|bitcheck[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[4]~10 (
// Equation(s):
// \my_regfile|bca|bitcheck[4]~10_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # ((\my_processor|ctrl_readRegA[1]~6_combout ) # ((!\my_regfile|bca|bitcheck[7]~9_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[4]~10 .lut_mask = 16'hEFFF;
defparam \my_regfile|bca|bitcheck[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~25 (
// Equation(s):
// \my_regfile|data_readRegA[31]~25_combout  = (\my_regfile|data_readRegA[31]~24_combout ) # (((!\my_regfile|bca|bitcheck[4]~10_combout ) # (!\my_regfile|bca|bitcheck[2]~19_combout )) # (!\my_regfile|bca|bitcheck[0]~20_combout ))

	.dataa(\my_regfile|data_readRegA[31]~24_combout ),
	.datab(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|bca|bitcheck[4]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~25 .lut_mask = 16'hBFFF;
defparam \my_regfile|data_readRegA[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[11]~12 (
// Equation(s):
// \my_regfile|bca|bitcheck[11]~12_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegA[3]~4_combout  & (!\my_processor|ctrl_readRegA[4]~7_combout  & !\my_processor|ctrl_readRegA[2]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[11]~12 .lut_mask = 16'h0008;
defparam \my_regfile|bca|bitcheck[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[11]~26 (
// Equation(s):
// \my_regfile|bca|bitcheck[11]~26_combout  = (\my_regfile|bca|bitcheck[3]~49_combout  & \my_regfile|bca|bitcheck[11]~12_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datab(\my_regfile|bca|bitcheck[11]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[11]~26 .lut_mask = 16'h8888;
defparam \my_regfile|bca|bitcheck[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[13]~28 (
// Equation(s):
// \my_regfile|bca|bitcheck[13]~28_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & (\my_regfile|bca|bitcheck[5]~15_combout  & !\my_processor|ctrl_readRegA[4]~2_combout ))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~15_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[13]~28 .lut_mask = 16'h0088;
defparam \my_regfile|bca|bitcheck[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[15]~24 (
// Equation(s):
// \my_regfile|bca|bitcheck[15]~24_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegA[2]~3_combout  & (\my_processor|ctrl_readRegA[3]~4_combout  & !\my_processor|ctrl_readRegA[4]~7_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~4_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[15]~24 .lut_mask = 16'h0080;
defparam \my_regfile|bca|bitcheck[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[15]~31 (
// Equation(s):
// \my_regfile|bca|bitcheck[15]~31_combout  = (\my_regfile|bca|bitcheck[3]~49_combout  & \my_regfile|bca|bitcheck[15]~24_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[15]~31 .lut_mask = 16'h8888;
defparam \my_regfile|bca|bitcheck[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[14]~27 (
// Equation(s):
// \my_regfile|bca|bitcheck[14]~27_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # (((!\my_regfile|bca|bitcheck[15]~24_combout ) # (!\my_processor|ctrl_readRegA[1]~6_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[14]~27 .lut_mask = 16'hBFFF;
defparam \my_regfile|bca|bitcheck[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~26 (
// Equation(s):
// \my_regfile|data_readRegA[31]~26_combout  = (\my_regfile|bca|bitcheck[11]~26_combout ) # ((\my_regfile|bca|bitcheck[13]~28_combout ) # ((\my_regfile|bca|bitcheck[15]~31_combout ) # (!\my_regfile|bca|bitcheck[14]~27_combout )))

	.dataa(\my_regfile|bca|bitcheck[11]~26_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~28_combout ),
	.datac(\my_regfile|bca|bitcheck[15]~31_combout ),
	.datad(\my_regfile|bca|bitcheck[14]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~26 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[8]~13 (
// Equation(s):
// \my_regfile|bca|bitcheck[8]~13_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # ((\my_processor|ctrl_readRegA[1]~6_combout ) # ((!\my_regfile|bca|bitcheck[11]~12_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[8]~13 .lut_mask = 16'hEFFF;
defparam \my_regfile|bca|bitcheck[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[10]~21 (
// Equation(s):
// \my_regfile|bca|bitcheck[10]~21_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # (((!\my_regfile|bca|bitcheck[11]~12_combout ) # (!\my_processor|ctrl_readRegA[1]~6_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[10]~21 .lut_mask = 16'hBFFF;
defparam \my_regfile|bca|bitcheck[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[12]~25 (
// Equation(s):
// \my_regfile|bca|bitcheck[12]~25_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # ((\my_processor|ctrl_readRegA[1]~6_combout ) # ((!\my_regfile|bca|bitcheck[15]~24_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[12]~25 .lut_mask = 16'hEFFF;
defparam \my_regfile|bca|bitcheck[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~27 (
// Equation(s):
// \my_regfile|data_readRegA[31]~27_combout  = (\my_regfile|data_readRegA[31]~26_combout ) # (((!\my_regfile|bca|bitcheck[12]~25_combout ) # (!\my_regfile|bca|bitcheck[10]~21_combout )) # (!\my_regfile|bca|bitcheck[8]~13_combout ))

	.dataa(\my_regfile|data_readRegA[31]~26_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datad(\my_regfile|bca|bitcheck[12]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~27 .lut_mask = 16'hBFFF;
defparam \my_regfile|data_readRegA[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~29 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~29_combout  = (\my_processor|ctrl_readRegA[4]~7_combout  & (\my_processor|ctrl_readRegA[4]~1_combout  & (!\my_processor|ctrl_readRegA[2]~3_combout  & !\my_processor|ctrl_readRegA[3]~4_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~3_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~29 .lut_mask = 16'h0008;
defparam \my_regfile|bca|bitcheck[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~33 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~33_combout  = (\my_regfile|bca|bitcheck[3]~49_combout  & \my_regfile|bca|bitcheck[19]~29_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~33 .lut_mask = 16'h8888;
defparam \my_regfile|bca|bitcheck[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~34 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~34_combout  = (\my_processor|ctrl_readRegA[4]~7_combout  & (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegA[2]~3_combout  & !\my_processor|ctrl_readRegA[3]~4_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~3_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~34 .lut_mask = 16'h0080;
defparam \my_regfile|bca|bitcheck[23]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~39 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~39_combout  = (\my_regfile|bca|bitcheck[3]~49_combout  & \my_regfile|bca|bitcheck[23]~34_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~34_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~39 .lut_mask = 16'h8888;
defparam \my_regfile|bca|bitcheck[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[16]~30 (
// Equation(s):
// \my_regfile|bca|bitcheck[16]~30_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # ((\my_processor|ctrl_readRegA[1]~6_combout ) # ((!\my_regfile|bca|bitcheck[19]~29_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[16]~30 .lut_mask = 16'hEFFF;
defparam \my_regfile|bca|bitcheck[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[20]~35 (
// Equation(s):
// \my_regfile|bca|bitcheck[20]~35_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # ((\my_processor|ctrl_readRegA[1]~6_combout ) # ((!\my_regfile|bca|bitcheck[23]~34_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[20]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[20]~35 .lut_mask = 16'hEFFF;
defparam \my_regfile|bca|bitcheck[20]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~28 (
// Equation(s):
// \my_regfile|data_readRegA[31]~28_combout  = (((\my_regfile|bca|bitcheck[2]~50_combout  & \my_regfile|bca|bitcheck[19]~29_combout )) # (!\my_regfile|bca|bitcheck[20]~35_combout )) # (!\my_regfile|bca|bitcheck[16]~30_combout )

	.dataa(\my_regfile|bca|bitcheck[2]~50_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~29_combout ),
	.datac(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datad(\my_regfile|bca|bitcheck[20]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~28 .lut_mask = 16'h8FFF;
defparam \my_regfile|data_readRegA[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[22]~36 (
// Equation(s):
// \my_regfile|bca|bitcheck[22]~36_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # (((!\my_regfile|bca|bitcheck[23]~34_combout ) # (!\my_processor|ctrl_readRegA[1]~6_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[22]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[22]~36 .lut_mask = 16'hBFFF;
defparam \my_regfile|bca|bitcheck[22]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~29 (
// Equation(s):
// \my_regfile|data_readRegA[31]~29_combout  = (\my_regfile|bca|bitcheck[19]~33_combout ) # ((\my_regfile|bca|bitcheck[23]~39_combout ) # ((\my_regfile|data_readRegA[31]~28_combout ) # (!\my_regfile|bca|bitcheck[22]~36_combout )))

	.dataa(\my_regfile|bca|bitcheck[19]~33_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~39_combout ),
	.datac(\my_regfile|data_readRegA[31]~28_combout ),
	.datad(\my_regfile|bca|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~29 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[31]~42 (
// Equation(s):
// \my_regfile|bca|bitcheck[31]~42_combout  = ((\my_processor|ctrl_readRegA[4]~7_combout  & (\my_processor|ctrl_readRegA[2]~3_combout  & \my_processor|ctrl_readRegA[3]~4_combout ))) # (!\my_processor|ctrl_readRegA[4]~1_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~4_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[31]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[31]~42 .lut_mask = 16'h80FF;
defparam \my_regfile|bca|bitcheck[31]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[31]~47 (
// Equation(s):
// \my_regfile|bca|bitcheck[31]~47_combout  = (\my_regfile|bca|bitcheck[3]~49_combout  & \my_regfile|bca|bitcheck[31]~42_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[31]~47 .lut_mask = 16'h8888;
defparam \my_regfile|bca|bitcheck[31]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[27]~37 (
// Equation(s):
// \my_regfile|bca|bitcheck[27]~37_combout  = (\my_processor|ctrl_readRegA[4]~7_combout  & (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegA[3]~4_combout  & !\my_processor|ctrl_readRegA[2]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~4_combout ),
	.datad(\my_processor|ctrl_readRegA[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[27]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[27]~37 .lut_mask = 16'h0080;
defparam \my_regfile|bca|bitcheck[27]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[27]~44 (
// Equation(s):
// \my_regfile|bca|bitcheck[27]~44_combout  = (\my_regfile|bca|bitcheck[3]~49_combout  & \my_regfile|bca|bitcheck[27]~37_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~37_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[27]~44 .lut_mask = 16'h8888;
defparam \my_regfile|bca|bitcheck[27]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[24]~38 (
// Equation(s):
// \my_regfile|bca|bitcheck[24]~38_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # ((\my_processor|ctrl_readRegA[1]~6_combout ) # ((!\my_regfile|bca|bitcheck[27]~37_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[24]~38 .lut_mask = 16'hEFFF;
defparam \my_regfile|bca|bitcheck[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[28]~43 (
// Equation(s):
// \my_regfile|bca|bitcheck[28]~43_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # ((\my_processor|ctrl_readRegA[1]~6_combout ) # ((!\my_regfile|bca|bitcheck[31]~42_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bca|bitcheck[31]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[28]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[28]~43 .lut_mask = 16'hEFFF;
defparam \my_regfile|bca|bitcheck[28]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~30 (
// Equation(s):
// \my_regfile|data_readRegA[31]~30_combout  = (((\my_regfile|bca|bitcheck[2]~50_combout  & \my_regfile|bca|bitcheck[27]~37_combout )) # (!\my_regfile|bca|bitcheck[28]~43_combout )) # (!\my_regfile|bca|bitcheck[24]~38_combout )

	.dataa(\my_regfile|bca|bitcheck[2]~50_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~37_combout ),
	.datac(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datad(\my_regfile|bca|bitcheck[28]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~30 .lut_mask = 16'h8FFF;
defparam \my_regfile|data_readRegA[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[30]~45 (
// Equation(s):
// \my_regfile|bca|bitcheck[30]~45_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # (((!\my_regfile|bca|bitcheck[31]~42_combout ) # (!\my_processor|ctrl_readRegA[1]~6_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[31]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[30]~45 .lut_mask = 16'hBFFF;
defparam \my_regfile|bca|bitcheck[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~31 (
// Equation(s):
// \my_regfile|data_readRegA[31]~31_combout  = (\my_regfile|bca|bitcheck[31]~47_combout ) # ((\my_regfile|bca|bitcheck[27]~44_combout ) # ((\my_regfile|data_readRegA[31]~30_combout ) # (!\my_regfile|bca|bitcheck[30]~45_combout )))

	.dataa(\my_regfile|bca|bitcheck[31]~47_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~44_combout ),
	.datac(\my_regfile|data_readRegA[31]~30_combout ),
	.datad(\my_regfile|bca|bitcheck[30]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~31 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~32 (
// Equation(s):
// \my_regfile|data_readRegA[31]~32_combout  = (\my_regfile|data_readRegA[31]~25_combout ) # ((\my_regfile|data_readRegA[31]~27_combout ) # ((\my_regfile|data_readRegA[31]~29_combout ) # (\my_regfile|data_readRegA[31]~31_combout )))

	.dataa(\my_regfile|data_readRegA[31]~25_combout ),
	.datab(\my_regfile|data_readRegA[31]~27_combout ),
	.datac(\my_regfile|data_readRegA[31]~29_combout ),
	.datad(\my_regfile|data_readRegA[31]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~32 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~730 (
// Equation(s):
// \my_regfile|data_readRegA[31]~730_combout  = (\my_processor|checker|isSw~0_combout  & ((\my_regfile|data_readRegA[31]~735_combout ) # ((\my_regfile|data_readRegA[31]~23_combout ) # (\my_regfile|data_readRegA[31]~32_combout ))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[31]~735_combout ),
	.datac(\my_regfile|data_readRegA[31]~23_combout ),
	.datad(\my_regfile|data_readRegA[31]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~730_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~730 .lut_mask = 16'hAAA8;
defparam \my_regfile|data_readRegA[31]~730 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[31]~64 (
// Equation(s):
// \my_processor|data[31]~64_combout  = (\my_regfile|data_readRegA[31]~22_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[31]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[31]~64 .lut_mask = 16'hAAFF;
defparam \my_processor|data[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|checker|isDmem~0 (
// Equation(s):
// \my_processor|checker|isDmem~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|checker|isAddi~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_processor|checker|isLw~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isDmem~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isDmem~0 .lut_mask = 16'hEAC0;
defparam \my_processor|checker|isDmem~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[0]~12 (
// Equation(s):
// \my_processor|address_dmem[0]~12_combout  = (\my_processor|getDmemAddr|Add0~0_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[0]~12 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~558 (
// Equation(s):
// \my_regfile|data_readRegA[1]~558_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [1]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & 
// (\my_regfile|regWriteCheck_loop[5].dffei|q [1])))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~558 .lut_mask = 16'hFEDC;
defparam \my_regfile|data_readRegA[1]~558 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~84 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~84_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & ((\my_processor|checker|isAddi~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isAddi~0_combout  & 
// ((\my_processor|checker|isLw~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~84 .lut_mask = 16'h0074;
defparam \my_regfile|bcw|bitcheck[1]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~40 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~40_combout  = (\my_processor|checker|isWriteReg~4_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_processor|isWRstatus~2_combout  & \my_regfile|bcw|bitcheck[1]~84_combout )))

	.dataa(\my_processor|checker|isWriteReg~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|isWRstatus~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~40 .lut_mask = 16'h0800;
defparam \my_regfile|bcw|bitcheck[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~0 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~0_combout  = (!\my_processor|checker|isLw~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~0 .lut_mask = 16'h00AF;
defparam \my_processor|ctrl_readRegA[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[1]~1 (
// Equation(s):
// \my_processor|ctrl_writeReg[1]~1_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|isWRstatus~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [23] & !\my_processor|ctrl_readRegA[4]~0_combout ))))

	.dataa(\my_processor|isWRstatus~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[1]~1 .lut_mask = 16'h00AE;
defparam \my_processor|ctrl_writeReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[2]~2 (
// Equation(s):
// \my_processor|ctrl_writeReg[2]~2_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|isWRstatus~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [24] & !\my_processor|ctrl_readRegA[4]~0_combout ))))

	.dataa(\my_processor|isWRstatus~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[2]~2 .lut_mask = 16'h00AE;
defparam \my_processor|ctrl_writeReg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[3]~3 (
// Equation(s):
// \my_processor|ctrl_writeReg[3]~3_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|isWRstatus~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_processor|ctrl_readRegA[4]~0_combout ))))

	.dataa(\my_processor|isWRstatus~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[3]~3 .lut_mask = 16'h00AE;
defparam \my_processor|ctrl_writeReg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~41 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~41_combout  = (\my_regfile|bcw|bitcheck[1]~40_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & (!\my_processor|ctrl_writeReg[2]~2_combout  & !\my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_regfile|bcw|bitcheck[1]~40_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datac(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~41 .lut_mask = 16'h0002;
defparam \my_regfile|bcw|bitcheck[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[17]~38 (
// Equation(s):
// \my_regfile|bcw|bitcheck[17]~38_combout  = (\my_processor|ctrl_readRegA[4]~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [24] & !\my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[17]~38 .lut_mask = 16'hCDCD;
defparam \my_regfile|bcw|bitcheck[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[17]~39 (
// Equation(s):
// \my_regfile|bcw|bitcheck[17]~39_combout  = (\my_regfile|bcw|bitcheck[17]~37_combout  & ((\my_processor|checker|isSw~0_combout ) # ((!\my_processor|isWRstatus~2_combout  & \my_regfile|bcw|bitcheck[17]~38_combout ))))

	.dataa(\my_regfile|bcw|bitcheck[17]~37_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[17]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[17]~39 .lut_mask = 16'hA2A0;
defparam \my_regfile|bcw|bitcheck[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~559 (
// Equation(s):
// \my_regfile|data_readRegA[1]~559_combout  = (\my_regfile|bca|bitcheck[1]~48_combout  & ((\my_processor|ctrl_readRegA[4]~2_combout  & ((!\my_regfile|regWriteCheck_loop[17].dffei|q [1]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & 
// (!\my_regfile|regWriteCheck_loop[1].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[1]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~559 .lut_mask = 16'h0C44;
defparam \my_regfile|data_readRegA[1]~559 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~560 (
// Equation(s):
// \my_regfile|data_readRegA[1]~560_combout  = (\my_regfile|bca|bitcheck[25]~51_combout  & (!\my_regfile|data_readRegA[1]~559_combout  & ((\my_regfile|data_readRegA[1]~558_combout ) # (!\my_regfile|bca|bitcheck[5]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~51_combout  & (((\my_regfile|data_readRegA[1]~558_combout )) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_regfile|bca|bitcheck[25]~51_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~15_combout ),
	.datac(\my_regfile|data_readRegA[1]~558_combout ),
	.datad(\my_regfile|data_readRegA[1]~559_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~560 .lut_mask = 16'h51F3;
defparam \my_regfile|data_readRegA[1]~560 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[3]~48 (
// Equation(s):
// \my_regfile|bcw|bitcheck[3]~48_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_processor|checker|isSw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[3]~48 .lut_mask = 16'h0010;
defparam \my_regfile|bcw|bitcheck[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[3]~49 (
// Equation(s):
// \my_regfile|bcw|bitcheck[3]~49_combout  = (\my_processor|checker|isWriteReg~4_combout  & (!\my_processor|isWRstatus~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|bcw|bitcheck[3]~48_combout )))

	.dataa(\my_processor|checker|isWriteReg~4_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_regfile|bcw|bitcheck[3]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[3]~49 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[3]~55 (
// Equation(s):
// \my_regfile|bcw|bitcheck[3]~55_combout  = (\my_regfile|bcw|bitcheck[3]~49_combout  & (!\my_processor|ctrl_writeReg[2]~2_combout  & !\my_processor|ctrl_writeReg[3]~3_combout ))

	.dataa(\my_regfile|bcw|bitcheck[3]~49_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[3]~55 .lut_mask = 16'h000A;
defparam \my_regfile|bcw|bitcheck[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~561 (
// Equation(s):
// \my_regfile|data_readRegA[1]~561_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [1]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~561 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[1]~561 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[2]~45 (
// Equation(s):
// \my_regfile|bcw|bitcheck[2]~45_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_processor|checker|isSw~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[2]~45 .lut_mask = 16'h0001;
defparam \my_regfile|bcw|bitcheck[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[2]~46 (
// Equation(s):
// \my_regfile|bcw|bitcheck[2]~46_combout  = (\my_processor|checker|isWriteReg~4_combout  & (!\my_processor|isWRstatus~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|bcw|bitcheck[2]~45_combout )))

	.dataa(\my_processor|checker|isWriteReg~4_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_regfile|bcw|bitcheck[2]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[2]~46 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[2]~54 (
// Equation(s):
// \my_regfile|bcw|bitcheck[2]~54_combout  = (\my_regfile|bcw|bitcheck[2]~46_combout  & ((\my_processor|checker|isSw~0_combout ) # ((!\my_processor|isWRstatus~2_combout  & \my_regfile|bcw|bitcheck[17]~38_combout ))))

	.dataa(\my_regfile|bcw|bitcheck[2]~46_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[17]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[2]~54 .lut_mask = 16'hA2A0;
defparam \my_regfile|bcw|bitcheck[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~562 (
// Equation(s):
// \my_regfile|data_readRegA[1]~562_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[1]~561_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [1]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[1]~561_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~562 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[1]~562 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[4]~42 (
// Equation(s):
// \my_regfile|bcw|bitcheck[4]~42_combout  = (\my_processor|ctrl_readRegA[4]~0_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_imem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[4]~42 .lut_mask = 16'hCDCD;
defparam \my_regfile|bcw|bitcheck[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[4]~43 (
// Equation(s):
// \my_regfile|bcw|bitcheck[4]~43_combout  = (\my_processor|checker|isWriteReg~4_combout  & ((\my_processor|checker|isSw~0_combout ) # ((!\my_processor|isWRstatus~2_combout  & \my_regfile|bcw|bitcheck[4]~42_combout ))))

	.dataa(\my_processor|checker|isWriteReg~4_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|isWRstatus~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[4]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[4]~43 .lut_mask = 16'h8A88;
defparam \my_regfile|bcw|bitcheck[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[4]~44 (
// Equation(s):
// \my_regfile|bcw|bitcheck[4]~44_combout  = (\my_processor|ctrl_writeReg[2]~2_combout  & (\my_regfile|bcw|bitcheck[4]~43_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & !\my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[4]~43_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[4]~44 .lut_mask = 16'h0008;
defparam \my_regfile|bcw|bitcheck[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[6]~11 (
// Equation(s):
// \my_regfile|bca|bitcheck[6]~11_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # (((!\my_regfile|bca|bitcheck[7]~9_combout ) # (!\my_processor|ctrl_readRegA[1]~6_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[6]~11 .lut_mask = 16'hBFFF;
defparam \my_regfile|bca|bitcheck[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[6]~85 (
// Equation(s):
// \my_regfile|bcw|bitcheck[6]~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & ((\my_processor|checker|isAddi~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isAddi~0_combout  & 
// ((\my_processor|checker|isLw~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[6]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[6]~85 .lut_mask = 16'h7400;
defparam \my_regfile|bcw|bitcheck[6]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[6]~47 (
// Equation(s):
// \my_regfile|bcw|bitcheck[6]~47_combout  = (\my_regfile|bcw|bitcheck[2]~46_combout  & (!\my_processor|isWRstatus~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|bcw|bitcheck[6]~85_combout )))

	.dataa(\my_regfile|bcw|bitcheck[2]~46_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_regfile|bcw|bitcheck[6]~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[6]~47 .lut_mask = 16'h0200;
defparam \my_regfile|bcw|bitcheck[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~563 (
// Equation(s):
// \my_regfile|data_readRegA[1]~563_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [1])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [1] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [1]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~563 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[1]~563 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[7]~50 (
// Equation(s):
// \my_regfile|bcw|bitcheck[7]~50_combout  = (\my_processor|ctrl_writeReg[2]~2_combout  & (\my_regfile|bcw|bitcheck[3]~49_combout  & !\my_processor|ctrl_writeReg[3]~3_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[3]~49_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[7]~50 .lut_mask = 16'h0088;
defparam \my_regfile|bcw|bitcheck[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[8]~51 (
// Equation(s):
// \my_regfile|bcw|bitcheck[8]~51_combout  = (\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[4]~43_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & !\my_processor|ctrl_writeReg[2]~2_combout )))

	.dataa(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[4]~43_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[8]~51 .lut_mask = 16'h0008;
defparam \my_regfile|bcw|bitcheck[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[7]~14 (
// Equation(s):
// \my_regfile|bca|bitcheck[7]~14_combout  = (\my_regfile|bca|bitcheck[3]~49_combout  & \my_regfile|bca|bitcheck[7]~9_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[7]~14 .lut_mask = 16'h8888;
defparam \my_regfile|bca|bitcheck[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~564 (
// Equation(s):
// \my_regfile|data_readRegA[1]~564_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [1] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~564 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~564 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~565 (
// Equation(s):
// \my_regfile|data_readRegA[1]~565_combout  = (\my_regfile|data_readRegA[1]~560_combout  & (\my_regfile|data_readRegA[1]~562_combout  & (\my_regfile|data_readRegA[1]~563_combout  & \my_regfile|data_readRegA[1]~564_combout )))

	.dataa(\my_regfile|data_readRegA[1]~560_combout ),
	.datab(\my_regfile|data_readRegA[1]~562_combout ),
	.datac(\my_regfile|data_readRegA[1]~563_combout ),
	.datad(\my_regfile|data_readRegA[1]~564_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~565 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~565 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[9]~56 (
// Equation(s):
// \my_regfile|bcw|bitcheck[9]~56_combout  = (\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[1]~40_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & !\my_processor|ctrl_writeReg[2]~2_combout )))

	.dataa(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[1]~40_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[9]~56 .lut_mask = 16'h0008;
defparam \my_regfile|bcw|bitcheck[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[10]~87 (
// Equation(s):
// \my_regfile|bcw|bitcheck[10]~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & ((\my_processor|checker|isAddi~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isAddi~0_combout  & 
// ((\my_processor|checker|isLw~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[10]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[10]~87 .lut_mask = 16'h7400;
defparam \my_regfile|bcw|bitcheck[10]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[10]~57 (
// Equation(s):
// \my_regfile|bcw|bitcheck[10]~57_combout  = (\my_regfile|bcw|bitcheck[2]~46_combout  & (!\my_processor|isWRstatus~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|bcw|bitcheck[10]~87_combout )))

	.dataa(\my_regfile|bcw|bitcheck[2]~46_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|bcw|bitcheck[10]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[10]~57 .lut_mask = 16'h0200;
defparam \my_regfile|bcw|bitcheck[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~548 (
// Equation(s):
// \my_regfile|data_readRegA[1]~548_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [1] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~548 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~548 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[11]~58 (
// Equation(s):
// \my_regfile|bcw|bitcheck[11]~58_combout  = (\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[3]~49_combout  & !\my_processor|ctrl_writeReg[2]~2_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[3]~49_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[11]~58 .lut_mask = 16'h0088;
defparam \my_regfile|bcw|bitcheck[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[12]~59 (
// Equation(s):
// \my_regfile|bcw|bitcheck[12]~59_combout  = (\my_processor|ctrl_writeReg[2]~2_combout  & (\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[4]~43_combout  & !\my_processor|ctrl_writeReg[1]~1_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datac(\my_regfile|bcw|bitcheck[4]~43_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[12]~59 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~549 (
// Equation(s):
// \my_regfile|data_readRegA[1]~549_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [1] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~549 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~549 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[13]~60 (
// Equation(s):
// \my_regfile|bcw|bitcheck[13]~60_combout  = (\my_processor|ctrl_writeReg[2]~2_combout  & (\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[1]~40_combout  & !\my_processor|ctrl_writeReg[1]~1_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~40_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[13]~60 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[14]~61 (
// Equation(s):
// \my_regfile|bcw|bitcheck[14]~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_processor|ctrl_readRegA[4]~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [25]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[14]~61 .lut_mask = 16'h2020;
defparam \my_regfile|bcw|bitcheck[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[14]~62 (
// Equation(s):
// \my_regfile|bcw|bitcheck[14]~62_combout  = (\my_regfile|bcw|bitcheck[2]~46_combout  & (!\my_processor|checker|isSw~0_combout  & ((\my_processor|isWRstatus~2_combout ) # (\my_regfile|bcw|bitcheck[14]~61_combout ))))

	.dataa(\my_regfile|bcw|bitcheck[2]~46_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[14]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[14]~62 .lut_mask = 16'h0A08;
defparam \my_regfile|bcw|bitcheck[14]~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~550 (
// Equation(s):
// \my_regfile|data_readRegA[1]~550_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [1] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~550 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[15]~63 (
// Equation(s):
// \my_regfile|bcw|bitcheck[15]~63_combout  = (\my_processor|ctrl_writeReg[2]~2_combout  & (\my_processor|ctrl_writeReg[3]~3_combout  & \my_regfile|bcw|bitcheck[3]~49_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datac(\my_regfile|bcw|bitcheck[3]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[15]~63 .lut_mask = 16'h8080;
defparam \my_regfile|bcw|bitcheck[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~64 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~64_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_processor|checker|isSw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26] & !\my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~64 .lut_mask = 16'h0010;
defparam \my_regfile|bcw|bitcheck[16]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~65 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~65_combout  = (\my_processor|checker|isWriteReg~4_combout  & (!\my_processor|isWRstatus~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|bcw|bitcheck[16]~64_combout )))

	.dataa(\my_processor|checker|isWriteReg~4_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_regfile|bcw|bitcheck[16]~64_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~65 .lut_mask = 16'h0200;
defparam \my_regfile|bcw|bitcheck[16]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~66 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~66_combout  = (\my_regfile|bcw|bitcheck[16]~65_combout  & ((\my_processor|checker|isSw~0_combout ) # ((!\my_processor|isWRstatus~2_combout  & \my_regfile|bcw|bitcheck[17]~38_combout ))))

	.dataa(\my_regfile|bcw|bitcheck[16]~65_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[17]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~66 .lut_mask = 16'hA2A0;
defparam \my_regfile|bcw|bitcheck[16]~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~551 (
// Equation(s):
// \my_regfile|data_readRegA[1]~551_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [1] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~551 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~551 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~552 (
// Equation(s):
// \my_regfile|data_readRegA[1]~552_combout  = (\my_regfile|data_readRegA[1]~548_combout  & (\my_regfile|data_readRegA[1]~549_combout  & (\my_regfile|data_readRegA[1]~550_combout  & \my_regfile|data_readRegA[1]~551_combout )))

	.dataa(\my_regfile|data_readRegA[1]~548_combout ),
	.datab(\my_regfile|data_readRegA[1]~549_combout ),
	.datac(\my_regfile|data_readRegA[1]~550_combout ),
	.datad(\my_regfile|data_readRegA[1]~551_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~552 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~552 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~67 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~67_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_processor|checker|isSw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~67 .lut_mask = 16'h1000;
defparam \my_regfile|bcw|bitcheck[19]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~68 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~68_combout  = (\my_processor|checker|isWriteReg~4_combout  & (!\my_processor|isWRstatus~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|bcw|bitcheck[19]~67_combout )))

	.dataa(\my_processor|checker|isWriteReg~4_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_regfile|bcw|bitcheck[19]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~68 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[19]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~69 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~69_combout  = (\my_regfile|bcw|bitcheck[19]~68_combout  & ((\my_processor|checker|isSw~0_combout ) # ((!\my_processor|isWRstatus~2_combout  & \my_regfile|bcw|bitcheck[17]~38_combout ))))

	.dataa(\my_regfile|bcw|bitcheck[19]~68_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[17]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~69 .lut_mask = 16'hA2A0;
defparam \my_regfile|bcw|bitcheck[19]~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[18]~32 (
// Equation(s):
// \my_regfile|bca|bitcheck[18]~32_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # (((!\my_regfile|bca|bitcheck[19]~29_combout ) # (!\my_processor|ctrl_readRegA[1]~6_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[18]~32 .lut_mask = 16'hBFFF;
defparam \my_regfile|bca|bitcheck[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~70 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~70_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_processor|ctrl_readRegA[4]~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a 
// [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~70 .lut_mask = 16'h1000;
defparam \my_regfile|bcw|bitcheck[18]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~71 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~71_combout  = (\my_processor|checker|isWriteReg~4_combout  & (!\my_processor|checker|isSw~0_combout  & ((\my_processor|isWRstatus~2_combout ) # (\my_regfile|bcw|bitcheck[18]~70_combout ))))

	.dataa(\my_processor|checker|isWriteReg~4_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|isWRstatus~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[18]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~71 .lut_mask = 16'h2220;
defparam \my_regfile|bcw|bitcheck[18]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~72 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~72_combout  = (\my_regfile|bcw|bitcheck[18]~71_combout  & (!\my_processor|ctrl_writeReg[2]~2_combout  & !\my_processor|ctrl_writeReg[3]~3_combout ))

	.dataa(\my_regfile|bcw|bitcheck[18]~71_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~72 .lut_mask = 16'h000A;
defparam \my_regfile|bcw|bitcheck[18]~72 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~553 (
// Equation(s):
// \my_regfile|data_readRegA[1]~553_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [1] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~553 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~553 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[21]~86 (
// Equation(s):
// \my_regfile|bcw|bitcheck[21]~86_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & ((\my_processor|checker|isAddi~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isAddi~0_combout  & 
// ((\my_processor|checker|isLw~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[21]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[21]~86 .lut_mask = 16'h0074;
defparam \my_regfile|bcw|bitcheck[21]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[20]~73 (
// Equation(s):
// \my_regfile|bcw|bitcheck[20]~73_combout  = (\my_regfile|bcw|bitcheck[16]~65_combout  & (!\my_processor|isWRstatus~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|bcw|bitcheck[21]~86_combout )))

	.dataa(\my_regfile|bcw|bitcheck[16]~65_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|bcw|bitcheck[21]~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[20]~73 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[20]~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[22]~74 (
// Equation(s):
// \my_regfile|bcw|bitcheck[22]~74_combout  = (\my_processor|ctrl_writeReg[2]~2_combout  & (\my_regfile|bcw|bitcheck[18]~71_combout  & !\my_processor|ctrl_writeReg[3]~3_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[18]~71_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[22]~74 .lut_mask = 16'h0088;
defparam \my_regfile|bcw|bitcheck[22]~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~554 (
// Equation(s):
// \my_regfile|data_readRegA[1]~554_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [1])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [1] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [1]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~554 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[1]~554 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[23]~75 (
// Equation(s):
// \my_regfile|bcw|bitcheck[23]~75_combout  = (\my_regfile|bcw|bitcheck[19]~68_combout  & (!\my_processor|isWRstatus~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|bcw|bitcheck[21]~86_combout )))

	.dataa(\my_regfile|bcw|bitcheck[19]~68_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|bcw|bitcheck[21]~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[23]~75 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[23]~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[24]~76 (
// Equation(s):
// \my_regfile|bcw|bitcheck[24]~76_combout  = (\my_regfile|bcw|bitcheck[16]~65_combout  & (!\my_processor|isWRstatus~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|bcw|bitcheck[10]~87_combout )))

	.dataa(\my_regfile|bcw|bitcheck[16]~65_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|bcw|bitcheck[10]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[24]~76 .lut_mask = 16'h0200;
defparam \my_regfile|bcw|bitcheck[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~555 (
// Equation(s):
// \my_regfile|data_readRegA[1]~555_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [1] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~555 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~555 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[25]~77 (
// Equation(s):
// \my_regfile|bcw|bitcheck[25]~77_combout  = (\my_regfile|bcw|bitcheck[17]~37_combout  & (!\my_processor|isWRstatus~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|bcw|bitcheck[10]~87_combout )))

	.dataa(\my_regfile|bcw|bitcheck[17]~37_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|bcw|bitcheck[10]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[25]~77 .lut_mask = 16'h0200;
defparam \my_regfile|bcw|bitcheck[25]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[26]~40 (
// Equation(s):
// \my_regfile|bca|bitcheck[26]~40_combout  = (\my_processor|ctrl_readRegA[0]~5_combout ) # (((!\my_regfile|bca|bitcheck[27]~37_combout ) # (!\my_processor|ctrl_readRegA[1]~6_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegA[1]~6_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[26]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[26]~40 .lut_mask = 16'hBFFF;
defparam \my_regfile|bca|bitcheck[26]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[26]~78 (
// Equation(s):
// \my_regfile|bcw|bitcheck[26]~78_combout  = (\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[18]~71_combout  & !\my_processor|ctrl_writeReg[2]~2_combout ))

	.dataa(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[18]~71_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[26]~78 .lut_mask = 16'h0088;
defparam \my_regfile|bcw|bitcheck[26]~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~556 (
// Equation(s):
// \my_regfile|data_readRegA[1]~556_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [1] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~556 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~556 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~557 (
// Equation(s):
// \my_regfile|data_readRegA[1]~557_combout  = (\my_regfile|data_readRegA[1]~553_combout  & (\my_regfile|data_readRegA[1]~554_combout  & (\my_regfile|data_readRegA[1]~555_combout  & \my_regfile|data_readRegA[1]~556_combout )))

	.dataa(\my_regfile|data_readRegA[1]~553_combout ),
	.datab(\my_regfile|data_readRegA[1]~554_combout ),
	.datac(\my_regfile|data_readRegA[1]~555_combout ),
	.datad(\my_regfile|data_readRegA[1]~556_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~557 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[27]~79 (
// Equation(s):
// \my_regfile|bcw|bitcheck[27]~79_combout  = (\my_regfile|bcw|bitcheck[19]~68_combout  & (!\my_processor|isWRstatus~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|bcw|bitcheck[10]~87_combout )))

	.dataa(\my_regfile|bcw|bitcheck[19]~68_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|bcw|bitcheck[10]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[27]~79 .lut_mask = 16'h0200;
defparam \my_regfile|bcw|bitcheck[27]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[28]~80 (
// Equation(s):
// \my_regfile|bcw|bitcheck[28]~80_combout  = (\my_regfile|bcw|bitcheck[16]~65_combout  & (!\my_processor|checker|isSw~0_combout  & ((\my_processor|isWRstatus~2_combout ) # (\my_regfile|bcw|bitcheck[14]~61_combout ))))

	.dataa(\my_regfile|bcw|bitcheck[16]~65_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[14]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[28]~80 .lut_mask = 16'h0A08;
defparam \my_regfile|bcw|bitcheck[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~566 (
// Equation(s):
// \my_regfile|data_readRegA[1]~566_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [1] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~566 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~566 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[29]~81 (
// Equation(s):
// \my_regfile|bcw|bitcheck[29]~81_combout  = (\my_regfile|bcw|bitcheck[17]~37_combout  & (!\my_processor|checker|isSw~0_combout  & ((\my_processor|isWRstatus~2_combout ) # (\my_regfile|bcw|bitcheck[14]~61_combout ))))

	.dataa(\my_regfile|bcw|bitcheck[17]~37_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[14]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[29]~81 .lut_mask = 16'h0A08;
defparam \my_regfile|bcw|bitcheck[29]~81 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[30]~82 (
// Equation(s):
// \my_regfile|bcw|bitcheck[30]~82_combout  = (\my_processor|ctrl_writeReg[2]~2_combout  & (\my_processor|ctrl_writeReg[3]~3_combout  & \my_regfile|bcw|bitcheck[18]~71_combout ))

	.dataa(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datac(\my_regfile|bcw|bitcheck[18]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[30]~82 .lut_mask = 16'h8080;
defparam \my_regfile|bcw|bitcheck[30]~82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~567 (
// Equation(s):
// \my_regfile|data_readRegA[1]~567_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [1] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~567 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~567 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[31]~83 (
// Equation(s):
// \my_regfile|bcw|bitcheck[31]~83_combout  = (\my_regfile|bcw|bitcheck[19]~68_combout  & (!\my_processor|checker|isSw~0_combout  & ((\my_processor|isWRstatus~2_combout ) # (\my_regfile|bcw|bitcheck[14]~61_combout ))))

	.dataa(\my_regfile|bcw|bitcheck[19]~68_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_regfile|bcw|bitcheck[14]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[31]~83 .lut_mask = 16'h0A08;
defparam \my_regfile|bcw|bitcheck[31]~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~568 (
// Equation(s):
// \my_regfile|data_readRegA[1]~568_combout  = (\my_regfile|data_readRegA[1]~566_combout  & (\my_regfile|data_readRegA[1]~567_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [1]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[1]~566_combout ),
	.datab(\my_regfile|data_readRegA[1]~567_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~568 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[1]~568 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[1]~731 (
// Equation(s):
// \my_regfile|data_readRegA[1]~731_combout  = (\my_regfile|data_readRegA[1]~565_combout  & (\my_regfile|data_readRegA[1]~552_combout  & (\my_regfile|data_readRegA[1]~557_combout  & \my_regfile|data_readRegA[1]~568_combout )))

	.dataa(\my_regfile|data_readRegA[1]~565_combout ),
	.datab(\my_regfile|data_readRegA[1]~552_combout ),
	.datac(\my_regfile|data_readRegA[1]~557_combout ),
	.datad(\my_regfile|data_readRegA[1]~568_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~731_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~731 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~731 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[1]~35 (
// Equation(s):
// \my_processor|data[1]~35_combout  = (\my_regfile|data_readRegA[1]~731_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[1]~731_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[1]~35 .lut_mask = 16'hAAFF;
defparam \my_processor|data[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~577 (
// Equation(s):
// \my_regfile|data_readRegA[2]~577_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [2]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & 
// (\my_regfile|regWriteCheck_loop[5].dffei|q [2])))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~577 .lut_mask = 16'hFEDC;
defparam \my_regfile|data_readRegA[2]~577 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~578 (
// Equation(s):
// \my_regfile|data_readRegA[2]~578_combout  = (\my_regfile|bca|bitcheck[1]~48_combout  & ((\my_processor|ctrl_readRegA[4]~2_combout  & ((!\my_regfile|regWriteCheck_loop[17].dffei|q [2]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & 
// (!\my_regfile|regWriteCheck_loop[1].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[1]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~578 .lut_mask = 16'h0C44;
defparam \my_regfile|data_readRegA[2]~578 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~579 (
// Equation(s):
// \my_regfile|data_readRegA[2]~579_combout  = (\my_regfile|bca|bitcheck[25]~51_combout  & (!\my_regfile|data_readRegA[2]~578_combout  & ((\my_regfile|data_readRegA[2]~577_combout ) # (!\my_regfile|bca|bitcheck[5]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~51_combout  & (((\my_regfile|data_readRegA[2]~577_combout )) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_regfile|bca|bitcheck[25]~51_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~15_combout ),
	.datac(\my_regfile|data_readRegA[2]~577_combout ),
	.datad(\my_regfile|data_readRegA[2]~578_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~579 .lut_mask = 16'h51F3;
defparam \my_regfile|data_readRegA[2]~579 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~580 (
// Equation(s):
// \my_regfile|data_readRegA[2]~580_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [2]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~580 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[2]~580 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~581 (
// Equation(s):
// \my_regfile|data_readRegA[2]~581_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[2]~580_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [2]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[2]~580_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~581 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[2]~581 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~582 (
// Equation(s):
// \my_regfile|data_readRegA[2]~582_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [2])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [2] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [2]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~582 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[2]~582 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~583 (
// Equation(s):
// \my_regfile|data_readRegA[2]~583_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [2] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~583 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~583 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~584 (
// Equation(s):
// \my_regfile|data_readRegA[2]~584_combout  = (\my_regfile|data_readRegA[2]~579_combout  & (\my_regfile|data_readRegA[2]~581_combout  & (\my_regfile|data_readRegA[2]~582_combout  & \my_regfile|data_readRegA[2]~583_combout )))

	.dataa(\my_regfile|data_readRegA[2]~579_combout ),
	.datab(\my_regfile|data_readRegA[2]~581_combout ),
	.datac(\my_regfile|data_readRegA[2]~582_combout ),
	.datad(\my_regfile|data_readRegA[2]~583_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~584 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~584 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~569 (
// Equation(s):
// \my_regfile|data_readRegA[2]~569_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [2] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~569 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~569 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~570 (
// Equation(s):
// \my_regfile|data_readRegA[2]~570_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [2] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~570 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~570 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~571 (
// Equation(s):
// \my_regfile|data_readRegA[2]~571_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [2] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~571 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~571 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~572 (
// Equation(s):
// \my_regfile|data_readRegA[2]~572_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [2] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~572 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~572 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~573 (
// Equation(s):
// \my_regfile|data_readRegA[2]~573_combout  = (\my_regfile|data_readRegA[2]~569_combout  & (\my_regfile|data_readRegA[2]~570_combout  & (\my_regfile|data_readRegA[2]~571_combout  & \my_regfile|data_readRegA[2]~572_combout )))

	.dataa(\my_regfile|data_readRegA[2]~569_combout ),
	.datab(\my_regfile|data_readRegA[2]~570_combout ),
	.datac(\my_regfile|data_readRegA[2]~571_combout ),
	.datad(\my_regfile|data_readRegA[2]~572_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~573 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~573 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~585 (
// Equation(s):
// \my_regfile|data_readRegA[2]~585_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [2] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~585 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~585 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~586 (
// Equation(s):
// \my_regfile|data_readRegA[2]~586_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [2])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [2] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [2]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~586 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[2]~586 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~587 (
// Equation(s):
// \my_regfile|data_readRegA[2]~587_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [2] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~587 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~587 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~588 (
// Equation(s):
// \my_regfile|data_readRegA[2]~588_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [2] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~588 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~588 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~589 (
// Equation(s):
// \my_regfile|data_readRegA[2]~589_combout  = (\my_regfile|data_readRegA[2]~585_combout  & (\my_regfile|data_readRegA[2]~586_combout  & (\my_regfile|data_readRegA[2]~587_combout  & \my_regfile|data_readRegA[2]~588_combout )))

	.dataa(\my_regfile|data_readRegA[2]~585_combout ),
	.datab(\my_regfile|data_readRegA[2]~586_combout ),
	.datac(\my_regfile|data_readRegA[2]~587_combout ),
	.datad(\my_regfile|data_readRegA[2]~588_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~589 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~589 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~574 (
// Equation(s):
// \my_regfile|data_readRegA[2]~574_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [2] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~574 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~574 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~575 (
// Equation(s):
// \my_regfile|data_readRegA[2]~575_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [2] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [2] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~575 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[2]~575 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~576 (
// Equation(s):
// \my_regfile|data_readRegA[2]~576_combout  = (\my_regfile|data_readRegA[2]~574_combout  & (\my_regfile|data_readRegA[2]~575_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [2]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[2]~574_combout ),
	.datab(\my_regfile|data_readRegA[2]~575_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~576 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[2]~576 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[2]~732 (
// Equation(s):
// \my_regfile|data_readRegA[2]~732_combout  = (\my_regfile|data_readRegA[2]~584_combout  & (\my_regfile|data_readRegA[2]~573_combout  & (\my_regfile|data_readRegA[2]~589_combout  & \my_regfile|data_readRegA[2]~576_combout )))

	.dataa(\my_regfile|data_readRegA[2]~584_combout ),
	.datab(\my_regfile|data_readRegA[2]~573_combout ),
	.datac(\my_regfile|data_readRegA[2]~589_combout ),
	.datad(\my_regfile|data_readRegA[2]~576_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~732_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~732 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~732 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[2]~36 (
// Equation(s):
// \my_processor|data[2]~36_combout  = (\my_regfile|data_readRegA[2]~732_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[2]~732_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[2]~36 .lut_mask = 16'hAAFF;
defparam \my_processor|data[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~33 (
// Equation(s):
// \my_regfile|data_readRegA[31]~33_combout  = (\my_regfile|data_readRegA[31]~735_combout ) # ((\my_regfile|data_readRegA[31]~23_combout ) # (\my_regfile|data_readRegA[31]~32_combout ))

	.dataa(\my_regfile|data_readRegA[31]~735_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~33 .lut_mask = 16'hFEFE;
defparam \my_regfile|data_readRegA[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~603 (
// Equation(s):
// \my_regfile|data_readRegA[3]~603_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [3] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~603 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~604 (
// Equation(s):
// \my_regfile|data_readRegA[3]~604_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [3] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~604 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~605 (
// Equation(s):
// \my_regfile|data_readRegA[3]~605_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [3] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~605 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~606 (
// Equation(s):
// \my_regfile|data_readRegA[3]~606_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [3] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~606 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~607 (
// Equation(s):
// \my_regfile|data_readRegA[3]~607_combout  = (\my_regfile|data_readRegA[3]~603_combout  & (\my_regfile|data_readRegA[3]~604_combout  & (\my_regfile|data_readRegA[3]~605_combout  & \my_regfile|data_readRegA[3]~606_combout )))

	.dataa(\my_regfile|data_readRegA[3]~603_combout ),
	.datab(\my_regfile|data_readRegA[3]~604_combout ),
	.datac(\my_regfile|data_readRegA[3]~605_combout ),
	.datad(\my_regfile|data_readRegA[3]~606_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~607 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~598 (
// Equation(s):
// \my_regfile|data_readRegA[3]~598_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [3] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~598 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~599 (
// Equation(s):
// \my_regfile|data_readRegA[3]~599_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [3])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [3] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [3]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~599 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~600 (
// Equation(s):
// \my_regfile|data_readRegA[3]~600_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [3] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~600 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~601 (
// Equation(s):
// \my_regfile|data_readRegA[3]~601_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [3] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~601 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~602 (
// Equation(s):
// \my_regfile|data_readRegA[3]~602_combout  = (\my_regfile|data_readRegA[3]~598_combout  & (\my_regfile|data_readRegA[3]~599_combout  & (\my_regfile|data_readRegA[3]~600_combout  & \my_regfile|data_readRegA[3]~601_combout )))

	.dataa(\my_regfile|data_readRegA[3]~598_combout ),
	.datab(\my_regfile|data_readRegA[3]~599_combout ),
	.datac(\my_regfile|data_readRegA[3]~600_combout ),
	.datad(\my_regfile|data_readRegA[3]~601_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~602 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~608 (
// Equation(s):
// \my_regfile|data_readRegA[3]~608_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [3] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~608 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~609 (
// Equation(s):
// \my_regfile|data_readRegA[3]~609_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [3] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~609 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~609 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~610 (
// Equation(s):
// \my_regfile|data_readRegA[3]~610_combout  = (\my_regfile|data_readRegA[3]~608_combout  & (\my_regfile|data_readRegA[3]~609_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [3]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~608_combout ),
	.datab(\my_regfile|data_readRegA[3]~609_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~610 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[3]~610 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~733 (
// Equation(s):
// \my_regfile|data_readRegA[3]~733_combout  = (\my_regfile|data_readRegA[3]~597_combout  & (\my_regfile|data_readRegA[3]~607_combout  & (\my_regfile|data_readRegA[3]~602_combout  & \my_regfile|data_readRegA[3]~610_combout )))

	.dataa(\my_regfile|data_readRegA[3]~597_combout ),
	.datab(\my_regfile|data_readRegA[3]~607_combout ),
	.datac(\my_regfile|data_readRegA[3]~602_combout ),
	.datad(\my_regfile|data_readRegA[3]~610_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~733_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~733 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~733 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[3]~37 (
// Equation(s):
// \my_processor|data[3]~37_combout  = (\my_regfile|data_readRegA[3]~733_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[3]~733_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[3]~37 .lut_mask = 16'hAAFF;
defparam \my_processor|data[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~2_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~2 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegB[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[1]~46 (
// Equation(s):
// \my_regfile|bcb|bitcheck[1]~46_combout  = (!\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[3]~2_combout  & ((\my_processor|checker|isAddi~0_combout ) # (\my_processor|checker|isLw~0_combout ))))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[1]~46 .lut_mask = 16'h000E;
defparam \my_regfile|bcb|bitcheck[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[17]~6 (
// Equation(s):
// \my_regfile|bcb|bitcheck[17]~6_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_regfile|bcb|bitcheck[1]~46_combout  & (\my_processor|ctrl_readRegB[0]~3_combout  & !\my_processor|ctrl_readRegB[1]~4_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_regfile|bcb|bitcheck[1]~46_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[17]~6 .lut_mask = 16'h0080;
defparam \my_regfile|bcb|bitcheck[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~621 (
// Equation(s):
// \my_regfile|data_readRegB[4]~621_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [4])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [4])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~621 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[4]~621 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[5]~52 (
// Equation(s):
// \my_regfile|bcw|bitcheck[5]~52_combout  = (\my_processor|ctrl_writeReg[2]~2_combout  & (\my_regfile|bcw|bitcheck[1]~40_combout  & (!\my_processor|ctrl_writeReg[1]~1_combout  & !\my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_processor|ctrl_writeReg[2]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[1]~40_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~1_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[5]~52 .lut_mask = 16'h0008;
defparam \my_regfile|bcw|bitcheck[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[5]~9 (
// Equation(s):
// \my_regfile|bcb|bitcheck[5]~9_combout  = (\my_regfile|bcb|bitcheck[5]~7_combout  & (!\my_processor|ctrl_readRegB[4]~0_combout  & !\my_processor|ctrl_readRegB[3]~5_combout ))

	.dataa(\my_regfile|bcb|bitcheck[5]~7_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[5]~9 .lut_mask = 16'h000A;
defparam \my_regfile|bcb|bitcheck[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[21]~8 (
// Equation(s):
// \my_regfile|bcb|bitcheck[21]~8_combout  = (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|bcb|bitcheck[5]~7_combout  & !\my_processor|ctrl_readRegB[3]~5_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~7_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[3]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[21]~8 .lut_mask = 16'h0088;
defparam \my_regfile|bcb|bitcheck[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~622 (
// Equation(s):
// \my_regfile|data_readRegB[4]~622_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~622 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[4]~622 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[3]~47 (
// Equation(s):
// \my_regfile|bcb|bitcheck[3]~47_combout  = (\my_processor|checker|isAddi~0_combout  & (((\my_processor|ctrl_readRegB[0]~3_combout  & \my_processor|ctrl_readRegB[1]~4_combout )))) # (!\my_processor|checker|isAddi~0_combout  & 
// (((\my_processor|ctrl_readRegB[0]~3_combout  & \my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|checker|isLw~0_combout )))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[3]~47 .lut_mask = 16'hF111;
defparam \my_regfile|bcb|bitcheck[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~6 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~6_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_processor|checker|isI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~6 .lut_mask = 16'hAACC;
defparam \my_processor|ctrl_readRegB[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[3]~10 (
// Equation(s):
// \my_regfile|bcb|bitcheck[3]~10_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (!\my_processor|ctrl_readRegB[4]~6_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & !\my_processor|ctrl_readRegB[3]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~6_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[3]~10 .lut_mask = 16'h0002;
defparam \my_regfile|bcb|bitcheck[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~623 (
// Equation(s):
// \my_regfile|data_readRegB[4]~623_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [4]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~623 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[4]~623 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[0]~11 (
// Equation(s):
// \my_regfile|bcb|bitcheck[0]~11_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[0]~11 .lut_mask = 16'hEFFF;
defparam \my_regfile|bcb|bitcheck[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[2]~12 (
// Equation(s):
// \my_regfile|bcb|bitcheck[2]~12_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # (((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[2]~12 .lut_mask = 16'hBFFF;
defparam \my_regfile|bcb|bitcheck[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~624 (
// Equation(s):
// \my_regfile|data_readRegB[4]~624_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [4])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~624 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[4]~624 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~625 (
// Equation(s):
// \my_regfile|data_readRegB[4]~625_combout  = (\my_regfile|data_readRegB[4]~621_combout  & (\my_regfile|data_readRegB[4]~622_combout  & (\my_regfile|data_readRegB[4]~623_combout  & \my_regfile|data_readRegB[4]~624_combout )))

	.dataa(\my_regfile|data_readRegB[4]~621_combout ),
	.datab(\my_regfile|data_readRegB[4]~622_combout ),
	.datac(\my_regfile|data_readRegB[4]~623_combout ),
	.datad(\my_regfile|data_readRegB[4]~624_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~625 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~625 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[7]~13 (
// Equation(s):
// \my_regfile|bcb|bitcheck[7]~13_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (!\my_processor|ctrl_readRegB[4]~6_combout  & !\my_processor|ctrl_readRegB[3]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~6_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[7]~13 .lut_mask = 16'h0008;
defparam \my_regfile|bcb|bitcheck[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[4]~14 (
// Equation(s):
// \my_regfile|bcb|bitcheck[4]~14_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # ((!\my_regfile|bcb|bitcheck[7]~13_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[4]~14 .lut_mask = 16'hEFFF;
defparam \my_regfile|bcb|bitcheck[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[6]~15 (
// Equation(s):
// \my_regfile|bcb|bitcheck[6]~15_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # (((!\my_regfile|bcb|bitcheck[7]~13_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[6]~15 .lut_mask = 16'hBFFF;
defparam \my_regfile|bcb|bitcheck[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~626 (
// Equation(s):
// \my_regfile|data_readRegB[4]~626_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [4])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [4] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [4]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~626 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[4]~626 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~16 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~16_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[3]~2_combout  & (!\my_processor|ctrl_readRegB[4]~6_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~6_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~16 .lut_mask = 16'h0008;
defparam \my_regfile|bcb|bitcheck[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[8]~17 (
// Equation(s):
// \my_regfile|bcb|bitcheck[8]~17_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # ((!\my_regfile|bcb|bitcheck[11]~16_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[11]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[8]~17 .lut_mask = 16'hEFFF;
defparam \my_regfile|bcb|bitcheck[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[7]~18 (
// Equation(s):
// \my_regfile|bcb|bitcheck[7]~18_combout  = (\my_regfile|bcb|bitcheck[3]~47_combout  & \my_regfile|bcb|bitcheck[7]~13_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[7]~18 .lut_mask = 16'h8888;
defparam \my_regfile|bcb|bitcheck[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~627 (
// Equation(s):
// \my_regfile|data_readRegB[4]~627_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [4] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~627 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~627 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[10]~19 (
// Equation(s):
// \my_regfile|bcb|bitcheck[10]~19_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # (((!\my_regfile|bcb|bitcheck[11]~16_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[11]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[10]~19 .lut_mask = 16'hBFFF;
defparam \my_regfile|bcb|bitcheck[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[25]~20 (
// Equation(s):
// \my_regfile|bcb|bitcheck[25]~20_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[3]~2_combout  & (\my_processor|ctrl_readRegB[0]~3_combout  & !\my_processor|ctrl_readRegB[1]~4_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~2_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[25]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[25]~20 .lut_mask = 16'h0080;
defparam \my_regfile|bcb|bitcheck[25]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[9]~21 (
// Equation(s):
// \my_regfile|bcb|bitcheck[9]~21_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_regfile|bcb|bitcheck[25]~20_combout  & (!\my_processor|ctrl_readRegB[4]~0_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_regfile|bcb|bitcheck[25]~20_combout ),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[9]~21 .lut_mask = 16'h0008;
defparam \my_regfile|bcb|bitcheck[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~628 (
// Equation(s):
// \my_regfile|data_readRegB[4]~628_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [4] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~628 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~628 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[15]~22 (
// Equation(s):
// \my_regfile|bcb|bitcheck[15]~22_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & (\my_processor|ctrl_readRegB[3]~2_combout  & !\my_processor|ctrl_readRegB[4]~6_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[15]~22 .lut_mask = 16'h0080;
defparam \my_regfile|bcb|bitcheck[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[12]~23 (
// Equation(s):
// \my_regfile|bcb|bitcheck[12]~23_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # ((!\my_regfile|bcb|bitcheck[15]~22_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[15]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[12]~23 .lut_mask = 16'hEFFF;
defparam \my_regfile|bcb|bitcheck[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[11]~24 (
// Equation(s):
// \my_regfile|bcb|bitcheck[11]~24_combout  = (\my_regfile|bcb|bitcheck[3]~47_combout  & \my_regfile|bcb|bitcheck[11]~16_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[11]~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[11]~24 .lut_mask = 16'h8888;
defparam \my_regfile|bcb|bitcheck[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~629 (
// Equation(s):
// \my_regfile|data_readRegB[4]~629_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [4] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~629 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~629 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[14]~25 (
// Equation(s):
// \my_regfile|bcb|bitcheck[14]~25_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # (((!\my_regfile|bcb|bitcheck[15]~22_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[15]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[14]~25 .lut_mask = 16'hBFFF;
defparam \my_regfile|bcb|bitcheck[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[13]~26 (
// Equation(s):
// \my_regfile|bcb|bitcheck[13]~26_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[3]~2_combout  & (\my_regfile|bcb|bitcheck[5]~7_combout  & !\my_processor|ctrl_readRegB[4]~6_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~2_combout ),
	.datac(\my_regfile|bcb|bitcheck[5]~7_combout ),
	.datad(\my_processor|ctrl_readRegB[4]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[13]~26 .lut_mask = 16'h0080;
defparam \my_regfile|bcb|bitcheck[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~630 (
// Equation(s):
// \my_regfile|data_readRegB[4]~630_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [4] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~630 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~630 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[19]~27 (
// Equation(s):
// \my_regfile|bcb|bitcheck[19]~27_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[4]~6_combout  & (!\my_processor|ctrl_readRegB[2]~1_combout  & !\my_processor|ctrl_readRegB[3]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~6_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[19]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[19]~27 .lut_mask = 16'h0008;
defparam \my_regfile|bcb|bitcheck[19]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[16]~28 (
// Equation(s):
// \my_regfile|bcb|bitcheck[16]~28_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # ((!\my_regfile|bcb|bitcheck[19]~27_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[19]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[16]~28 .lut_mask = 16'hEFFF;
defparam \my_regfile|bcb|bitcheck[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[15]~29 (
// Equation(s):
// \my_regfile|bcb|bitcheck[15]~29_combout  = (\my_regfile|bcb|bitcheck[3]~47_combout  & \my_regfile|bcb|bitcheck[15]~22_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[15]~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[15]~29 .lut_mask = 16'h8888;
defparam \my_regfile|bcb|bitcheck[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~631 (
// Equation(s):
// \my_regfile|data_readRegB[4]~631_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [4] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~631 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~631 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~632 (
// Equation(s):
// \my_regfile|data_readRegB[4]~632_combout  = (\my_regfile|data_readRegB[4]~628_combout  & (\my_regfile|data_readRegB[4]~629_combout  & (\my_regfile|data_readRegB[4]~630_combout  & \my_regfile|data_readRegB[4]~631_combout )))

	.dataa(\my_regfile|data_readRegB[4]~628_combout ),
	.datab(\my_regfile|data_readRegB[4]~629_combout ),
	.datac(\my_regfile|data_readRegB[4]~630_combout ),
	.datad(\my_regfile|data_readRegB[4]~631_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~632 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~632 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~633 (
// Equation(s):
// \my_regfile|data_readRegB[4]~633_combout  = (\my_regfile|data_readRegB[4]~625_combout  & (\my_regfile|data_readRegB[4]~626_combout  & (\my_regfile|data_readRegB[4]~627_combout  & \my_regfile|data_readRegB[4]~632_combout )))

	.dataa(\my_regfile|data_readRegB[4]~625_combout ),
	.datab(\my_regfile|data_readRegB[4]~626_combout ),
	.datac(\my_regfile|data_readRegB[4]~627_combout ),
	.datad(\my_regfile|data_readRegB[4]~632_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~633 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~633 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[18]~30 (
// Equation(s):
// \my_regfile|bcb|bitcheck[18]~30_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # (((!\my_regfile|bcb|bitcheck[19]~27_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[19]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[18]~30 .lut_mask = 16'hBFFF;
defparam \my_regfile|bcb|bitcheck[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[19]~31 (
// Equation(s):
// \my_regfile|bcb|bitcheck[19]~31_combout  = (\my_regfile|bcb|bitcheck[3]~47_combout  & \my_regfile|bcb|bitcheck[19]~27_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[19]~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[19]~31 .lut_mask = 16'h8888;
defparam \my_regfile|bcb|bitcheck[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~634 (
// Equation(s):
// \my_regfile|data_readRegB[4]~634_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [4] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~634 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~634 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[23]~32 (
// Equation(s):
// \my_regfile|bcb|bitcheck[23]~32_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[4]~6_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & !\my_processor|ctrl_readRegB[3]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~6_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[3]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[23]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[23]~32 .lut_mask = 16'h0080;
defparam \my_regfile|bcb|bitcheck[23]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[20]~33 (
// Equation(s):
// \my_regfile|bcb|bitcheck[20]~33_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # ((!\my_regfile|bcb|bitcheck[23]~32_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[20]~33 .lut_mask = 16'hEFFF;
defparam \my_regfile|bcb|bitcheck[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[22]~34 (
// Equation(s):
// \my_regfile|bcb|bitcheck[22]~34_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # (((!\my_regfile|bcb|bitcheck[23]~32_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[23]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[22]~34 .lut_mask = 16'hBFFF;
defparam \my_regfile|bcb|bitcheck[22]~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~635 (
// Equation(s):
// \my_regfile|data_readRegB[4]~635_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [4])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [4] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [4]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~635 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[4]~635 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[27]~35 (
// Equation(s):
// \my_regfile|bcb|bitcheck[27]~35_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[4]~6_combout  & (\my_processor|ctrl_readRegB[3]~2_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~6_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~2_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[27]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[27]~35 .lut_mask = 16'h0080;
defparam \my_regfile|bcb|bitcheck[27]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[24]~36 (
// Equation(s):
// \my_regfile|bcb|bitcheck[24]~36_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # ((!\my_regfile|bcb|bitcheck[27]~35_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[27]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[24]~36 .lut_mask = 16'hEFFF;
defparam \my_regfile|bcb|bitcheck[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[23]~37 (
// Equation(s):
// \my_regfile|bcb|bitcheck[23]~37_combout  = (\my_regfile|bcb|bitcheck[3]~47_combout  & \my_regfile|bcb|bitcheck[23]~32_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[23]~37 .lut_mask = 16'h8888;
defparam \my_regfile|bcb|bitcheck[23]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~636 (
// Equation(s):
// \my_regfile|data_readRegB[4]~636_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [4] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~636 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~636 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[26]~38 (
// Equation(s):
// \my_regfile|bcb|bitcheck[26]~38_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # (((!\my_regfile|bcb|bitcheck[27]~35_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[27]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[26]~38 .lut_mask = 16'hBFFF;
defparam \my_regfile|bcb|bitcheck[26]~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[25]~39 (
// Equation(s):
// \my_regfile|bcb|bitcheck[25]~39_combout  = (\my_processor|ctrl_readRegA[4]~1_combout  & (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|bcb|bitcheck[25]~20_combout  & !\my_processor|ctrl_readRegB[2]~1_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datac(\my_regfile|bcb|bitcheck[25]~20_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[25]~39 .lut_mask = 16'h0080;
defparam \my_regfile|bcb|bitcheck[25]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~637 (
// Equation(s):
// \my_regfile|data_readRegB[4]~637_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [4] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~637 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~637 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~638 (
// Equation(s):
// \my_regfile|data_readRegB[4]~638_combout  = (\my_regfile|data_readRegB[4]~634_combout  & (\my_regfile|data_readRegB[4]~635_combout  & (\my_regfile|data_readRegB[4]~636_combout  & \my_regfile|data_readRegB[4]~637_combout )))

	.dataa(\my_regfile|data_readRegB[4]~634_combout ),
	.datab(\my_regfile|data_readRegB[4]~635_combout ),
	.datac(\my_regfile|data_readRegB[4]~636_combout ),
	.datad(\my_regfile|data_readRegB[4]~637_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~638 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[4]~638 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[31]~40 (
// Equation(s):
// \my_regfile|bcb|bitcheck[31]~40_combout  = ((\my_processor|ctrl_readRegB[4]~6_combout  & (\my_processor|ctrl_readRegB[2]~1_combout  & \my_processor|ctrl_readRegB[3]~2_combout ))) # (!\my_processor|ctrl_readRegA[4]~1_combout )

	.dataa(\my_processor|ctrl_readRegB[4]~6_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[31]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[31]~40 .lut_mask = 16'h80FF;
defparam \my_regfile|bcb|bitcheck[31]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[28]~41 (
// Equation(s):
// \my_regfile|bcb|bitcheck[28]~41_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # ((\my_processor|ctrl_readRegB[1]~4_combout ) # ((!\my_regfile|bcb|bitcheck[31]~40_combout ) # (!\my_processor|ctrl_readRegA[4]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datad(\my_regfile|bcb|bitcheck[31]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[28]~41 .lut_mask = 16'hEFFF;
defparam \my_regfile|bcb|bitcheck[28]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[27]~42 (
// Equation(s):
// \my_regfile|bcb|bitcheck[27]~42_combout  = (\my_regfile|bcb|bitcheck[3]~47_combout  & \my_regfile|bcb|bitcheck[27]~35_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~35_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[27]~42 .lut_mask = 16'h8888;
defparam \my_regfile|bcb|bitcheck[27]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~639 (
// Equation(s):
// \my_regfile|data_readRegB[4]~639_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [4] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~639 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~639 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[30]~43 (
// Equation(s):
// \my_regfile|bcb|bitcheck[30]~43_combout  = (\my_processor|ctrl_readRegB[0]~3_combout ) # (((!\my_regfile|bcb|bitcheck[31]~40_combout ) # (!\my_processor|ctrl_readRegB[1]~4_combout )) # (!\my_processor|ctrl_readRegA[4]~1_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_regfile|bcb|bitcheck[31]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[30]~43 .lut_mask = 16'hBFFF;
defparam \my_regfile|bcb|bitcheck[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[29]~44 (
// Equation(s):
// \my_regfile|bcb|bitcheck[29]~44_combout  = (\my_processor|ctrl_readRegB[4]~0_combout  & (\my_processor|ctrl_readRegB[3]~5_combout  & \my_regfile|bcb|bitcheck[5]~7_combout ))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~5_combout ),
	.datac(\my_regfile|bcb|bitcheck[5]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[29]~44 .lut_mask = 16'h8080;
defparam \my_regfile|bcb|bitcheck[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~640 (
// Equation(s):
// \my_regfile|data_readRegB[4]~640_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [4] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [4] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~640 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[4]~640 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcb|bitcheck[31]~45 (
// Equation(s):
// \my_regfile|bcb|bitcheck[31]~45_combout  = (\my_regfile|bcb|bitcheck[3]~47_combout  & \my_regfile|bcb|bitcheck[31]~40_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[31]~40_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcb|bitcheck[31]~45 .lut_mask = 16'h8888;
defparam \my_regfile|bcb|bitcheck[31]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~641 (
// Equation(s):
// \my_regfile|data_readRegB[4]~641_combout  = (\my_regfile|data_readRegB[4]~639_combout  & (\my_regfile|data_readRegB[4]~640_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [4]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[4]~639_combout ),
	.datab(\my_regfile|data_readRegB[4]~640_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~641 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[4]~641 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[4]~709 (
// Equation(s):
// \my_regfile|data_readRegB[4]~709_combout  = (\my_regfile|data_readRegB[4]~633_combout  & (\my_regfile|data_readRegB[4]~638_combout  & \my_regfile|data_readRegB[4]~641_combout ))

	.dataa(\my_regfile|data_readRegB[4]~633_combout ),
	.datab(\my_regfile|data_readRegB[4]~638_combout ),
	.datac(\my_regfile|data_readRegB[4]~641_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~709 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[4]~709 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~24 (
// Equation(s):
// \my_regfile|data_readRegB[31]~24_combout  = (\my_regfile|bcb|bitcheck[21]~8_combout ) # ((\my_regfile|bcb|bitcheck[9]~21_combout ) # ((\my_regfile|bcb|bitcheck[25]~39_combout ) # (\my_regfile|bcb|bitcheck[29]~44_combout )))

	.dataa(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.datab(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.datac(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~24 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~25 (
// Equation(s):
// \my_regfile|data_readRegB[31]~25_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & (\my_regfile|bcb|bitcheck[2]~12_combout  & (\my_regfile|bcb|bitcheck[4]~14_combout  & \my_regfile|bcb|bitcheck[6]~15_combout )))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datad(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~25 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~742 (
// Equation(s):
// \my_regfile|data_readRegB[31]~742_combout  = ((\my_regfile|bcb|bitcheck[3]~47_combout  & ((\my_regfile|bcb|bitcheck[7]~13_combout ) # (\my_regfile|bcb|bitcheck[3]~10_combout )))) # (!\my_regfile|data_readRegB[31]~25_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[7]~13_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.datad(\my_regfile|data_readRegB[31]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~742_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~742 .lut_mask = 16'hA8FF;
defparam \my_regfile|data_readRegB[31]~742 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~26 (
// Equation(s):
// \my_regfile|data_readRegB[31]~26_combout  = (\my_regfile|bcb|bitcheck[11]~24_combout ) # ((\my_regfile|bcb|bitcheck[13]~26_combout ) # ((\my_regfile|bcb|bitcheck[15]~29_combout ) # (!\my_regfile|bcb|bitcheck[14]~25_combout )))

	.dataa(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.datab(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.datac(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.datad(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~26 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~27 (
// Equation(s):
// \my_regfile|data_readRegB[31]~27_combout  = (\my_regfile|data_readRegB[31]~26_combout ) # (((!\my_regfile|bcb|bitcheck[12]~23_combout ) # (!\my_regfile|bcb|bitcheck[10]~19_combout )) # (!\my_regfile|bcb|bitcheck[8]~17_combout ))

	.dataa(\my_regfile|data_readRegB[31]~26_combout ),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datad(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~27 .lut_mask = 16'hBFFF;
defparam \my_regfile|data_readRegB[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~28 (
// Equation(s):
// \my_regfile|data_readRegB[31]~28_combout  = ((!\my_regfile|bcb|bitcheck[20]~33_combout ) # (!\my_regfile|bcb|bitcheck[18]~30_combout )) # (!\my_regfile|bcb|bitcheck[16]~28_combout )

	.dataa(gnd),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datad(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~28 .lut_mask = 16'h3FFF;
defparam \my_regfile|data_readRegB[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~29 (
// Equation(s):
// \my_regfile|data_readRegB[31]~29_combout  = (\my_regfile|bcb|bitcheck[19]~31_combout ) # ((\my_regfile|bcb|bitcheck[23]~37_combout ) # ((\my_regfile|data_readRegB[31]~28_combout ) # (!\my_regfile|bcb|bitcheck[22]~34_combout )))

	.dataa(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.datab(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~29 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegB[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~30 (
// Equation(s):
// \my_regfile|data_readRegB[31]~30_combout  = ((\my_regfile|bcb|bitcheck[3]~47_combout  & ((\my_regfile|bcb|bitcheck[27]~35_combout ) # (\my_regfile|bcb|bitcheck[31]~40_combout )))) # (!\my_regfile|bcb|bitcheck[30]~43_combout )

	.dataa(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datab(\my_regfile|bcb|bitcheck[27]~35_combout ),
	.datac(\my_regfile|bcb|bitcheck[31]~40_combout ),
	.datad(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~30 .lut_mask = 16'hA8FF;
defparam \my_regfile|data_readRegB[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~31 (
// Equation(s):
// \my_regfile|data_readRegB[31]~31_combout  = (\my_regfile|data_readRegB[31]~30_combout ) # (((!\my_regfile|bcb|bitcheck[28]~41_combout ) # (!\my_regfile|bcb|bitcheck[26]~38_combout )) # (!\my_regfile|bcb|bitcheck[24]~36_combout ))

	.dataa(\my_regfile|data_readRegB[31]~30_combout ),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datad(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~31 .lut_mask = 16'hBFFF;
defparam \my_regfile|data_readRegB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~32 (
// Equation(s):
// \my_regfile|data_readRegB[31]~32_combout  = (\my_regfile|data_readRegB[31]~742_combout ) # ((\my_regfile|data_readRegB[31]~27_combout ) # ((\my_regfile|data_readRegB[31]~29_combout ) # (\my_regfile|data_readRegB[31]~31_combout )))

	.dataa(\my_regfile|data_readRegB[31]~742_combout ),
	.datab(\my_regfile|data_readRegB[31]~27_combout ),
	.datac(\my_regfile|data_readRegB[31]~29_combout ),
	.datad(\my_regfile|data_readRegB[31]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~32 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~33 (
// Equation(s):
// \my_regfile|data_readRegB[31]~33_combout  = (\my_regfile|bcb|bitcheck[17]~6_combout ) # ((\my_regfile|bcb|bitcheck[5]~9_combout ) # ((\my_regfile|data_readRegB[31]~24_combout ) # (\my_regfile|data_readRegB[31]~32_combout )))

	.dataa(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datac(\my_regfile|data_readRegB[31]~24_combout ),
	.datad(\my_regfile|data_readRegB[31]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~33 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegB[31]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[4]~27 (
// Equation(s):
// \my_processor|dataB[4]~27_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[4]~709_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_regfile|data_readRegB[4]~709_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[4]~27 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~72 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~72_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~72 .lut_mask = 16'h000F;
defparam \my_processor|ALUOper|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~44 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[1]~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] 
// & ((\my_processor|dataA[3]~59_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[1]~53_combout ),
	.datac(\my_processor|dataA[3]~59_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~44 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~45 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[2]~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[4]~61_combout )))

	.dataa(\my_processor|dataA[2]~56_combout ),
	.datab(\my_processor|dataA[4]~61_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~45 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~46 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~46_combout  = (\my_processor|ALUOper|ShiftLeft0~44_combout ) # ((\my_processor|ALUOper|ShiftLeft0~45_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~46 .lut_mask = 16'hAAEE;
defparam \my_processor|ALUOper|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~86 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[0]~50_combout  & (\my_processor|ALUOper|ShiftLeft0~72_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|ALUOper|ShiftLeft0~46_combout ))))

	.dataa(\my_processor|dataA[0]~50_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~86 .lut_mask = 16'h88F0;
defparam \my_processor|ALUOper|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~105 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~105_combout  = (\my_processor|ALUOper|ShiftLeft0~86_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~105 .lut_mask = 16'h00AA;
defparam \my_processor|ALUOper|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~599 (
// Equation(s):
// \my_regfile|data_readRegB[3]~599_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [3])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [3])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~599 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~600 (
// Equation(s):
// \my_regfile|data_readRegB[3]~600_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [3]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~600 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~601 (
// Equation(s):
// \my_regfile|data_readRegB[3]~601_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [3]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~601 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~602 (
// Equation(s):
// \my_regfile|data_readRegB[3]~602_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & (\my_regfile|data_readRegB[3]~601_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [3]))))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|data_readRegB[3]~601_combout ),
	.datac(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~602 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegB[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~603 (
// Equation(s):
// \my_regfile|data_readRegB[3]~603_combout  = (\my_regfile|data_readRegB[3]~599_combout  & (\my_regfile|data_readRegB[3]~600_combout  & \my_regfile|data_readRegB[3]~602_combout ))

	.dataa(\my_regfile|data_readRegB[3]~599_combout ),
	.datab(\my_regfile|data_readRegB[3]~600_combout ),
	.datac(\my_regfile|data_readRegB[3]~602_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~603 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~604 (
// Equation(s):
// \my_regfile|data_readRegB[3]~604_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [3])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [3] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [3]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~604 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[3]~604 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~605 (
// Equation(s):
// \my_regfile|data_readRegB[3]~605_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [3] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~605 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~605 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~606 (
// Equation(s):
// \my_regfile|data_readRegB[3]~606_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [3] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~606 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~606 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~607 (
// Equation(s):
// \my_regfile|data_readRegB[3]~607_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [3] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~607 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~607 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~608 (
// Equation(s):
// \my_regfile|data_readRegB[3]~608_combout  = (\my_regfile|data_readRegB[3]~604_combout  & (\my_regfile|data_readRegB[3]~605_combout  & (\my_regfile|data_readRegB[3]~606_combout  & \my_regfile|data_readRegB[3]~607_combout )))

	.dataa(\my_regfile|data_readRegB[3]~604_combout ),
	.datab(\my_regfile|data_readRegB[3]~605_combout ),
	.datac(\my_regfile|data_readRegB[3]~606_combout ),
	.datad(\my_regfile|data_readRegB[3]~607_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~608 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~608 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~609 (
// Equation(s):
// \my_regfile|data_readRegB[3]~609_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [3] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~609 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~609 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~610 (
// Equation(s):
// \my_regfile|data_readRegB[3]~610_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [3] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~610 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~610 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~611 (
// Equation(s):
// \my_regfile|data_readRegB[3]~611_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [3] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~611 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~611 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~612 (
// Equation(s):
// \my_regfile|data_readRegB[3]~612_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [3])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [3] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [3]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~612 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[3]~612 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~613 (
// Equation(s):
// \my_regfile|data_readRegB[3]~613_combout  = (\my_regfile|data_readRegB[3]~609_combout  & (\my_regfile|data_readRegB[3]~610_combout  & (\my_regfile|data_readRegB[3]~611_combout  & \my_regfile|data_readRegB[3]~612_combout )))

	.dataa(\my_regfile|data_readRegB[3]~609_combout ),
	.datab(\my_regfile|data_readRegB[3]~610_combout ),
	.datac(\my_regfile|data_readRegB[3]~611_combout ),
	.datad(\my_regfile|data_readRegB[3]~612_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~613 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~613 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~614 (
// Equation(s):
// \my_regfile|data_readRegB[3]~614_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [3] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~614 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~614 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~615 (
// Equation(s):
// \my_regfile|data_readRegB[3]~615_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [3] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~615 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~615 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~616 (
// Equation(s):
// \my_regfile|data_readRegB[3]~616_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [3] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~616 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~616 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~617 (
// Equation(s):
// \my_regfile|data_readRegB[3]~617_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [3] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [3] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~617 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[3]~617 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~618 (
// Equation(s):
// \my_regfile|data_readRegB[3]~618_combout  = (\my_regfile|data_readRegB[3]~616_combout  & (\my_regfile|data_readRegB[3]~617_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [3]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[3]~616_combout ),
	.datab(\my_regfile|data_readRegB[3]~617_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~618 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[3]~618 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~619 (
// Equation(s):
// \my_regfile|data_readRegB[3]~619_combout  = (\my_regfile|data_readRegB[3]~614_combout  & (\my_regfile|data_readRegB[3]~615_combout  & \my_regfile|data_readRegB[3]~618_combout ))

	.dataa(\my_regfile|data_readRegB[3]~614_combout ),
	.datab(\my_regfile|data_readRegB[3]~615_combout ),
	.datac(\my_regfile|data_readRegB[3]~618_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~619 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[3]~619 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[3]~620 (
// Equation(s):
// \my_regfile|data_readRegB[3]~620_combout  = (\my_regfile|data_readRegB[3]~603_combout  & (\my_regfile|data_readRegB[3]~608_combout  & (\my_regfile|data_readRegB[3]~613_combout  & \my_regfile|data_readRegB[3]~619_combout )))

	.dataa(\my_regfile|data_readRegB[3]~603_combout ),
	.datab(\my_regfile|data_readRegB[3]~608_combout ),
	.datac(\my_regfile|data_readRegB[3]~613_combout ),
	.datad(\my_regfile|data_readRegB[3]~619_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~620 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[3]~620 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[3]~28 (
// Equation(s):
// \my_processor|dataB[3]~28_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[3]~620_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_regfile|data_readRegB[3]~620_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[3]~28 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A92;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[2]~29 (
// Equation(s):
// \my_processor|dataB[2]~29_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[2]~598_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_regfile|data_readRegB[2]~598_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[2]~29 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A804;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[1]~30 (
// Equation(s):
// \my_processor|dataB[1]~30_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[1]~576_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_regfile|data_readRegB[1]~576_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[1]~30 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005C06;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[0]~31 (
// Equation(s):
// \my_processor|dataB[0]~31_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[0]~554_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_regfile|data_readRegB[0]~554_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[0]~31 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~0 (
// Equation(s):
// \my_processor|ALUOper|Add1~0_combout  = (\my_processor|dataA[0]~50_combout  & ((GND) # (!\my_processor|dataB[0]~31_combout ))) # (!\my_processor|dataA[0]~50_combout  & (\my_processor|dataB[0]~31_combout  $ (GND)))
// \my_processor|ALUOper|Add1~1  = CARRY((\my_processor|dataA[0]~50_combout ) # (!\my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataA[0]~50_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Add1~0_combout ),
	.cout(\my_processor|ALUOper|Add1~1 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~0 .lut_mask = 16'h66BB;
defparam \my_processor|ALUOper|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~2 (
// Equation(s):
// \my_processor|ALUOper|Add1~2_combout  = (\my_processor|dataA[1]~53_combout  & ((\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add1~1 )) # (!\my_processor|dataB[1]~30_combout  & (\my_processor|ALUOper|Add1~1  & VCC)))) # 
// (!\my_processor|dataA[1]~53_combout  & ((\my_processor|dataB[1]~30_combout  & ((\my_processor|ALUOper|Add1~1 ) # (GND))) # (!\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add1~1 ))))
// \my_processor|ALUOper|Add1~3  = CARRY((\my_processor|dataA[1]~53_combout  & (\my_processor|dataB[1]~30_combout  & !\my_processor|ALUOper|Add1~1 )) # (!\my_processor|dataA[1]~53_combout  & ((\my_processor|dataB[1]~30_combout ) # 
// (!\my_processor|ALUOper|Add1~1 ))))

	.dataa(\my_processor|dataA[1]~53_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~1 ),
	.combout(\my_processor|ALUOper|Add1~2_combout ),
	.cout(\my_processor|ALUOper|Add1~3 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~2 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~4 (
// Equation(s):
// \my_processor|ALUOper|Add1~4_combout  = ((\my_processor|dataA[2]~56_combout  $ (\my_processor|dataB[2]~29_combout  $ (\my_processor|ALUOper|Add1~3 )))) # (GND)
// \my_processor|ALUOper|Add1~5  = CARRY((\my_processor|dataA[2]~56_combout  & ((!\my_processor|ALUOper|Add1~3 ) # (!\my_processor|dataB[2]~29_combout ))) # (!\my_processor|dataA[2]~56_combout  & (!\my_processor|dataB[2]~29_combout  & 
// !\my_processor|ALUOper|Add1~3 )))

	.dataa(\my_processor|dataA[2]~56_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~3 ),
	.combout(\my_processor|ALUOper|Add1~4_combout ),
	.cout(\my_processor|ALUOper|Add1~5 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~4 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~6 (
// Equation(s):
// \my_processor|ALUOper|Add1~6_combout  = (\my_processor|dataA[3]~59_combout  & ((\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add1~5 )) # (!\my_processor|dataB[3]~28_combout  & (\my_processor|ALUOper|Add1~5  & VCC)))) # 
// (!\my_processor|dataA[3]~59_combout  & ((\my_processor|dataB[3]~28_combout  & ((\my_processor|ALUOper|Add1~5 ) # (GND))) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add1~5 ))))
// \my_processor|ALUOper|Add1~7  = CARRY((\my_processor|dataA[3]~59_combout  & (\my_processor|dataB[3]~28_combout  & !\my_processor|ALUOper|Add1~5 )) # (!\my_processor|dataA[3]~59_combout  & ((\my_processor|dataB[3]~28_combout ) # 
// (!\my_processor|ALUOper|Add1~5 ))))

	.dataa(\my_processor|dataA[3]~59_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~5 ),
	.combout(\my_processor|ALUOper|Add1~6_combout ),
	.cout(\my_processor|ALUOper|Add1~7 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~6 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~8 (
// Equation(s):
// \my_processor|ALUOper|Add1~8_combout  = ((\my_processor|dataA[4]~61_combout  $ (\my_processor|dataB[4]~27_combout  $ (\my_processor|ALUOper|Add1~7 )))) # (GND)
// \my_processor|ALUOper|Add1~9  = CARRY((\my_processor|dataA[4]~61_combout  & ((!\my_processor|ALUOper|Add1~7 ) # (!\my_processor|dataB[4]~27_combout ))) # (!\my_processor|dataA[4]~61_combout  & (!\my_processor|dataB[4]~27_combout  & 
// !\my_processor|ALUOper|Add1~7 )))

	.dataa(\my_processor|dataA[4]~61_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~7 ),
	.combout(\my_processor|ALUOper|Add1~8_combout ),
	.cout(\my_processor|ALUOper|Add1~9 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~8 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../reference/out/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_27d1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|aulOper[1]~2 (
// Equation(s):
// \my_processor|aulOper[1]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aulOper[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[1]~2 .lut_mask = 16'h88AA;
defparam \my_processor|aulOper[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~107 (
// Equation(s):
// \my_processor|data_writeReg[4]~107_combout  = (!\my_processor|checker|isAddi~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & \my_processor|aulOper[1]~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|aulOper[1]~2_combout ),
	.datad(\my_processor|checker|isAddi~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~107 .lut_mask = 16'h00EA;
defparam \my_processor|data_writeReg[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~69 (
// Equation(s):
// \my_processor|data_writeReg[2]~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~69 .lut_mask = 16'h008A;
defparam \my_processor|data_writeReg[2]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~275 (
// Equation(s):
// \my_processor|data_writeReg[4]~275_combout  = (!\my_processor|data_writeReg[2]~69_combout  & ((!\my_processor|data_writeReg[4]~107_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~275 .lut_mask = 16'h003F;
defparam \my_processor|data_writeReg[4]~275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~276 (
// Equation(s):
// \my_processor|data_writeReg[4]~276_combout  = (\my_processor|data_writeReg[4]~275_combout  & ((\my_processor|data_writeReg[4]~107_combout  & (\my_processor|ALUOper|ShiftLeft0~105_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & 
// ((\my_processor|ALUOper|Add1~8_combout ))))) # (!\my_processor|data_writeReg[4]~275_combout  & (((!\my_processor|data_writeReg[4]~107_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.datab(\my_processor|ALUOper|Add1~8_combout ),
	.datac(\my_processor|data_writeReg[4]~275_combout ),
	.datad(\my_processor|data_writeReg[4]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~276 .lut_mask = 16'hA0CF;
defparam \my_processor|data_writeReg[4]~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~277 (
// Equation(s):
// \my_processor|data_writeReg[4]~277_combout  = (\my_processor|data_writeReg[4]~276_combout  & (((\my_processor|dataA[4]~61_combout  & \my_processor|dataB[4]~27_combout )) # (!\my_processor|data_writeReg[2]~69_combout ))) # 
// (!\my_processor|data_writeReg[4]~276_combout  & (\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|dataA[4]~61_combout ) # (\my_processor|dataB[4]~27_combout ))))

	.dataa(\my_processor|dataA[4]~61_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(\my_processor|data_writeReg[4]~276_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~277 .lut_mask = 16'h8EF0;
defparam \my_processor|data_writeReg[4]~277 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~249 (
// Equation(s):
// \my_regfile|data_readRegB[19]~249_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [19])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [19])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~249 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[19]~249 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~250 (
// Equation(s):
// \my_regfile|data_readRegB[19]~250_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [19]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~250 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[19]~250 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~251 (
// Equation(s):
// \my_regfile|data_readRegB[19]~251_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [19]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~251 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[19]~251 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~252 (
// Equation(s):
// \my_regfile|data_readRegB[19]~252_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [19])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~252 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~253 (
// Equation(s):
// \my_regfile|data_readRegB[19]~253_combout  = (\my_regfile|data_readRegB[19]~249_combout  & (\my_regfile|data_readRegB[19]~250_combout  & (\my_regfile|data_readRegB[19]~251_combout  & \my_regfile|data_readRegB[19]~252_combout )))

	.dataa(\my_regfile|data_readRegB[19]~249_combout ),
	.datab(\my_regfile|data_readRegB[19]~250_combout ),
	.datac(\my_regfile|data_readRegB[19]~251_combout ),
	.datad(\my_regfile|data_readRegB[19]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~253 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~254 (
// Equation(s):
// \my_regfile|data_readRegB[19]~254_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [19])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [19] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [19]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~254 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~255 (
// Equation(s):
// \my_regfile|data_readRegB[19]~255_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [19] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~255 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~256 (
// Equation(s):
// \my_regfile|data_readRegB[19]~256_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [19] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~256 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~257 (
// Equation(s):
// \my_regfile|data_readRegB[19]~257_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [19] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~257 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~258 (
// Equation(s):
// \my_regfile|data_readRegB[19]~258_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [19] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~258 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~259 (
// Equation(s):
// \my_regfile|data_readRegB[19]~259_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [19] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~259 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~260 (
// Equation(s):
// \my_regfile|data_readRegB[19]~260_combout  = (\my_regfile|data_readRegB[19]~256_combout  & (\my_regfile|data_readRegB[19]~257_combout  & (\my_regfile|data_readRegB[19]~258_combout  & \my_regfile|data_readRegB[19]~259_combout )))

	.dataa(\my_regfile|data_readRegB[19]~256_combout ),
	.datab(\my_regfile|data_readRegB[19]~257_combout ),
	.datac(\my_regfile|data_readRegB[19]~258_combout ),
	.datad(\my_regfile|data_readRegB[19]~259_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~260 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~261 (
// Equation(s):
// \my_regfile|data_readRegB[19]~261_combout  = (\my_regfile|data_readRegB[19]~253_combout  & (\my_regfile|data_readRegB[19]~254_combout  & (\my_regfile|data_readRegB[19]~255_combout  & \my_regfile|data_readRegB[19]~260_combout )))

	.dataa(\my_regfile|data_readRegB[19]~253_combout ),
	.datab(\my_regfile|data_readRegB[19]~254_combout ),
	.datac(\my_regfile|data_readRegB[19]~255_combout ),
	.datad(\my_regfile|data_readRegB[19]~260_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~261 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~262 (
// Equation(s):
// \my_regfile|data_readRegB[19]~262_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [19] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~262 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~263 (
// Equation(s):
// \my_regfile|data_readRegB[19]~263_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [19])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [19] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [19]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~263 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~264 (
// Equation(s):
// \my_regfile|data_readRegB[19]~264_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [19] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~264 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~265 (
// Equation(s):
// \my_regfile|data_readRegB[19]~265_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [19] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~265 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~266 (
// Equation(s):
// \my_regfile|data_readRegB[19]~266_combout  = (\my_regfile|data_readRegB[19]~262_combout  & (\my_regfile|data_readRegB[19]~263_combout  & (\my_regfile|data_readRegB[19]~264_combout  & \my_regfile|data_readRegB[19]~265_combout )))

	.dataa(\my_regfile|data_readRegB[19]~262_combout ),
	.datab(\my_regfile|data_readRegB[19]~263_combout ),
	.datac(\my_regfile|data_readRegB[19]~264_combout ),
	.datad(\my_regfile|data_readRegB[19]~265_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~266 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~267 (
// Equation(s):
// \my_regfile|data_readRegB[19]~267_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [19] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~267 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~268 (
// Equation(s):
// \my_regfile|data_readRegB[19]~268_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [19] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [19] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~268 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~269 (
// Equation(s):
// \my_regfile|data_readRegB[19]~269_combout  = (\my_regfile|data_readRegB[19]~267_combout  & (\my_regfile|data_readRegB[19]~268_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [19]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[19]~267_combout ),
	.datab(\my_regfile|data_readRegB[19]~268_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~269 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[19]~270 (
// Equation(s):
// \my_regfile|data_readRegB[19]~270_combout  = (\my_regfile|data_readRegB[19]~261_combout  & (\my_regfile|data_readRegB[19]~266_combout  & \my_regfile|data_readRegB[19]~269_combout ))

	.dataa(\my_regfile|data_readRegB[19]~261_combout ),
	.datab(\my_regfile|data_readRegB[19]~266_combout ),
	.datac(\my_regfile|data_readRegB[19]~269_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~270 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[19]~12 (
// Equation(s):
// \my_processor|dataB[19]~12_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[19]~270_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[19]~270_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[19]~12 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~642 (
// Equation(s):
// \my_regfile|data_readRegB[6]~642_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [6])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [6])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~642 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[6]~642 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~643 (
// Equation(s):
// \my_regfile|data_readRegB[6]~643_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [6]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~643 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[6]~643 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~644 (
// Equation(s):
// \my_regfile|data_readRegB[6]~644_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [6]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~644 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[6]~644 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~645 (
// Equation(s):
// \my_regfile|data_readRegB[6]~645_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [6])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~645 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[6]~645 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~646 (
// Equation(s):
// \my_regfile|data_readRegB[6]~646_combout  = (\my_regfile|data_readRegB[6]~642_combout  & (\my_regfile|data_readRegB[6]~643_combout  & (\my_regfile|data_readRegB[6]~644_combout  & \my_regfile|data_readRegB[6]~645_combout )))

	.dataa(\my_regfile|data_readRegB[6]~642_combout ),
	.datab(\my_regfile|data_readRegB[6]~643_combout ),
	.datac(\my_regfile|data_readRegB[6]~644_combout ),
	.datad(\my_regfile|data_readRegB[6]~645_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~646 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~646 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~647 (
// Equation(s):
// \my_regfile|data_readRegB[6]~647_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [6])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [6] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [6]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~647 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[6]~647 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~648 (
// Equation(s):
// \my_regfile|data_readRegB[6]~648_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [6] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~648 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~648 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~649 (
// Equation(s):
// \my_regfile|data_readRegB[6]~649_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [6] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~649 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~649 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~650 (
// Equation(s):
// \my_regfile|data_readRegB[6]~650_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [6] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~650 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~650 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~651 (
// Equation(s):
// \my_regfile|data_readRegB[6]~651_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [6] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~651 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~651 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~652 (
// Equation(s):
// \my_regfile|data_readRegB[6]~652_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [6] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~652 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~652 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~653 (
// Equation(s):
// \my_regfile|data_readRegB[6]~653_combout  = (\my_regfile|data_readRegB[6]~649_combout  & (\my_regfile|data_readRegB[6]~650_combout  & (\my_regfile|data_readRegB[6]~651_combout  & \my_regfile|data_readRegB[6]~652_combout )))

	.dataa(\my_regfile|data_readRegB[6]~649_combout ),
	.datab(\my_regfile|data_readRegB[6]~650_combout ),
	.datac(\my_regfile|data_readRegB[6]~651_combout ),
	.datad(\my_regfile|data_readRegB[6]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~653 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~653 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~654 (
// Equation(s):
// \my_regfile|data_readRegB[6]~654_combout  = (\my_regfile|data_readRegB[6]~646_combout  & (\my_regfile|data_readRegB[6]~647_combout  & (\my_regfile|data_readRegB[6]~648_combout  & \my_regfile|data_readRegB[6]~653_combout )))

	.dataa(\my_regfile|data_readRegB[6]~646_combout ),
	.datab(\my_regfile|data_readRegB[6]~647_combout ),
	.datac(\my_regfile|data_readRegB[6]~648_combout ),
	.datad(\my_regfile|data_readRegB[6]~653_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~654 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~654 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~655 (
// Equation(s):
// \my_regfile|data_readRegB[6]~655_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [6] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~655 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~655 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~656 (
// Equation(s):
// \my_regfile|data_readRegB[6]~656_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [6])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [6] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [6]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~656 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[6]~656 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~657 (
// Equation(s):
// \my_regfile|data_readRegB[6]~657_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [6] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~657 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~657 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~658 (
// Equation(s):
// \my_regfile|data_readRegB[6]~658_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [6] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~658 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~658 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~659 (
// Equation(s):
// \my_regfile|data_readRegB[6]~659_combout  = (\my_regfile|data_readRegB[6]~655_combout  & (\my_regfile|data_readRegB[6]~656_combout  & (\my_regfile|data_readRegB[6]~657_combout  & \my_regfile|data_readRegB[6]~658_combout )))

	.dataa(\my_regfile|data_readRegB[6]~655_combout ),
	.datab(\my_regfile|data_readRegB[6]~656_combout ),
	.datac(\my_regfile|data_readRegB[6]~657_combout ),
	.datad(\my_regfile|data_readRegB[6]~658_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~659 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[6]~659 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~660 (
// Equation(s):
// \my_regfile|data_readRegB[6]~660_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [6] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~660 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~660 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~661 (
// Equation(s):
// \my_regfile|data_readRegB[6]~661_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [6] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [6] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~661 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[6]~661 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~662 (
// Equation(s):
// \my_regfile|data_readRegB[6]~662_combout  = (\my_regfile|data_readRegB[6]~660_combout  & (\my_regfile|data_readRegB[6]~661_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [6]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[6]~660_combout ),
	.datab(\my_regfile|data_readRegB[6]~661_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~662 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[6]~662 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[6]~663 (
// Equation(s):
// \my_regfile|data_readRegB[6]~663_combout  = (\my_regfile|data_readRegB[6]~654_combout  & (\my_regfile|data_readRegB[6]~659_combout  & \my_regfile|data_readRegB[6]~662_combout ))

	.dataa(\my_regfile|data_readRegB[6]~654_combout ),
	.datab(\my_regfile|data_readRegB[6]~659_combout ),
	.datac(\my_regfile|data_readRegB[6]~662_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~663 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[6]~663 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[6]~25 (
// Equation(s):
// \my_processor|dataB[6]~25_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[6]~663_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_regfile|data_readRegB[6]~663_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[6]~25 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~83 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~83_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[0]~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] 
// & ((\my_processor|dataA[2]~56_combout )))))

	.dataa(\my_processor|dataA[0]~50_combout ),
	.datab(\my_processor|dataA[2]~56_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~83 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~84 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~84_combout  = (\my_processor|ALUOper|ShiftLeft0~83_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[1]~53_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[1]~53_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~84 .lut_mask = 16'hAAEA;
defparam \my_processor|ALUOper|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~664 (
// Equation(s):
// \my_regfile|data_readRegB[5]~664_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [5])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [5])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~664 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[5]~664 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~665 (
// Equation(s):
// \my_regfile|data_readRegB[5]~665_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [5]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~665 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[5]~665 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~666 (
// Equation(s):
// \my_regfile|data_readRegB[5]~666_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [5]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~666 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[5]~666 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~667 (
// Equation(s):
// \my_regfile|data_readRegB[5]~667_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [5])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~667 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[5]~667 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~668 (
// Equation(s):
// \my_regfile|data_readRegB[5]~668_combout  = (\my_regfile|data_readRegB[5]~664_combout  & (\my_regfile|data_readRegB[5]~665_combout  & (\my_regfile|data_readRegB[5]~666_combout  & \my_regfile|data_readRegB[5]~667_combout )))

	.dataa(\my_regfile|data_readRegB[5]~664_combout ),
	.datab(\my_regfile|data_readRegB[5]~665_combout ),
	.datac(\my_regfile|data_readRegB[5]~666_combout ),
	.datad(\my_regfile|data_readRegB[5]~667_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~668 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~668 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~669 (
// Equation(s):
// \my_regfile|data_readRegB[5]~669_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [5])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [5] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [5]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~669 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[5]~669 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~670 (
// Equation(s):
// \my_regfile|data_readRegB[5]~670_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [5] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~670 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~670 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~671 (
// Equation(s):
// \my_regfile|data_readRegB[5]~671_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [5] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~671 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~671 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~672 (
// Equation(s):
// \my_regfile|data_readRegB[5]~672_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [5] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~672 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~672 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~673 (
// Equation(s):
// \my_regfile|data_readRegB[5]~673_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [5] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~673 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~673 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~674 (
// Equation(s):
// \my_regfile|data_readRegB[5]~674_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [5] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~674 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~674 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~675 (
// Equation(s):
// \my_regfile|data_readRegB[5]~675_combout  = (\my_regfile|data_readRegB[5]~671_combout  & (\my_regfile|data_readRegB[5]~672_combout  & (\my_regfile|data_readRegB[5]~673_combout  & \my_regfile|data_readRegB[5]~674_combout )))

	.dataa(\my_regfile|data_readRegB[5]~671_combout ),
	.datab(\my_regfile|data_readRegB[5]~672_combout ),
	.datac(\my_regfile|data_readRegB[5]~673_combout ),
	.datad(\my_regfile|data_readRegB[5]~674_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~675 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~675 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~676 (
// Equation(s):
// \my_regfile|data_readRegB[5]~676_combout  = (\my_regfile|data_readRegB[5]~668_combout  & (\my_regfile|data_readRegB[5]~669_combout  & (\my_regfile|data_readRegB[5]~670_combout  & \my_regfile|data_readRegB[5]~675_combout )))

	.dataa(\my_regfile|data_readRegB[5]~668_combout ),
	.datab(\my_regfile|data_readRegB[5]~669_combout ),
	.datac(\my_regfile|data_readRegB[5]~670_combout ),
	.datad(\my_regfile|data_readRegB[5]~675_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~676 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~676 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~677 (
// Equation(s):
// \my_regfile|data_readRegB[5]~677_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [5] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~677 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~677 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~678 (
// Equation(s):
// \my_regfile|data_readRegB[5]~678_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [5])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [5] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [5]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~678 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[5]~678 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~679 (
// Equation(s):
// \my_regfile|data_readRegB[5]~679_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [5] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~679 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~679 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~680 (
// Equation(s):
// \my_regfile|data_readRegB[5]~680_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [5] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~680 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~680 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~681 (
// Equation(s):
// \my_regfile|data_readRegB[5]~681_combout  = (\my_regfile|data_readRegB[5]~677_combout  & (\my_regfile|data_readRegB[5]~678_combout  & (\my_regfile|data_readRegB[5]~679_combout  & \my_regfile|data_readRegB[5]~680_combout )))

	.dataa(\my_regfile|data_readRegB[5]~677_combout ),
	.datab(\my_regfile|data_readRegB[5]~678_combout ),
	.datac(\my_regfile|data_readRegB[5]~679_combout ),
	.datad(\my_regfile|data_readRegB[5]~680_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~681 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[5]~681 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~682 (
// Equation(s):
// \my_regfile|data_readRegB[5]~682_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [5] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~682 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~682 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~683 (
// Equation(s):
// \my_regfile|data_readRegB[5]~683_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [5] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [5] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~683 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[5]~683 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~684 (
// Equation(s):
// \my_regfile|data_readRegB[5]~684_combout  = (\my_regfile|data_readRegB[5]~682_combout  & (\my_regfile|data_readRegB[5]~683_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [5]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[5]~682_combout ),
	.datab(\my_regfile|data_readRegB[5]~683_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~684 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[5]~684 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[5]~685 (
// Equation(s):
// \my_regfile|data_readRegB[5]~685_combout  = (\my_regfile|data_readRegB[5]~676_combout  & (\my_regfile|data_readRegB[5]~681_combout  & \my_regfile|data_readRegB[5]~684_combout ))

	.dataa(\my_regfile|data_readRegB[5]~676_combout ),
	.datab(\my_regfile|data_readRegB[5]~681_combout ),
	.datac(\my_regfile|data_readRegB[5]~684_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~685 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[5]~685 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[5]~26 (
// Equation(s):
// \my_processor|dataB[5]~26_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[5]~685_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_regfile|data_readRegB[5]~685_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[5]~26 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~65 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~65_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[0]~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[1]~53_combout )))))

	.dataa(\my_processor|dataA[0]~50_combout ),
	.datab(\my_processor|dataA[1]~53_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~65 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~61 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~60_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~61 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~107 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~107_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~65_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~61_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~107 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~10 (
// Equation(s):
// \my_processor|ALUOper|Add1~10_combout  = (\my_processor|dataA[5]~73_combout  & ((\my_processor|dataB[5]~26_combout  & (!\my_processor|ALUOper|Add1~9 )) # (!\my_processor|dataB[5]~26_combout  & (\my_processor|ALUOper|Add1~9  & VCC)))) # 
// (!\my_processor|dataA[5]~73_combout  & ((\my_processor|dataB[5]~26_combout  & ((\my_processor|ALUOper|Add1~9 ) # (GND))) # (!\my_processor|dataB[5]~26_combout  & (!\my_processor|ALUOper|Add1~9 ))))
// \my_processor|ALUOper|Add1~11  = CARRY((\my_processor|dataA[5]~73_combout  & (\my_processor|dataB[5]~26_combout  & !\my_processor|ALUOper|Add1~9 )) # (!\my_processor|dataA[5]~73_combout  & ((\my_processor|dataB[5]~26_combout ) # 
// (!\my_processor|ALUOper|Add1~9 ))))

	.dataa(\my_processor|dataA[5]~73_combout ),
	.datab(\my_processor|dataB[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~9 ),
	.combout(\my_processor|ALUOper|Add1~10_combout ),
	.cout(\my_processor|ALUOper|Add1~11 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~10 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~291 (
// Equation(s):
// \my_processor|data_writeReg[5]~291_combout  = (\my_processor|data_writeReg[4]~275_combout  & ((\my_processor|data_writeReg[4]~107_combout  & (\my_processor|ALUOper|ShiftLeft0~107_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & 
// ((\my_processor|ALUOper|Add1~10_combout ))))) # (!\my_processor|data_writeReg[4]~275_combout  & (((!\my_processor|data_writeReg[4]~107_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~107_combout ),
	.datab(\my_processor|ALUOper|Add1~10_combout ),
	.datac(\my_processor|data_writeReg[4]~275_combout ),
	.datad(\my_processor|data_writeReg[4]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~291 .lut_mask = 16'hA0CF;
defparam \my_processor|data_writeReg[5]~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~292 (
// Equation(s):
// \my_processor|data_writeReg[5]~292_combout  = (\my_processor|data_writeReg[5]~291_combout  & (((\my_processor|dataA[5]~73_combout  & \my_processor|dataB[5]~26_combout )) # (!\my_processor|data_writeReg[2]~69_combout ))) # 
// (!\my_processor|data_writeReg[5]~291_combout  & (\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|dataA[5]~73_combout ) # (\my_processor|dataB[5]~26_combout ))))

	.dataa(\my_processor|dataA[5]~73_combout ),
	.datab(\my_processor|dataB[5]~26_combout ),
	.datac(\my_processor|data_writeReg[5]~291_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~292 .lut_mask = 16'h8EF0;
defparam \my_processor|data_writeReg[5]~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[12]~45 (
// Equation(s):
// \my_processor|data[12]~45_combout  = (\my_regfile|data_readRegA[12]~463_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[12]~463_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[12]~45 .lut_mask = 16'hAAFF;
defparam \my_processor|data[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~0 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~0_combout  = (\my_processor|dataA[0]~50_combout  & (\my_processor|dataB[0]~31_combout  $ (VCC))) # (!\my_processor|dataA[0]~50_combout  & (\my_processor|dataB[0]~31_combout  & VCC))
// \my_processor|getDmemAddr|Add0~1  = CARRY((\my_processor|dataA[0]~50_combout  & \my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataA[0]~50_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|getDmemAddr|Add0~0_combout ),
	.cout(\my_processor|getDmemAddr|Add0~1 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|getDmemAddr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~2 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~2_combout  = (\my_processor|dataA[1]~53_combout  & ((\my_processor|dataB[1]~30_combout  & (\my_processor|getDmemAddr|Add0~1  & VCC)) # (!\my_processor|dataB[1]~30_combout  & (!\my_processor|getDmemAddr|Add0~1 )))) # 
// (!\my_processor|dataA[1]~53_combout  & ((\my_processor|dataB[1]~30_combout  & (!\my_processor|getDmemAddr|Add0~1 )) # (!\my_processor|dataB[1]~30_combout  & ((\my_processor|getDmemAddr|Add0~1 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~3  = CARRY((\my_processor|dataA[1]~53_combout  & (!\my_processor|dataB[1]~30_combout  & !\my_processor|getDmemAddr|Add0~1 )) # (!\my_processor|dataA[1]~53_combout  & ((!\my_processor|getDmemAddr|Add0~1 ) # 
// (!\my_processor|dataB[1]~30_combout ))))

	.dataa(\my_processor|dataA[1]~53_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~1 ),
	.combout(\my_processor|getDmemAddr|Add0~2_combout ),
	.cout(\my_processor|getDmemAddr|Add0~3 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~4 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~4_combout  = ((\my_processor|dataA[2]~56_combout  $ (\my_processor|dataB[2]~29_combout  $ (!\my_processor|getDmemAddr|Add0~3 )))) # (GND)
// \my_processor|getDmemAddr|Add0~5  = CARRY((\my_processor|dataA[2]~56_combout  & ((\my_processor|dataB[2]~29_combout ) # (!\my_processor|getDmemAddr|Add0~3 ))) # (!\my_processor|dataA[2]~56_combout  & (\my_processor|dataB[2]~29_combout  & 
// !\my_processor|getDmemAddr|Add0~3 )))

	.dataa(\my_processor|dataA[2]~56_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~3 ),
	.combout(\my_processor|getDmemAddr|Add0~4_combout ),
	.cout(\my_processor|getDmemAddr|Add0~5 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~6 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~6_combout  = (\my_processor|dataA[3]~59_combout  & ((\my_processor|dataB[3]~28_combout  & (\my_processor|getDmemAddr|Add0~5  & VCC)) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|getDmemAddr|Add0~5 )))) # 
// (!\my_processor|dataA[3]~59_combout  & ((\my_processor|dataB[3]~28_combout  & (!\my_processor|getDmemAddr|Add0~5 )) # (!\my_processor|dataB[3]~28_combout  & ((\my_processor|getDmemAddr|Add0~5 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~7  = CARRY((\my_processor|dataA[3]~59_combout  & (!\my_processor|dataB[3]~28_combout  & !\my_processor|getDmemAddr|Add0~5 )) # (!\my_processor|dataA[3]~59_combout  & ((!\my_processor|getDmemAddr|Add0~5 ) # 
// (!\my_processor|dataB[3]~28_combout ))))

	.dataa(\my_processor|dataA[3]~59_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~5 ),
	.combout(\my_processor|getDmemAddr|Add0~6_combout ),
	.cout(\my_processor|getDmemAddr|Add0~7 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~8 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~8_combout  = ((\my_processor|dataA[4]~61_combout  $ (\my_processor|dataB[4]~27_combout  $ (!\my_processor|getDmemAddr|Add0~7 )))) # (GND)
// \my_processor|getDmemAddr|Add0~9  = CARRY((\my_processor|dataA[4]~61_combout  & ((\my_processor|dataB[4]~27_combout ) # (!\my_processor|getDmemAddr|Add0~7 ))) # (!\my_processor|dataA[4]~61_combout  & (\my_processor|dataB[4]~27_combout  & 
// !\my_processor|getDmemAddr|Add0~7 )))

	.dataa(\my_processor|dataA[4]~61_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~7 ),
	.combout(\my_processor|getDmemAddr|Add0~8_combout ),
	.cout(\my_processor|getDmemAddr|Add0~9 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~10 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~10_combout  = (\my_processor|dataA[5]~73_combout  & ((\my_processor|dataB[5]~26_combout  & (\my_processor|getDmemAddr|Add0~9  & VCC)) # (!\my_processor|dataB[5]~26_combout  & (!\my_processor|getDmemAddr|Add0~9 )))) # 
// (!\my_processor|dataA[5]~73_combout  & ((\my_processor|dataB[5]~26_combout  & (!\my_processor|getDmemAddr|Add0~9 )) # (!\my_processor|dataB[5]~26_combout  & ((\my_processor|getDmemAddr|Add0~9 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~11  = CARRY((\my_processor|dataA[5]~73_combout  & (!\my_processor|dataB[5]~26_combout  & !\my_processor|getDmemAddr|Add0~9 )) # (!\my_processor|dataA[5]~73_combout  & ((!\my_processor|getDmemAddr|Add0~9 ) # 
// (!\my_processor|dataB[5]~26_combout ))))

	.dataa(\my_processor|dataA[5]~73_combout ),
	.datab(\my_processor|dataB[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~9 ),
	.combout(\my_processor|getDmemAddr|Add0~10_combout ),
	.cout(\my_processor|getDmemAddr|Add0~11 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[5]~17 (
// Equation(s):
// \my_processor|address_dmem[5]~17_combout  = (\my_processor|getDmemAddr|Add0~10_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[5]~17 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~12 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~12_combout  = ((\my_processor|dataA[6]~63_combout  $ (\my_processor|dataB[6]~25_combout  $ (!\my_processor|getDmemAddr|Add0~11 )))) # (GND)
// \my_processor|getDmemAddr|Add0~13  = CARRY((\my_processor|dataA[6]~63_combout  & ((\my_processor|dataB[6]~25_combout ) # (!\my_processor|getDmemAddr|Add0~11 ))) # (!\my_processor|dataA[6]~63_combout  & (\my_processor|dataB[6]~25_combout  & 
// !\my_processor|getDmemAddr|Add0~11 )))

	.dataa(\my_processor|dataA[6]~63_combout ),
	.datab(\my_processor|dataB[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~11 ),
	.combout(\my_processor|getDmemAddr|Add0~12_combout ),
	.cout(\my_processor|getDmemAddr|Add0~13 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[6]~18 (
// Equation(s):
// \my_processor|address_dmem[6]~18_combout  = (\my_processor|getDmemAddr|Add0~12_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[6]~18 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~686 (
// Equation(s):
// \my_regfile|data_readRegB[7]~686_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [7])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [7])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~686 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[7]~686 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~687 (
// Equation(s):
// \my_regfile|data_readRegB[7]~687_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [7]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~687 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[7]~687 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~688 (
// Equation(s):
// \my_regfile|data_readRegB[7]~688_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [7]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~688 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[7]~688 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~689 (
// Equation(s):
// \my_regfile|data_readRegB[7]~689_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [7])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~689 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[7]~689 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~690 (
// Equation(s):
// \my_regfile|data_readRegB[7]~690_combout  = (\my_regfile|data_readRegB[7]~686_combout  & (\my_regfile|data_readRegB[7]~687_combout  & (\my_regfile|data_readRegB[7]~688_combout  & \my_regfile|data_readRegB[7]~689_combout )))

	.dataa(\my_regfile|data_readRegB[7]~686_combout ),
	.datab(\my_regfile|data_readRegB[7]~687_combout ),
	.datac(\my_regfile|data_readRegB[7]~688_combout ),
	.datad(\my_regfile|data_readRegB[7]~689_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~690 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~690 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~691 (
// Equation(s):
// \my_regfile|data_readRegB[7]~691_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [7])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [7] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [7]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~691 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[7]~691 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~692 (
// Equation(s):
// \my_regfile|data_readRegB[7]~692_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [7] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~692 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~692 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~693 (
// Equation(s):
// \my_regfile|data_readRegB[7]~693_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [7] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~693 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~693 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~694 (
// Equation(s):
// \my_regfile|data_readRegB[7]~694_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [7] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~694 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~694 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~695 (
// Equation(s):
// \my_regfile|data_readRegB[7]~695_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [7] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~695 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~695 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~696 (
// Equation(s):
// \my_regfile|data_readRegB[7]~696_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [7] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~696 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~696 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~697 (
// Equation(s):
// \my_regfile|data_readRegB[7]~697_combout  = (\my_regfile|data_readRegB[7]~693_combout  & (\my_regfile|data_readRegB[7]~694_combout  & (\my_regfile|data_readRegB[7]~695_combout  & \my_regfile|data_readRegB[7]~696_combout )))

	.dataa(\my_regfile|data_readRegB[7]~693_combout ),
	.datab(\my_regfile|data_readRegB[7]~694_combout ),
	.datac(\my_regfile|data_readRegB[7]~695_combout ),
	.datad(\my_regfile|data_readRegB[7]~696_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~697 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~697 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~698 (
// Equation(s):
// \my_regfile|data_readRegB[7]~698_combout  = (\my_regfile|data_readRegB[7]~690_combout  & (\my_regfile|data_readRegB[7]~691_combout  & (\my_regfile|data_readRegB[7]~692_combout  & \my_regfile|data_readRegB[7]~697_combout )))

	.dataa(\my_regfile|data_readRegB[7]~690_combout ),
	.datab(\my_regfile|data_readRegB[7]~691_combout ),
	.datac(\my_regfile|data_readRegB[7]~692_combout ),
	.datad(\my_regfile|data_readRegB[7]~697_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~698 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~698 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~699 (
// Equation(s):
// \my_regfile|data_readRegB[7]~699_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [7] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~699 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~699 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~700 (
// Equation(s):
// \my_regfile|data_readRegB[7]~700_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [7])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [7] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [7]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~700 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[7]~700 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~701 (
// Equation(s):
// \my_regfile|data_readRegB[7]~701_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [7] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~701 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~701 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~702 (
// Equation(s):
// \my_regfile|data_readRegB[7]~702_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [7] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~702 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~702 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~703 (
// Equation(s):
// \my_regfile|data_readRegB[7]~703_combout  = (\my_regfile|data_readRegB[7]~699_combout  & (\my_regfile|data_readRegB[7]~700_combout  & (\my_regfile|data_readRegB[7]~701_combout  & \my_regfile|data_readRegB[7]~702_combout )))

	.dataa(\my_regfile|data_readRegB[7]~699_combout ),
	.datab(\my_regfile|data_readRegB[7]~700_combout ),
	.datac(\my_regfile|data_readRegB[7]~701_combout ),
	.datad(\my_regfile|data_readRegB[7]~702_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~703 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[7]~703 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~704 (
// Equation(s):
// \my_regfile|data_readRegB[7]~704_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [7] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~704 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~704 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~705 (
// Equation(s):
// \my_regfile|data_readRegB[7]~705_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [7] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [7] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~705 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[7]~705 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~706 (
// Equation(s):
// \my_regfile|data_readRegB[7]~706_combout  = (\my_regfile|data_readRegB[7]~704_combout  & (\my_regfile|data_readRegB[7]~705_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [7]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[7]~704_combout ),
	.datab(\my_regfile|data_readRegB[7]~705_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~706 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[7]~706 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[7]~707 (
// Equation(s):
// \my_regfile|data_readRegB[7]~707_combout  = (\my_regfile|data_readRegB[7]~698_combout  & (\my_regfile|data_readRegB[7]~703_combout  & \my_regfile|data_readRegB[7]~706_combout ))

	.dataa(\my_regfile|data_readRegB[7]~698_combout ),
	.datab(\my_regfile|data_readRegB[7]~703_combout ),
	.datac(\my_regfile|data_readRegB[7]~706_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~707 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[7]~707 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[7]~24 (
// Equation(s):
// \my_processor|dataB[7]~24_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[7]~707_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|data_readRegB[7]~707_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[7]~24 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~24 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[0]~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[1]~53_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[0]~50_combout ),
	.datac(\my_processor|dataA[1]~53_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~24 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~25 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~25_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[2]~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[3]~59_combout )))))

	.dataa(\my_processor|dataA[2]~56_combout ),
	.datab(\my_processor|dataA[3]~59_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~25 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~26 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~26_combout  = (\my_processor|ALUOper|ShiftLeft0~24_combout ) # (\my_processor|ALUOper|ShiftLeft0~25_combout )

	.dataa(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~26 .lut_mask = 16'hEEEE;
defparam \my_processor|ALUOper|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~108 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~108_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~26_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~29_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~108 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~12 (
// Equation(s):
// \my_processor|ALUOper|Add1~12_combout  = ((\my_processor|dataA[6]~63_combout  $ (\my_processor|dataB[6]~25_combout  $ (\my_processor|ALUOper|Add1~11 )))) # (GND)
// \my_processor|ALUOper|Add1~13  = CARRY((\my_processor|dataA[6]~63_combout  & ((!\my_processor|ALUOper|Add1~11 ) # (!\my_processor|dataB[6]~25_combout ))) # (!\my_processor|dataA[6]~63_combout  & (!\my_processor|dataB[6]~25_combout  & 
// !\my_processor|ALUOper|Add1~11 )))

	.dataa(\my_processor|dataA[6]~63_combout ),
	.datab(\my_processor|dataB[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~11 ),
	.combout(\my_processor|ALUOper|Add1~12_combout ),
	.cout(\my_processor|ALUOper|Add1~13 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~12 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~14 (
// Equation(s):
// \my_processor|ALUOper|Add1~14_combout  = (\my_processor|dataA[7]~65_combout  & ((\my_processor|dataB[7]~24_combout  & (!\my_processor|ALUOper|Add1~13 )) # (!\my_processor|dataB[7]~24_combout  & (\my_processor|ALUOper|Add1~13  & VCC)))) # 
// (!\my_processor|dataA[7]~65_combout  & ((\my_processor|dataB[7]~24_combout  & ((\my_processor|ALUOper|Add1~13 ) # (GND))) # (!\my_processor|dataB[7]~24_combout  & (!\my_processor|ALUOper|Add1~13 ))))
// \my_processor|ALUOper|Add1~15  = CARRY((\my_processor|dataA[7]~65_combout  & (\my_processor|dataB[7]~24_combout  & !\my_processor|ALUOper|Add1~13 )) # (!\my_processor|dataA[7]~65_combout  & ((\my_processor|dataB[7]~24_combout ) # 
// (!\my_processor|ALUOper|Add1~13 ))))

	.dataa(\my_processor|dataA[7]~65_combout ),
	.datab(\my_processor|dataB[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~13 ),
	.combout(\my_processor|ALUOper|Add1~14_combout ),
	.cout(\my_processor|ALUOper|Add1~15 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~14 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~298 (
// Equation(s):
// \my_processor|data_writeReg[7]~298_combout  = (\my_processor|data_writeReg[4]~275_combout  & ((\my_processor|data_writeReg[4]~107_combout  & (\my_processor|ALUOper|ShiftLeft0~108_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & 
// ((\my_processor|ALUOper|Add1~14_combout ))))) # (!\my_processor|data_writeReg[4]~275_combout  & (((!\my_processor|data_writeReg[4]~107_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~108_combout ),
	.datab(\my_processor|ALUOper|Add1~14_combout ),
	.datac(\my_processor|data_writeReg[4]~275_combout ),
	.datad(\my_processor|data_writeReg[4]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~298 .lut_mask = 16'hA0CF;
defparam \my_processor|data_writeReg[7]~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~299 (
// Equation(s):
// \my_processor|data_writeReg[7]~299_combout  = (\my_processor|data_writeReg[7]~298_combout  & (((\my_processor|dataA[7]~65_combout  & \my_processor|dataB[7]~24_combout )) # (!\my_processor|data_writeReg[2]~69_combout ))) # 
// (!\my_processor|data_writeReg[7]~298_combout  & (\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|dataA[7]~65_combout ) # (\my_processor|dataB[7]~24_combout ))))

	.dataa(\my_processor|dataA[7]~65_combout ),
	.datab(\my_processor|dataB[7]~24_combout ),
	.datac(\my_processor|data_writeReg[7]~298_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~299 .lut_mask = 16'h8EF0;
defparam \my_processor|data_writeReg[7]~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[14]~47 (
// Equation(s):
// \my_processor|data[14]~47_combout  = (\my_regfile|data_readRegA[14]~484_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[14]~484_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[14]~47 .lut_mask = 16'hAAFF;
defparam \my_processor|data[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[8]~41 (
// Equation(s):
// \my_processor|data[8]~41_combout  = (\my_regfile|data_readRegA[8]~377_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[8]~377_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[8]~41 .lut_mask = 16'hAAFF;
defparam \my_processor|data[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[9]~42 (
// Equation(s):
// \my_processor|data[9]~42_combout  = (\my_regfile|data_readRegA[9]~419_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[9]~419_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[9]~42 .lut_mask = 16'hAAFF;
defparam \my_processor|data[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[10]~43 (
// Equation(s):
// \my_processor|data[10]~43_combout  = (\my_regfile|data_readRegA[10]~398_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[10]~398_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[10]~43 .lut_mask = 16'hAAFF;
defparam \my_processor|data[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~420 (
// Equation(s):
// \my_regfile|data_readRegA[11]~420_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [11])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [11])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~420 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[11]~420 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~421 (
// Equation(s):
// \my_regfile|data_readRegA[11]~421_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[5]~15_combout ) # (!\my_processor|ctrl_readRegA[4]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~421 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[11]~421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bca|bitcheck[5]~17 (
// Equation(s):
// \my_regfile|bca|bitcheck[5]~17_combout  = (\my_regfile|bca|bitcheck[5]~15_combout  & (!\my_processor|ctrl_readRegA[4]~2_combout  & !\my_processor|ctrl_readRegA[3]~8_combout ))

	.dataa(\my_regfile|bca|bitcheck[5]~15_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[5]~17 .lut_mask = 16'h000A;
defparam \my_regfile|bca|bitcheck[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~422 (
// Equation(s):
// \my_regfile|data_readRegA[11]~422_combout  = (\my_regfile|data_readRegA[11]~420_combout  & (\my_regfile|data_readRegA[11]~421_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~420_combout ),
	.datab(\my_regfile|data_readRegA[11]~421_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[5]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~422 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[11]~422 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~423 (
// Equation(s):
// \my_regfile|data_readRegA[11]~423_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~423 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[11]~423 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~424 (
// Equation(s):
// \my_regfile|data_readRegA[11]~424_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[11]~423_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [11]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[11]~423_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~424 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[11]~424 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~425 (
// Equation(s):
// \my_regfile|data_readRegA[11]~425_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [11])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [11] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [11]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~425 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~426 (
// Equation(s):
// \my_regfile|data_readRegA[11]~426_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [11] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~426 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~426 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~427 (
// Equation(s):
// \my_regfile|data_readRegA[11]~427_combout  = (\my_regfile|data_readRegA[11]~422_combout  & (\my_regfile|data_readRegA[11]~424_combout  & (\my_regfile|data_readRegA[11]~425_combout  & \my_regfile|data_readRegA[11]~426_combout )))

	.dataa(\my_regfile|data_readRegA[11]~422_combout ),
	.datab(\my_regfile|data_readRegA[11]~424_combout ),
	.datac(\my_regfile|data_readRegA[11]~425_combout ),
	.datad(\my_regfile|data_readRegA[11]~426_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~427 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~428 (
// Equation(s):
// \my_regfile|data_readRegA[11]~428_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [11] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~428 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~429 (
// Equation(s):
// \my_regfile|data_readRegA[11]~429_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [11] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~429 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~430 (
// Equation(s):
// \my_regfile|data_readRegA[11]~430_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [11] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~430 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~431 (
// Equation(s):
// \my_regfile|data_readRegA[11]~431_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [11] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~431 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~432 (
// Equation(s):
// \my_regfile|data_readRegA[11]~432_combout  = (\my_regfile|data_readRegA[11]~428_combout  & (\my_regfile|data_readRegA[11]~429_combout  & (\my_regfile|data_readRegA[11]~430_combout  & \my_regfile|data_readRegA[11]~431_combout )))

	.dataa(\my_regfile|data_readRegA[11]~428_combout ),
	.datab(\my_regfile|data_readRegA[11]~429_combout ),
	.datac(\my_regfile|data_readRegA[11]~430_combout ),
	.datad(\my_regfile|data_readRegA[11]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~432 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~433 (
// Equation(s):
// \my_regfile|data_readRegA[11]~433_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [11] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~433 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~434 (
// Equation(s):
// \my_regfile|data_readRegA[11]~434_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [11])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [11] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [11]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~434 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~435 (
// Equation(s):
// \my_regfile|data_readRegA[11]~435_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [11] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~435 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~436 (
// Equation(s):
// \my_regfile|data_readRegA[11]~436_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [11] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~436 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~437 (
// Equation(s):
// \my_regfile|data_readRegA[11]~437_combout  = (\my_regfile|data_readRegA[11]~433_combout  & (\my_regfile|data_readRegA[11]~434_combout  & (\my_regfile|data_readRegA[11]~435_combout  & \my_regfile|data_readRegA[11]~436_combout )))

	.dataa(\my_regfile|data_readRegA[11]~433_combout ),
	.datab(\my_regfile|data_readRegA[11]~434_combout ),
	.datac(\my_regfile|data_readRegA[11]~435_combout ),
	.datad(\my_regfile|data_readRegA[11]~436_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~437 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~438 (
// Equation(s):
// \my_regfile|data_readRegA[11]~438_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [11] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~438 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~439 (
// Equation(s):
// \my_regfile|data_readRegA[11]~439_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [11] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [11] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~439 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~440 (
// Equation(s):
// \my_regfile|data_readRegA[11]~440_combout  = (\my_regfile|data_readRegA[11]~438_combout  & (\my_regfile|data_readRegA[11]~439_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [11]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~438_combout ),
	.datab(\my_regfile|data_readRegA[11]~439_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~440 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[11]~441 (
// Equation(s):
// \my_regfile|data_readRegA[11]~441_combout  = (\my_regfile|data_readRegA[11]~427_combout  & (\my_regfile|data_readRegA[11]~432_combout  & (\my_regfile|data_readRegA[11]~437_combout  & \my_regfile|data_readRegA[11]~440_combout )))

	.dataa(\my_regfile|data_readRegA[11]~427_combout ),
	.datab(\my_regfile|data_readRegA[11]~432_combout ),
	.datac(\my_regfile|data_readRegA[11]~437_combout ),
	.datad(\my_regfile|data_readRegA[11]~440_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~441 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~441 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[11]~44 (
// Equation(s):
// \my_processor|data[11]~44_combout  = (\my_regfile|data_readRegA[11]~441_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[11]~441_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[11]~44 .lut_mask = 16'hAAFF;
defparam \my_processor|data[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[11]~44_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~2 (
// Equation(s):
// \my_regfile|data_readRegB[31]~2_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [31])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [31])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~2 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~3 (
// Equation(s):
// \my_regfile|data_readRegB[31]~3_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [31]) # ((!\my_regfile|bcb|bitcheck[21]~8_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[5]~9_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[21]~8_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.datad(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~3 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~4 (
// Equation(s):
// \my_regfile|data_readRegB[31]~4_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [31]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~4 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~5 (
// Equation(s):
// \my_regfile|data_readRegB[31]~5_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [31]) # (\my_regfile|bcb|bitcheck[2]~12_combout )))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~5 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~6 (
// Equation(s):
// \my_regfile|data_readRegB[31]~6_combout  = (\my_regfile|data_readRegB[31]~2_combout  & (\my_regfile|data_readRegB[31]~3_combout  & (\my_regfile|data_readRegB[31]~4_combout  & \my_regfile|data_readRegB[31]~5_combout )))

	.dataa(\my_regfile|data_readRegB[31]~2_combout ),
	.datab(\my_regfile|data_readRegB[31]~3_combout ),
	.datac(\my_regfile|data_readRegB[31]~4_combout ),
	.datad(\my_regfile|data_readRegB[31]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~6 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~7 (
// Equation(s):
// \my_regfile|data_readRegB[31]~7_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [31]) # (\my_regfile|bcb|bitcheck[6]~15_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[4]~14_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [31]) # (\my_regfile|bcb|bitcheck[6]~15_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~7 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~8 (
// Equation(s):
// \my_regfile|data_readRegB[31]~8_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[8]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # (\my_regfile|bcb|bitcheck[8]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~8 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~9 (
// Equation(s):
// \my_regfile|data_readRegB[31]~9_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[10]~19_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [31]) # (\my_regfile|bcb|bitcheck[10]~19_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~9 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~10 (
// Equation(s):
// \my_regfile|data_readRegB[31]~10_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[12]~23_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [31]) # (\my_regfile|bcb|bitcheck[12]~23_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~10 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~11 (
// Equation(s):
// \my_regfile|data_readRegB[31]~11_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[14]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [31]) # (\my_regfile|bcb|bitcheck[14]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~11 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~12 (
// Equation(s):
// \my_regfile|data_readRegB[31]~12_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[16]~28_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [31]) # (\my_regfile|bcb|bitcheck[16]~28_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~12 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~13 (
// Equation(s):
// \my_regfile|data_readRegB[31]~13_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~10_combout  & (\my_regfile|data_readRegB[31]~11_combout  & \my_regfile|data_readRegB[31]~12_combout )))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~10_combout ),
	.datac(\my_regfile|data_readRegB[31]~11_combout ),
	.datad(\my_regfile|data_readRegB[31]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~13 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~14 (
// Equation(s):
// \my_regfile|data_readRegB[31]~14_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~7_combout  & (\my_regfile|data_readRegB[31]~8_combout  & \my_regfile|data_readRegB[31]~13_combout )))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~7_combout ),
	.datac(\my_regfile|data_readRegB[31]~8_combout ),
	.datad(\my_regfile|data_readRegB[31]~13_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~14 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~15 (
// Equation(s):
// \my_regfile|data_readRegB[31]~15_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[18]~30_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]) # (\my_regfile|bcb|bitcheck[18]~30_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~15 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~16 (
// Equation(s):
// \my_regfile|data_readRegB[31]~16_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[22].dffei|q [31]) # (\my_regfile|bcb|bitcheck[22]~34_combout )))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [31] & 
// (\my_regfile|bcb|bitcheck[20]~33_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [31]) # (\my_regfile|bcb|bitcheck[22]~34_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.datab(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~16 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~17 (
// Equation(s):
// \my_regfile|data_readRegB[31]~17_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[24]~36_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [31]) # (\my_regfile|bcb|bitcheck[24]~36_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~17 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~18 (
// Equation(s):
// \my_regfile|data_readRegB[31]~18_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[26]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [31]) # (\my_regfile|bcb|bitcheck[26]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~18 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~19 (
// Equation(s):
// \my_regfile|data_readRegB[31]~19_combout  = (\my_regfile|data_readRegB[31]~15_combout  & (\my_regfile|data_readRegB[31]~16_combout  & (\my_regfile|data_readRegB[31]~17_combout  & \my_regfile|data_readRegB[31]~18_combout )))

	.dataa(\my_regfile|data_readRegB[31]~15_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[31]~17_combout ),
	.datad(\my_regfile|data_readRegB[31]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~19 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~20 (
// Equation(s):
// \my_regfile|data_readRegB[31]~20_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[28]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [31]) # (\my_regfile|bcb|bitcheck[28]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~20 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~21 (
// Equation(s):
// \my_regfile|data_readRegB[31]~21_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [31]) # ((\my_regfile|bcb|bitcheck[30]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [31] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [31]) # (\my_regfile|bcb|bitcheck[30]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.datac(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~21 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~22 (
// Equation(s):
// \my_regfile|data_readRegB[31]~22_combout  = (\my_regfile|data_readRegB[31]~20_combout  & (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [31]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~20_combout ),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~22 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[31]~23 (
// Equation(s):
// \my_regfile|data_readRegB[31]~23_combout  = (\my_regfile|data_readRegB[31]~14_combout  & (\my_regfile|data_readRegB[31]~19_combout  & \my_regfile|data_readRegB[31]~22_combout ))

	.dataa(\my_regfile|data_readRegB[31]~14_combout ),
	.datab(\my_regfile|data_readRegB[31]~19_combout ),
	.datac(\my_regfile|data_readRegB[31]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~23 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[31]~0 (
// Equation(s):
// \my_processor|dataB[31]~0_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[31]~23_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[31]~23_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[31]~0 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[30]~63 (
// Equation(s):
// \my_processor|data[30]~63_combout  = (\my_regfile|data_readRegA[30]~182_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[30]~182_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[30]~63 .lut_mask = 16'hAAFF;
defparam \my_processor|data[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[30]~63_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~162 (
// Equation(s):
// \my_regfile|data_readRegB[30]~162_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [30])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [30])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~162 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[30]~162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~163 (
// Equation(s):
// \my_regfile|data_readRegB[30]~163_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [30]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~163 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[30]~163 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~164 (
// Equation(s):
// \my_regfile|data_readRegB[30]~164_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [30]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~164 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[30]~164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~165 (
// Equation(s):
// \my_regfile|data_readRegB[30]~165_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [30])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~165 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[30]~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~166 (
// Equation(s):
// \my_regfile|data_readRegB[30]~166_combout  = (\my_regfile|data_readRegB[30]~162_combout  & (\my_regfile|data_readRegB[30]~163_combout  & (\my_regfile|data_readRegB[30]~164_combout  & \my_regfile|data_readRegB[30]~165_combout )))

	.dataa(\my_regfile|data_readRegB[30]~162_combout ),
	.datab(\my_regfile|data_readRegB[30]~163_combout ),
	.datac(\my_regfile|data_readRegB[30]~164_combout ),
	.datad(\my_regfile|data_readRegB[30]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~166 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~166 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~167 (
// Equation(s):
// \my_regfile|data_readRegB[30]~167_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [30])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [30] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [30]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~167 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[30]~167 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~168 (
// Equation(s):
// \my_regfile|data_readRegB[30]~168_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [30] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~168 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~168 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~169 (
// Equation(s):
// \my_regfile|data_readRegB[30]~169_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [30] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~169 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~169 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~170 (
// Equation(s):
// \my_regfile|data_readRegB[30]~170_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [30] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~170 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~170 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~171 (
// Equation(s):
// \my_regfile|data_readRegB[30]~171_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [30] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~171 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~171 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~172 (
// Equation(s):
// \my_regfile|data_readRegB[30]~172_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [30] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~172 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~173 (
// Equation(s):
// \my_regfile|data_readRegB[30]~173_combout  = (\my_regfile|data_readRegB[30]~169_combout  & (\my_regfile|data_readRegB[30]~170_combout  & (\my_regfile|data_readRegB[30]~171_combout  & \my_regfile|data_readRegB[30]~172_combout )))

	.dataa(\my_regfile|data_readRegB[30]~169_combout ),
	.datab(\my_regfile|data_readRegB[30]~170_combout ),
	.datac(\my_regfile|data_readRegB[30]~171_combout ),
	.datad(\my_regfile|data_readRegB[30]~172_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~173 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~174 (
// Equation(s):
// \my_regfile|data_readRegB[30]~174_combout  = (\my_regfile|data_readRegB[30]~166_combout  & (\my_regfile|data_readRegB[30]~167_combout  & (\my_regfile|data_readRegB[30]~168_combout  & \my_regfile|data_readRegB[30]~173_combout )))

	.dataa(\my_regfile|data_readRegB[30]~166_combout ),
	.datab(\my_regfile|data_readRegB[30]~167_combout ),
	.datac(\my_regfile|data_readRegB[30]~168_combout ),
	.datad(\my_regfile|data_readRegB[30]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~174 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~175 (
// Equation(s):
// \my_regfile|data_readRegB[30]~175_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [30] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~175 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~175 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~176 (
// Equation(s):
// \my_regfile|data_readRegB[30]~176_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [30])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [30] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [30]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~176 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[30]~176 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~177 (
// Equation(s):
// \my_regfile|data_readRegB[30]~177_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [30] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~177 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~177 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~178 (
// Equation(s):
// \my_regfile|data_readRegB[30]~178_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [30] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~178 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~179 (
// Equation(s):
// \my_regfile|data_readRegB[30]~179_combout  = (\my_regfile|data_readRegB[30]~175_combout  & (\my_regfile|data_readRegB[30]~176_combout  & (\my_regfile|data_readRegB[30]~177_combout  & \my_regfile|data_readRegB[30]~178_combout )))

	.dataa(\my_regfile|data_readRegB[30]~175_combout ),
	.datab(\my_regfile|data_readRegB[30]~176_combout ),
	.datac(\my_regfile|data_readRegB[30]~177_combout ),
	.datad(\my_regfile|data_readRegB[30]~178_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~179 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[30]~179 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~180 (
// Equation(s):
// \my_regfile|data_readRegB[30]~180_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [30] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~180 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~181 (
// Equation(s):
// \my_regfile|data_readRegB[30]~181_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [30] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [30] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~181 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[30]~181 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~182 (
// Equation(s):
// \my_regfile|data_readRegB[30]~182_combout  = (\my_regfile|data_readRegB[30]~180_combout  & (\my_regfile|data_readRegB[30]~181_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [30]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[30]~180_combout ),
	.datab(\my_regfile|data_readRegB[30]~181_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~182 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[30]~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[30]~183 (
// Equation(s):
// \my_regfile|data_readRegB[30]~183_combout  = (\my_regfile|data_readRegB[30]~174_combout  & (\my_regfile|data_readRegB[30]~179_combout  & \my_regfile|data_readRegB[30]~182_combout ))

	.dataa(\my_regfile|data_readRegB[30]~174_combout ),
	.datab(\my_regfile|data_readRegB[30]~179_combout ),
	.datac(\my_regfile|data_readRegB[30]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~183 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[30]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[30]~1 (
// Equation(s):
// \my_processor|dataB[30]~1_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[30]~183_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[30]~183_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[30]~1 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[29]~62 (
// Equation(s):
// \my_processor|data[29]~62_combout  = (\my_regfile|data_readRegA[29]~160_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[29]~160_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[29]~62 .lut_mask = 16'hAAFF;
defparam \my_processor|data[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[29]~62_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~140 (
// Equation(s):
// \my_regfile|data_readRegB[29]~140_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [29])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [29])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~140 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[29]~140 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~141 (
// Equation(s):
// \my_regfile|data_readRegB[29]~141_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [29]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~141 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[29]~141 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~142 (
// Equation(s):
// \my_regfile|data_readRegB[29]~142_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [29]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~142 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[29]~142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~143 (
// Equation(s):
// \my_regfile|data_readRegB[29]~143_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [29])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~143 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[29]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~144 (
// Equation(s):
// \my_regfile|data_readRegB[29]~144_combout  = (\my_regfile|data_readRegB[29]~140_combout  & (\my_regfile|data_readRegB[29]~141_combout  & (\my_regfile|data_readRegB[29]~142_combout  & \my_regfile|data_readRegB[29]~143_combout )))

	.dataa(\my_regfile|data_readRegB[29]~140_combout ),
	.datab(\my_regfile|data_readRegB[29]~141_combout ),
	.datac(\my_regfile|data_readRegB[29]~142_combout ),
	.datad(\my_regfile|data_readRegB[29]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~144 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~144 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~145 (
// Equation(s):
// \my_regfile|data_readRegB[29]~145_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [29])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [29] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [29]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~145 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[29]~145 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~146 (
// Equation(s):
// \my_regfile|data_readRegB[29]~146_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [29] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~146 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~146 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~147 (
// Equation(s):
// \my_regfile|data_readRegB[29]~147_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [29] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~147 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~147 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~148 (
// Equation(s):
// \my_regfile|data_readRegB[29]~148_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [29] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~148 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~149 (
// Equation(s):
// \my_regfile|data_readRegB[29]~149_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [29] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~149 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~149 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~150 (
// Equation(s):
// \my_regfile|data_readRegB[29]~150_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [29] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~150 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~151 (
// Equation(s):
// \my_regfile|data_readRegB[29]~151_combout  = (\my_regfile|data_readRegB[29]~147_combout  & (\my_regfile|data_readRegB[29]~148_combout  & (\my_regfile|data_readRegB[29]~149_combout  & \my_regfile|data_readRegB[29]~150_combout )))

	.dataa(\my_regfile|data_readRegB[29]~147_combout ),
	.datab(\my_regfile|data_readRegB[29]~148_combout ),
	.datac(\my_regfile|data_readRegB[29]~149_combout ),
	.datad(\my_regfile|data_readRegB[29]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~151 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~152 (
// Equation(s):
// \my_regfile|data_readRegB[29]~152_combout  = (\my_regfile|data_readRegB[29]~144_combout  & (\my_regfile|data_readRegB[29]~145_combout  & (\my_regfile|data_readRegB[29]~146_combout  & \my_regfile|data_readRegB[29]~151_combout )))

	.dataa(\my_regfile|data_readRegB[29]~144_combout ),
	.datab(\my_regfile|data_readRegB[29]~145_combout ),
	.datac(\my_regfile|data_readRegB[29]~146_combout ),
	.datad(\my_regfile|data_readRegB[29]~151_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~152 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~152 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~153 (
// Equation(s):
// \my_regfile|data_readRegB[29]~153_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [29] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~153 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~153 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~154 (
// Equation(s):
// \my_regfile|data_readRegB[29]~154_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [29])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [29] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [29]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~154 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[29]~154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~155 (
// Equation(s):
// \my_regfile|data_readRegB[29]~155_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [29] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~155 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~155 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~156 (
// Equation(s):
// \my_regfile|data_readRegB[29]~156_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [29] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~156 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~157 (
// Equation(s):
// \my_regfile|data_readRegB[29]~157_combout  = (\my_regfile|data_readRegB[29]~153_combout  & (\my_regfile|data_readRegB[29]~154_combout  & (\my_regfile|data_readRegB[29]~155_combout  & \my_regfile|data_readRegB[29]~156_combout )))

	.dataa(\my_regfile|data_readRegB[29]~153_combout ),
	.datab(\my_regfile|data_readRegB[29]~154_combout ),
	.datac(\my_regfile|data_readRegB[29]~155_combout ),
	.datad(\my_regfile|data_readRegB[29]~156_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~157 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[29]~157 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~158 (
// Equation(s):
// \my_regfile|data_readRegB[29]~158_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [29] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~158 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~158 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~159 (
// Equation(s):
// \my_regfile|data_readRegB[29]~159_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [29] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [29] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~159 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[29]~159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~160 (
// Equation(s):
// \my_regfile|data_readRegB[29]~160_combout  = (\my_regfile|data_readRegB[29]~158_combout  & (\my_regfile|data_readRegB[29]~159_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [29]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[29]~158_combout ),
	.datab(\my_regfile|data_readRegB[29]~159_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~160 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[29]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[29]~161 (
// Equation(s):
// \my_regfile|data_readRegB[29]~161_combout  = (\my_regfile|data_readRegB[29]~152_combout  & (\my_regfile|data_readRegB[29]~157_combout  & \my_regfile|data_readRegB[29]~160_combout ))

	.dataa(\my_regfile|data_readRegB[29]~152_combout ),
	.datab(\my_regfile|data_readRegB[29]~157_combout ),
	.datac(\my_regfile|data_readRegB[29]~160_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~161 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[29]~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[29]~2 (
// Equation(s):
// \my_processor|dataB[29]~2_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[29]~161_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[29]~161_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[29]~2 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[28]~61 (
// Equation(s):
// \my_processor|data[28]~61_combout  = (\my_regfile|data_readRegA[28]~139_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[28]~139_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[28]~61 .lut_mask = 16'hAAFF;
defparam \my_processor|data[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[28]~61_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|checker|isLw (
// Equation(s):
// \my_processor|checker|isLw~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|checker|isLw~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|checker|isLw~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isLw .lut_mask = 16'h8888;
defparam \my_processor|checker|isLw .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~119 (
// Equation(s):
// \my_regfile|data_readRegB[28]~119_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~119 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[28]~119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~120 (
// Equation(s):
// \my_regfile|data_readRegB[28]~120_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [28])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [28] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [28]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~120 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[28]~120 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~121 (
// Equation(s):
// \my_regfile|data_readRegB[28]~121_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [28] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~121 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~121 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~122 (
// Equation(s):
// \my_regfile|data_readRegB[28]~122_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [28])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [28])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~122 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[28]~122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~123 (
// Equation(s):
// \my_regfile|data_readRegB[28]~123_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [28]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~123 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[28]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~124 (
// Equation(s):
// \my_regfile|data_readRegB[28]~124_combout  = (\my_regfile|data_readRegB[28]~122_combout  & (\my_regfile|data_readRegB[28]~123_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [28]))))

	.dataa(\my_regfile|data_readRegB[28]~122_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.datad(\my_regfile|data_readRegB[28]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~124 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegB[28]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~125 (
// Equation(s):
// \my_regfile|data_readRegB[28]~125_combout  = (\my_regfile|data_readRegB[28]~119_combout  & (\my_regfile|data_readRegB[28]~120_combout  & (\my_regfile|data_readRegB[28]~121_combout  & \my_regfile|data_readRegB[28]~124_combout )))

	.dataa(\my_regfile|data_readRegB[28]~119_combout ),
	.datab(\my_regfile|data_readRegB[28]~120_combout ),
	.datac(\my_regfile|data_readRegB[28]~121_combout ),
	.datad(\my_regfile|data_readRegB[28]~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~125 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~126 (
// Equation(s):
// \my_regfile|data_readRegB[28]~126_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [28] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~126 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~127 (
// Equation(s):
// \my_regfile|data_readRegB[28]~127_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [28] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~127 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~127 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~128 (
// Equation(s):
// \my_regfile|data_readRegB[28]~128_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [28] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~128 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~129 (
// Equation(s):
// \my_regfile|data_readRegB[28]~129_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [28] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~129 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~130 (
// Equation(s):
// \my_regfile|data_readRegB[28]~130_combout  = (\my_regfile|data_readRegB[28]~126_combout  & (\my_regfile|data_readRegB[28]~127_combout  & (\my_regfile|data_readRegB[28]~128_combout  & \my_regfile|data_readRegB[28]~129_combout )))

	.dataa(\my_regfile|data_readRegB[28]~126_combout ),
	.datab(\my_regfile|data_readRegB[28]~127_combout ),
	.datac(\my_regfile|data_readRegB[28]~128_combout ),
	.datad(\my_regfile|data_readRegB[28]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~130 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~130 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~131 (
// Equation(s):
// \my_regfile|data_readRegB[28]~131_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [28] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~131 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~132 (
// Equation(s):
// \my_regfile|data_readRegB[28]~132_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [28])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [28] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [28]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~132 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[28]~132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~133 (
// Equation(s):
// \my_regfile|data_readRegB[28]~133_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [28] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~133 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~134 (
// Equation(s):
// \my_regfile|data_readRegB[28]~134_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [28] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~134 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~135 (
// Equation(s):
// \my_regfile|data_readRegB[28]~135_combout  = (\my_regfile|data_readRegB[28]~131_combout  & (\my_regfile|data_readRegB[28]~132_combout  & (\my_regfile|data_readRegB[28]~133_combout  & \my_regfile|data_readRegB[28]~134_combout )))

	.dataa(\my_regfile|data_readRegB[28]~131_combout ),
	.datab(\my_regfile|data_readRegB[28]~132_combout ),
	.datac(\my_regfile|data_readRegB[28]~133_combout ),
	.datad(\my_regfile|data_readRegB[28]~134_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~135 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~136 (
// Equation(s):
// \my_regfile|data_readRegB[28]~136_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [28] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~136 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~137 (
// Equation(s):
// \my_regfile|data_readRegB[28]~137_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [28] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [28] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~137 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[28]~137 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~138 (
// Equation(s):
// \my_regfile|data_readRegB[28]~138_combout  = (\my_regfile|data_readRegB[28]~136_combout  & (\my_regfile|data_readRegB[28]~137_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [28]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[28]~136_combout ),
	.datab(\my_regfile|data_readRegB[28]~137_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~138 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[28]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[28]~139 (
// Equation(s):
// \my_regfile|data_readRegB[28]~139_combout  = (\my_regfile|data_readRegB[28]~125_combout  & (\my_regfile|data_readRegB[28]~130_combout  & (\my_regfile|data_readRegB[28]~135_combout  & \my_regfile|data_readRegB[28]~138_combout )))

	.dataa(\my_regfile|data_readRegB[28]~125_combout ),
	.datab(\my_regfile|data_readRegB[28]~130_combout ),
	.datac(\my_regfile|data_readRegB[28]~135_combout ),
	.datad(\my_regfile|data_readRegB[28]~138_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~139 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[28]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[28]~3 (
// Equation(s):
// \my_processor|dataB[28]~3_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[28]~139_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[28]~139_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[28]~3 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[27]~60 (
// Equation(s):
// \my_processor|data[27]~60_combout  = (\my_regfile|data_readRegA[27]~97_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[27]~97_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[27]~60 .lut_mask = 16'hAAFF;
defparam \my_processor|data[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[27]~60_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~61 (
// Equation(s):
// \my_processor|data_writeReg[2]~61_combout  = (!\my_processor|checker|isLw~combout  & (((!\my_processor|checker|isAddi~1_combout  & !\my_processor|isSubOf~1_combout )) # (!\my_processor|ALUOper|overflow~combout )))

	.dataa(\my_processor|checker|isAddi~1_combout ),
	.datab(\my_processor|isSubOf~1_combout ),
	.datac(\my_processor|ALUOper|overflow~combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~61 .lut_mask = 16'h001F;
defparam \my_processor|data_writeReg[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~77 (
// Equation(s):
// \my_regfile|data_readRegB[27]~77_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [27]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~77 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[27]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~78 (
// Equation(s):
// \my_regfile|data_readRegB[27]~78_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [27])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [27] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [27]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~78 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[27]~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~79 (
// Equation(s):
// \my_regfile|data_readRegB[27]~79_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [27] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~79 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~80 (
// Equation(s):
// \my_regfile|data_readRegB[27]~80_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [27])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [27])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~80 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[27]~80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~81 (
// Equation(s):
// \my_regfile|data_readRegB[27]~81_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [27]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~81 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[27]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~82 (
// Equation(s):
// \my_regfile|data_readRegB[27]~82_combout  = (\my_regfile|data_readRegB[27]~80_combout  & (\my_regfile|data_readRegB[27]~81_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [27]))))

	.dataa(\my_regfile|data_readRegB[27]~80_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.datad(\my_regfile|data_readRegB[27]~81_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~82 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegB[27]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~83 (
// Equation(s):
// \my_regfile|data_readRegB[27]~83_combout  = (\my_regfile|data_readRegB[27]~77_combout  & (\my_regfile|data_readRegB[27]~78_combout  & (\my_regfile|data_readRegB[27]~79_combout  & \my_regfile|data_readRegB[27]~82_combout )))

	.dataa(\my_regfile|data_readRegB[27]~77_combout ),
	.datab(\my_regfile|data_readRegB[27]~78_combout ),
	.datac(\my_regfile|data_readRegB[27]~79_combout ),
	.datad(\my_regfile|data_readRegB[27]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~83 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~84 (
// Equation(s):
// \my_regfile|data_readRegB[27]~84_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [27] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~84 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~85 (
// Equation(s):
// \my_regfile|data_readRegB[27]~85_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [27] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~85 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~86 (
// Equation(s):
// \my_regfile|data_readRegB[27]~86_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [27] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~86 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~87 (
// Equation(s):
// \my_regfile|data_readRegB[27]~87_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [27] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~87 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~88 (
// Equation(s):
// \my_regfile|data_readRegB[27]~88_combout  = (\my_regfile|data_readRegB[27]~84_combout  & (\my_regfile|data_readRegB[27]~85_combout  & (\my_regfile|data_readRegB[27]~86_combout  & \my_regfile|data_readRegB[27]~87_combout )))

	.dataa(\my_regfile|data_readRegB[27]~84_combout ),
	.datab(\my_regfile|data_readRegB[27]~85_combout ),
	.datac(\my_regfile|data_readRegB[27]~86_combout ),
	.datad(\my_regfile|data_readRegB[27]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~88 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~89 (
// Equation(s):
// \my_regfile|data_readRegB[27]~89_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [27] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~89 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~90 (
// Equation(s):
// \my_regfile|data_readRegB[27]~90_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [27])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [27] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [27]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~90 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~91 (
// Equation(s):
// \my_regfile|data_readRegB[27]~91_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [27] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~91 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~92 (
// Equation(s):
// \my_regfile|data_readRegB[27]~92_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [27] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~92 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~93 (
// Equation(s):
// \my_regfile|data_readRegB[27]~93_combout  = (\my_regfile|data_readRegB[27]~89_combout  & (\my_regfile|data_readRegB[27]~90_combout  & (\my_regfile|data_readRegB[27]~91_combout  & \my_regfile|data_readRegB[27]~92_combout )))

	.dataa(\my_regfile|data_readRegB[27]~89_combout ),
	.datab(\my_regfile|data_readRegB[27]~90_combout ),
	.datac(\my_regfile|data_readRegB[27]~91_combout ),
	.datad(\my_regfile|data_readRegB[27]~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~93 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~94 (
// Equation(s):
// \my_regfile|data_readRegB[27]~94_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [27] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~94 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~95 (
// Equation(s):
// \my_regfile|data_readRegB[27]~95_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [27] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [27] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~95 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~96 (
// Equation(s):
// \my_regfile|data_readRegB[27]~96_combout  = (\my_regfile|data_readRegB[27]~94_combout  & (\my_regfile|data_readRegB[27]~95_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [27]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[27]~94_combout ),
	.datab(\my_regfile|data_readRegB[27]~95_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~96 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[27]~97 (
// Equation(s):
// \my_regfile|data_readRegB[27]~97_combout  = (\my_regfile|data_readRegB[27]~83_combout  & (\my_regfile|data_readRegB[27]~88_combout  & (\my_regfile|data_readRegB[27]~93_combout  & \my_regfile|data_readRegB[27]~96_combout )))

	.dataa(\my_regfile|data_readRegB[27]~83_combout ),
	.datab(\my_regfile|data_readRegB[27]~88_combout ),
	.datac(\my_regfile|data_readRegB[27]~93_combout ),
	.datad(\my_regfile|data_readRegB[27]~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~97 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[27]~4 (
// Equation(s):
// \my_processor|dataB[27]~4_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[27]~97_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[27]~97_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[27]~4 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~70 (
// Equation(s):
// \my_processor|data_writeReg[2]~70_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~70 .lut_mask = 16'h0003;
defparam \my_processor|data_writeReg[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~71 (
// Equation(s):
// \my_processor|data_writeReg[2]~71_combout  = (\my_processor|data_writeReg[2]~24_combout  & (\my_processor|data_writeReg[2]~69_combout  & (!\my_processor|checker|isAddi~1_combout  & !\my_processor|data_writeReg[2]~70_combout )))

	.dataa(\my_processor|data_writeReg[2]~24_combout ),
	.datab(\my_processor|data_writeReg[2]~69_combout ),
	.datac(\my_processor|checker|isAddi~1_combout ),
	.datad(\my_processor|data_writeReg[2]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~71 .lut_mask = 16'h0008;
defparam \my_processor|data_writeReg[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[26]~59 (
// Equation(s):
// \my_processor|data[26]~59_combout  = (\my_regfile|data_readRegA[26]~118_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[26]~118_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[26]~59 .lut_mask = 16'hAAFF;
defparam \my_processor|data[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[26]~59_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~98 (
// Equation(s):
// \my_regfile|data_readRegB[26]~98_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [26]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~98 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[26]~98 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~99 (
// Equation(s):
// \my_regfile|data_readRegB[26]~99_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [26])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [26] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [26]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~99 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[26]~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~100 (
// Equation(s):
// \my_regfile|data_readRegB[26]~100_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [26] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~100 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~100 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~101 (
// Equation(s):
// \my_regfile|data_readRegB[26]~101_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [26])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [26])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~101 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[26]~101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~102 (
// Equation(s):
// \my_regfile|data_readRegB[26]~102_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [26]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~102 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[26]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~103 (
// Equation(s):
// \my_regfile|data_readRegB[26]~103_combout  = (\my_regfile|data_readRegB[26]~101_combout  & (\my_regfile|data_readRegB[26]~102_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [26]))))

	.dataa(\my_regfile|data_readRegB[26]~101_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[26]~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~103 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegB[26]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~104 (
// Equation(s):
// \my_regfile|data_readRegB[26]~104_combout  = (\my_regfile|data_readRegB[26]~98_combout  & (\my_regfile|data_readRegB[26]~99_combout  & (\my_regfile|data_readRegB[26]~100_combout  & \my_regfile|data_readRegB[26]~103_combout )))

	.dataa(\my_regfile|data_readRegB[26]~98_combout ),
	.datab(\my_regfile|data_readRegB[26]~99_combout ),
	.datac(\my_regfile|data_readRegB[26]~100_combout ),
	.datad(\my_regfile|data_readRegB[26]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~104 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~105 (
// Equation(s):
// \my_regfile|data_readRegB[26]~105_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [26] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~105 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~106 (
// Equation(s):
// \my_regfile|data_readRegB[26]~106_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [26] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~106 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~107 (
// Equation(s):
// \my_regfile|data_readRegB[26]~107_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [26] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~107 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~108 (
// Equation(s):
// \my_regfile|data_readRegB[26]~108_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [26] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~108 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~109 (
// Equation(s):
// \my_regfile|data_readRegB[26]~109_combout  = (\my_regfile|data_readRegB[26]~105_combout  & (\my_regfile|data_readRegB[26]~106_combout  & (\my_regfile|data_readRegB[26]~107_combout  & \my_regfile|data_readRegB[26]~108_combout )))

	.dataa(\my_regfile|data_readRegB[26]~105_combout ),
	.datab(\my_regfile|data_readRegB[26]~106_combout ),
	.datac(\my_regfile|data_readRegB[26]~107_combout ),
	.datad(\my_regfile|data_readRegB[26]~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~109 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~110 (
// Equation(s):
// \my_regfile|data_readRegB[26]~110_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [26] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~110 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~111 (
// Equation(s):
// \my_regfile|data_readRegB[26]~111_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [26])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [26] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [26]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~111 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~112 (
// Equation(s):
// \my_regfile|data_readRegB[26]~112_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [26] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~112 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~113 (
// Equation(s):
// \my_regfile|data_readRegB[26]~113_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [26] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~113 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~114 (
// Equation(s):
// \my_regfile|data_readRegB[26]~114_combout  = (\my_regfile|data_readRegB[26]~110_combout  & (\my_regfile|data_readRegB[26]~111_combout  & (\my_regfile|data_readRegB[26]~112_combout  & \my_regfile|data_readRegB[26]~113_combout )))

	.dataa(\my_regfile|data_readRegB[26]~110_combout ),
	.datab(\my_regfile|data_readRegB[26]~111_combout ),
	.datac(\my_regfile|data_readRegB[26]~112_combout ),
	.datad(\my_regfile|data_readRegB[26]~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~114 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~115 (
// Equation(s):
// \my_regfile|data_readRegB[26]~115_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [26] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~115 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~116 (
// Equation(s):
// \my_regfile|data_readRegB[26]~116_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [26] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [26] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~116 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~117 (
// Equation(s):
// \my_regfile|data_readRegB[26]~117_combout  = (\my_regfile|data_readRegB[26]~115_combout  & (\my_regfile|data_readRegB[26]~116_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [26]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[26]~115_combout ),
	.datab(\my_regfile|data_readRegB[26]~116_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~117 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[26]~118 (
// Equation(s):
// \my_regfile|data_readRegB[26]~118_combout  = (\my_regfile|data_readRegB[26]~104_combout  & (\my_regfile|data_readRegB[26]~109_combout  & (\my_regfile|data_readRegB[26]~114_combout  & \my_regfile|data_readRegB[26]~117_combout )))

	.dataa(\my_regfile|data_readRegB[26]~104_combout ),
	.datab(\my_regfile|data_readRegB[26]~109_combout ),
	.datac(\my_regfile|data_readRegB[26]~114_combout ),
	.datad(\my_regfile|data_readRegB[26]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~118 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[26]~5 (
// Equation(s):
// \my_processor|dataB[26]~5_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[26]~118_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[26]~118_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[26]~5 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[25]~58 (
// Equation(s):
// \my_processor|data[25]~58_combout  = (\my_regfile|data_readRegA[25]~75_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[25]~75_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[25]~58 .lut_mask = 16'hAAFF;
defparam \my_processor|data[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[25]~58_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~56 (
// Equation(s):
// \my_regfile|data_readRegB[25]~56_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~56 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[25]~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~57 (
// Equation(s):
// \my_regfile|data_readRegB[25]~57_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [25])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [25] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [25]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~57 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~58 (
// Equation(s):
// \my_regfile|data_readRegB[25]~58_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [25] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~58 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~59 (
// Equation(s):
// \my_regfile|data_readRegB[25]~59_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [25])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [25])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~59 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~60 (
// Equation(s):
// \my_regfile|data_readRegB[25]~60_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [25]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~60 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[25]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~61 (
// Equation(s):
// \my_regfile|data_readRegB[25]~61_combout  = (\my_regfile|data_readRegB[25]~59_combout  & (\my_regfile|data_readRegB[25]~60_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [25]))))

	.dataa(\my_regfile|data_readRegB[25]~59_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.datad(\my_regfile|data_readRegB[25]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~61 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegB[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~62 (
// Equation(s):
// \my_regfile|data_readRegB[25]~62_combout  = (\my_regfile|data_readRegB[25]~56_combout  & (\my_regfile|data_readRegB[25]~57_combout  & (\my_regfile|data_readRegB[25]~58_combout  & \my_regfile|data_readRegB[25]~61_combout )))

	.dataa(\my_regfile|data_readRegB[25]~56_combout ),
	.datab(\my_regfile|data_readRegB[25]~57_combout ),
	.datac(\my_regfile|data_readRegB[25]~58_combout ),
	.datad(\my_regfile|data_readRegB[25]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~62 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~63 (
// Equation(s):
// \my_regfile|data_readRegB[25]~63_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [25] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~63 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~64 (
// Equation(s):
// \my_regfile|data_readRegB[25]~64_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [25] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~64 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~65 (
// Equation(s):
// \my_regfile|data_readRegB[25]~65_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [25] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~65 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~66 (
// Equation(s):
// \my_regfile|data_readRegB[25]~66_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [25] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~66 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~67 (
// Equation(s):
// \my_regfile|data_readRegB[25]~67_combout  = (\my_regfile|data_readRegB[25]~63_combout  & (\my_regfile|data_readRegB[25]~64_combout  & (\my_regfile|data_readRegB[25]~65_combout  & \my_regfile|data_readRegB[25]~66_combout )))

	.dataa(\my_regfile|data_readRegB[25]~63_combout ),
	.datab(\my_regfile|data_readRegB[25]~64_combout ),
	.datac(\my_regfile|data_readRegB[25]~65_combout ),
	.datad(\my_regfile|data_readRegB[25]~66_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~67 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~68 (
// Equation(s):
// \my_regfile|data_readRegB[25]~68_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [25] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~68 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~69 (
// Equation(s):
// \my_regfile|data_readRegB[25]~69_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [25])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [25] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [25]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~69 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[25]~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~70 (
// Equation(s):
// \my_regfile|data_readRegB[25]~70_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [25] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~70 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~71 (
// Equation(s):
// \my_regfile|data_readRegB[25]~71_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [25] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~71 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~72 (
// Equation(s):
// \my_regfile|data_readRegB[25]~72_combout  = (\my_regfile|data_readRegB[25]~68_combout  & (\my_regfile|data_readRegB[25]~69_combout  & (\my_regfile|data_readRegB[25]~70_combout  & \my_regfile|data_readRegB[25]~71_combout )))

	.dataa(\my_regfile|data_readRegB[25]~68_combout ),
	.datab(\my_regfile|data_readRegB[25]~69_combout ),
	.datac(\my_regfile|data_readRegB[25]~70_combout ),
	.datad(\my_regfile|data_readRegB[25]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~72 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~73 (
// Equation(s):
// \my_regfile|data_readRegB[25]~73_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [25] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~73 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~74 (
// Equation(s):
// \my_regfile|data_readRegB[25]~74_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [25] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [25] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~74 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~75 (
// Equation(s):
// \my_regfile|data_readRegB[25]~75_combout  = (\my_regfile|data_readRegB[25]~73_combout  & (\my_regfile|data_readRegB[25]~74_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [25]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[25]~73_combout ),
	.datab(\my_regfile|data_readRegB[25]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~75 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[25]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[25]~76 (
// Equation(s):
// \my_regfile|data_readRegB[25]~76_combout  = (\my_regfile|data_readRegB[25]~62_combout  & (\my_regfile|data_readRegB[25]~67_combout  & (\my_regfile|data_readRegB[25]~72_combout  & \my_regfile|data_readRegB[25]~75_combout )))

	.dataa(\my_regfile|data_readRegB[25]~62_combout ),
	.datab(\my_regfile|data_readRegB[25]~67_combout ),
	.datac(\my_regfile|data_readRegB[25]~72_combout ),
	.datad(\my_regfile|data_readRegB[25]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~76 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[25]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[25]~6 (
// Equation(s):
// \my_processor|dataB[25]~6_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[25]~76_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[25]~76_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[25]~6 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[24]~57 (
// Equation(s):
// \my_processor|data[24]~57_combout  = (\my_regfile|data_readRegA[24]~54_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[24]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[24]~57 .lut_mask = 16'hAAFF;
defparam \my_processor|data[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[24]~57_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~34 (
// Equation(s):
// \my_regfile|data_readRegB[24]~34_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [24])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [24])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~34 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~35 (
// Equation(s):
// \my_regfile|data_readRegB[24]~35_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [24]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~35 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[24]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~36 (
// Equation(s):
// \my_regfile|data_readRegB[24]~36_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [24]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~36 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~37 (
// Equation(s):
// \my_regfile|data_readRegB[24]~37_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [24])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~37 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~38 (
// Equation(s):
// \my_regfile|data_readRegB[24]~38_combout  = (\my_regfile|data_readRegB[24]~34_combout  & (\my_regfile|data_readRegB[24]~35_combout  & (\my_regfile|data_readRegB[24]~36_combout  & \my_regfile|data_readRegB[24]~37_combout )))

	.dataa(\my_regfile|data_readRegB[24]~34_combout ),
	.datab(\my_regfile|data_readRegB[24]~35_combout ),
	.datac(\my_regfile|data_readRegB[24]~36_combout ),
	.datad(\my_regfile|data_readRegB[24]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~38 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~39 (
// Equation(s):
// \my_regfile|data_readRegB[24]~39_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [24])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [24] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [24]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~39 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[24]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~40 (
// Equation(s):
// \my_regfile|data_readRegB[24]~40_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [24] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~40 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~41 (
// Equation(s):
// \my_regfile|data_readRegB[24]~41_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [24] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~41 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~42 (
// Equation(s):
// \my_regfile|data_readRegB[24]~42_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [24] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~42 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~43 (
// Equation(s):
// \my_regfile|data_readRegB[24]~43_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [24] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~43 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~44 (
// Equation(s):
// \my_regfile|data_readRegB[24]~44_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [24] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~44 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~45 (
// Equation(s):
// \my_regfile|data_readRegB[24]~45_combout  = (\my_regfile|data_readRegB[24]~41_combout  & (\my_regfile|data_readRegB[24]~42_combout  & (\my_regfile|data_readRegB[24]~43_combout  & \my_regfile|data_readRegB[24]~44_combout )))

	.dataa(\my_regfile|data_readRegB[24]~41_combout ),
	.datab(\my_regfile|data_readRegB[24]~42_combout ),
	.datac(\my_regfile|data_readRegB[24]~43_combout ),
	.datad(\my_regfile|data_readRegB[24]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~45 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~46 (
// Equation(s):
// \my_regfile|data_readRegB[24]~46_combout  = (\my_regfile|data_readRegB[24]~38_combout  & (\my_regfile|data_readRegB[24]~39_combout  & (\my_regfile|data_readRegB[24]~40_combout  & \my_regfile|data_readRegB[24]~45_combout )))

	.dataa(\my_regfile|data_readRegB[24]~38_combout ),
	.datab(\my_regfile|data_readRegB[24]~39_combout ),
	.datac(\my_regfile|data_readRegB[24]~40_combout ),
	.datad(\my_regfile|data_readRegB[24]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~46 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~47 (
// Equation(s):
// \my_regfile|data_readRegB[24]~47_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [24] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~47 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~48 (
// Equation(s):
// \my_regfile|data_readRegB[24]~48_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [24])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [24] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [24]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~48 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~49 (
// Equation(s):
// \my_regfile|data_readRegB[24]~49_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [24] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~49 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~50 (
// Equation(s):
// \my_regfile|data_readRegB[24]~50_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [24] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~50 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~51 (
// Equation(s):
// \my_regfile|data_readRegB[24]~51_combout  = (\my_regfile|data_readRegB[24]~47_combout  & (\my_regfile|data_readRegB[24]~48_combout  & (\my_regfile|data_readRegB[24]~49_combout  & \my_regfile|data_readRegB[24]~50_combout )))

	.dataa(\my_regfile|data_readRegB[24]~47_combout ),
	.datab(\my_regfile|data_readRegB[24]~48_combout ),
	.datac(\my_regfile|data_readRegB[24]~49_combout ),
	.datad(\my_regfile|data_readRegB[24]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~51 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~52 (
// Equation(s):
// \my_regfile|data_readRegB[24]~52_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [24] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~52 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~53 (
// Equation(s):
// \my_regfile|data_readRegB[24]~53_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [24] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [24] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~53 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[24]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~54 (
// Equation(s):
// \my_regfile|data_readRegB[24]~54_combout  = (\my_regfile|data_readRegB[24]~52_combout  & (\my_regfile|data_readRegB[24]~53_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [24]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[24]~52_combout ),
	.datab(\my_regfile|data_readRegB[24]~53_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~54 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[24]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[24]~55 (
// Equation(s):
// \my_regfile|data_readRegB[24]~55_combout  = (\my_regfile|data_readRegB[24]~46_combout  & (\my_regfile|data_readRegB[24]~51_combout  & \my_regfile|data_readRegB[24]~54_combout ))

	.dataa(\my_regfile|data_readRegB[24]~46_combout ),
	.datab(\my_regfile|data_readRegB[24]~51_combout ),
	.datac(\my_regfile|data_readRegB[24]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~55 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[24]~7 (
// Equation(s):
// \my_processor|dataB[24]~7_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[24]~55_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[24]~55_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[24]~7 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~337 (
// Equation(s):
// \my_regfile|data_readRegB[23]~337_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [23])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [23])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~337 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[23]~337 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~338 (
// Equation(s):
// \my_regfile|data_readRegB[23]~338_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [23]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~338 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[23]~338 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~339 (
// Equation(s):
// \my_regfile|data_readRegB[23]~339_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [23]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~339 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[23]~339 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~340 (
// Equation(s):
// \my_regfile|data_readRegB[23]~340_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [23])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~340 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[23]~340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~341 (
// Equation(s):
// \my_regfile|data_readRegB[23]~341_combout  = (\my_regfile|data_readRegB[23]~337_combout  & (\my_regfile|data_readRegB[23]~338_combout  & (\my_regfile|data_readRegB[23]~339_combout  & \my_regfile|data_readRegB[23]~340_combout )))

	.dataa(\my_regfile|data_readRegB[23]~337_combout ),
	.datab(\my_regfile|data_readRegB[23]~338_combout ),
	.datac(\my_regfile|data_readRegB[23]~339_combout ),
	.datad(\my_regfile|data_readRegB[23]~340_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~341 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~341 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~342 (
// Equation(s):
// \my_regfile|data_readRegB[23]~342_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [23])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [23] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [23]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~342 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[23]~342 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~343 (
// Equation(s):
// \my_regfile|data_readRegB[23]~343_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [23] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~343 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~343 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~344 (
// Equation(s):
// \my_regfile|data_readRegB[23]~344_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [23] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~344 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~344 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~345 (
// Equation(s):
// \my_regfile|data_readRegB[23]~345_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [23] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~345 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~345 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~346 (
// Equation(s):
// \my_regfile|data_readRegB[23]~346_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [23] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~346 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~346 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~347 (
// Equation(s):
// \my_regfile|data_readRegB[23]~347_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [23] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~347 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~348 (
// Equation(s):
// \my_regfile|data_readRegB[23]~348_combout  = (\my_regfile|data_readRegB[23]~344_combout  & (\my_regfile|data_readRegB[23]~345_combout  & (\my_regfile|data_readRegB[23]~346_combout  & \my_regfile|data_readRegB[23]~347_combout )))

	.dataa(\my_regfile|data_readRegB[23]~344_combout ),
	.datab(\my_regfile|data_readRegB[23]~345_combout ),
	.datac(\my_regfile|data_readRegB[23]~346_combout ),
	.datad(\my_regfile|data_readRegB[23]~347_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~348 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~348 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~349 (
// Equation(s):
// \my_regfile|data_readRegB[23]~349_combout  = (\my_regfile|data_readRegB[23]~341_combout  & (\my_regfile|data_readRegB[23]~342_combout  & (\my_regfile|data_readRegB[23]~343_combout  & \my_regfile|data_readRegB[23]~348_combout )))

	.dataa(\my_regfile|data_readRegB[23]~341_combout ),
	.datab(\my_regfile|data_readRegB[23]~342_combout ),
	.datac(\my_regfile|data_readRegB[23]~343_combout ),
	.datad(\my_regfile|data_readRegB[23]~348_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~349 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~349 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~350 (
// Equation(s):
// \my_regfile|data_readRegB[23]~350_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [23] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~350 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~350 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~351 (
// Equation(s):
// \my_regfile|data_readRegB[23]~351_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [23])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [23] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [23]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~351 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[23]~351 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~352 (
// Equation(s):
// \my_regfile|data_readRegB[23]~352_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [23] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~352 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~352 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~353 (
// Equation(s):
// \my_regfile|data_readRegB[23]~353_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [23] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~353 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~353 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~354 (
// Equation(s):
// \my_regfile|data_readRegB[23]~354_combout  = (\my_regfile|data_readRegB[23]~350_combout  & (\my_regfile|data_readRegB[23]~351_combout  & (\my_regfile|data_readRegB[23]~352_combout  & \my_regfile|data_readRegB[23]~353_combout )))

	.dataa(\my_regfile|data_readRegB[23]~350_combout ),
	.datab(\my_regfile|data_readRegB[23]~351_combout ),
	.datac(\my_regfile|data_readRegB[23]~352_combout ),
	.datad(\my_regfile|data_readRegB[23]~353_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~354 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[23]~354 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~355 (
// Equation(s):
// \my_regfile|data_readRegB[23]~355_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [23] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~355 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~355 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~356 (
// Equation(s):
// \my_regfile|data_readRegB[23]~356_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [23] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [23] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~356 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[23]~356 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~357 (
// Equation(s):
// \my_regfile|data_readRegB[23]~357_combout  = (\my_regfile|data_readRegB[23]~355_combout  & (\my_regfile|data_readRegB[23]~356_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [23]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[23]~355_combout ),
	.datab(\my_regfile|data_readRegB[23]~356_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~357 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[23]~357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[23]~358 (
// Equation(s):
// \my_regfile|data_readRegB[23]~358_combout  = (\my_regfile|data_readRegB[23]~349_combout  & (\my_regfile|data_readRegB[23]~354_combout  & \my_regfile|data_readRegB[23]~357_combout ))

	.dataa(\my_regfile|data_readRegB[23]~349_combout ),
	.datab(\my_regfile|data_readRegB[23]~354_combout ),
	.datac(\my_regfile|data_readRegB[23]~357_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~358 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[23]~358 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[23]~8 (
// Equation(s):
// \my_processor|dataB[23]~8_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[23]~358_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[23]~358_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[23]~8 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~17 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[10]~35_combout )))

	.dataa(\my_processor|dataA[8]~33_combout ),
	.datab(\my_processor|dataA[10]~35_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~17 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~18 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[9]~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[11]~39_combout )))

	.dataa(\my_processor|dataA[9]~37_combout ),
	.datab(\my_processor|dataA[11]~39_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~18 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~19 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~18_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~19 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~20 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[12]~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[14]~43_combout )))

	.dataa(\my_processor|dataA[12]~41_combout ),
	.datab(\my_processor|dataA[14]~43_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~20 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[13]~46 (
// Equation(s):
// \my_processor|data[13]~46_combout  = (\my_regfile|data_readRegA[13]~505_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[13]~505_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[13]~46 .lut_mask = 16'hAAFF;
defparam \my_processor|data[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[13]~46_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~489 (
// Equation(s):
// \my_regfile|data_readRegB[13]~489_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [13])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [13])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~489 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[13]~489 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~490 (
// Equation(s):
// \my_regfile|data_readRegB[13]~490_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [13]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~490 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[13]~490 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~491 (
// Equation(s):
// \my_regfile|data_readRegB[13]~491_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [13]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~491 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[13]~491 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~492 (
// Equation(s):
// \my_regfile|data_readRegB[13]~492_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [13])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~492 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[13]~492 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~493 (
// Equation(s):
// \my_regfile|data_readRegB[13]~493_combout  = (\my_regfile|data_readRegB[13]~489_combout  & (\my_regfile|data_readRegB[13]~490_combout  & (\my_regfile|data_readRegB[13]~491_combout  & \my_regfile|data_readRegB[13]~492_combout )))

	.dataa(\my_regfile|data_readRegB[13]~489_combout ),
	.datab(\my_regfile|data_readRegB[13]~490_combout ),
	.datac(\my_regfile|data_readRegB[13]~491_combout ),
	.datad(\my_regfile|data_readRegB[13]~492_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~493 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~493 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~494 (
// Equation(s):
// \my_regfile|data_readRegB[13]~494_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [13])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [13] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [13]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~494 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[13]~494 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~495 (
// Equation(s):
// \my_regfile|data_readRegB[13]~495_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [13] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~495 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~495 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~496 (
// Equation(s):
// \my_regfile|data_readRegB[13]~496_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [13] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~496 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~496 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~497 (
// Equation(s):
// \my_regfile|data_readRegB[13]~497_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [13] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~497 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~497 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~498 (
// Equation(s):
// \my_regfile|data_readRegB[13]~498_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [13] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~498 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~498 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~499 (
// Equation(s):
// \my_regfile|data_readRegB[13]~499_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [13] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~499 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~499 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~500 (
// Equation(s):
// \my_regfile|data_readRegB[13]~500_combout  = (\my_regfile|data_readRegB[13]~496_combout  & (\my_regfile|data_readRegB[13]~497_combout  & (\my_regfile|data_readRegB[13]~498_combout  & \my_regfile|data_readRegB[13]~499_combout )))

	.dataa(\my_regfile|data_readRegB[13]~496_combout ),
	.datab(\my_regfile|data_readRegB[13]~497_combout ),
	.datac(\my_regfile|data_readRegB[13]~498_combout ),
	.datad(\my_regfile|data_readRegB[13]~499_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~500 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~501 (
// Equation(s):
// \my_regfile|data_readRegB[13]~501_combout  = (\my_regfile|data_readRegB[13]~493_combout  & (\my_regfile|data_readRegB[13]~494_combout  & (\my_regfile|data_readRegB[13]~495_combout  & \my_regfile|data_readRegB[13]~500_combout )))

	.dataa(\my_regfile|data_readRegB[13]~493_combout ),
	.datab(\my_regfile|data_readRegB[13]~494_combout ),
	.datac(\my_regfile|data_readRegB[13]~495_combout ),
	.datad(\my_regfile|data_readRegB[13]~500_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~501 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~501 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~502 (
// Equation(s):
// \my_regfile|data_readRegB[13]~502_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [13] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~502 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~502 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~503 (
// Equation(s):
// \my_regfile|data_readRegB[13]~503_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [13])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [13] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [13]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~503 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[13]~503 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~504 (
// Equation(s):
// \my_regfile|data_readRegB[13]~504_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [13] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~504 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~504 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~505 (
// Equation(s):
// \my_regfile|data_readRegB[13]~505_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [13] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~505 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~505 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~506 (
// Equation(s):
// \my_regfile|data_readRegB[13]~506_combout  = (\my_regfile|data_readRegB[13]~502_combout  & (\my_regfile|data_readRegB[13]~503_combout  & (\my_regfile|data_readRegB[13]~504_combout  & \my_regfile|data_readRegB[13]~505_combout )))

	.dataa(\my_regfile|data_readRegB[13]~502_combout ),
	.datab(\my_regfile|data_readRegB[13]~503_combout ),
	.datac(\my_regfile|data_readRegB[13]~504_combout ),
	.datad(\my_regfile|data_readRegB[13]~505_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~506 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[13]~506 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~507 (
// Equation(s):
// \my_regfile|data_readRegB[13]~507_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [13] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~507 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~507 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~508 (
// Equation(s):
// \my_regfile|data_readRegB[13]~508_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [13] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [13] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~508 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[13]~508 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~509 (
// Equation(s):
// \my_regfile|data_readRegB[13]~509_combout  = (\my_regfile|data_readRegB[13]~507_combout  & (\my_regfile|data_readRegB[13]~508_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [13]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[13]~507_combout ),
	.datab(\my_regfile|data_readRegB[13]~508_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~509 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[13]~509 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[13]~510 (
// Equation(s):
// \my_regfile|data_readRegB[13]~510_combout  = (\my_regfile|data_readRegB[13]~501_combout  & (\my_regfile|data_readRegB[13]~506_combout  & \my_regfile|data_readRegB[13]~509_combout ))

	.dataa(\my_regfile|data_readRegB[13]~501_combout ),
	.datab(\my_regfile|data_readRegB[13]~506_combout ),
	.datac(\my_regfile|data_readRegB[13]~509_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~510 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[13]~510 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[13]~18 (
// Equation(s):
// \my_processor|dataB[13]~18_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[13]~510_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_regfile|data_readRegB[13]~510_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[13]~18 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~446 (
// Equation(s):
// \my_regfile|data_readRegB[12]~446_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [12])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [12])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~446 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[12]~446 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~447 (
// Equation(s):
// \my_regfile|data_readRegB[12]~447_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [12]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~447 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[12]~447 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~448 (
// Equation(s):
// \my_regfile|data_readRegB[12]~448_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [12]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~448 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[12]~448 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~449 (
// Equation(s):
// \my_regfile|data_readRegB[12]~449_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [12])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~449 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[12]~449 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~450 (
// Equation(s):
// \my_regfile|data_readRegB[12]~450_combout  = (\my_regfile|data_readRegB[12]~446_combout  & (\my_regfile|data_readRegB[12]~447_combout  & (\my_regfile|data_readRegB[12]~448_combout  & \my_regfile|data_readRegB[12]~449_combout )))

	.dataa(\my_regfile|data_readRegB[12]~446_combout ),
	.datab(\my_regfile|data_readRegB[12]~447_combout ),
	.datac(\my_regfile|data_readRegB[12]~448_combout ),
	.datad(\my_regfile|data_readRegB[12]~449_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~450 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~450 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~451 (
// Equation(s):
// \my_regfile|data_readRegB[12]~451_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [12])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [12] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [12]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~451 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[12]~451 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~452 (
// Equation(s):
// \my_regfile|data_readRegB[12]~452_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [12] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~452 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~452 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~453 (
// Equation(s):
// \my_regfile|data_readRegB[12]~453_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [12] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~453 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~453 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~454 (
// Equation(s):
// \my_regfile|data_readRegB[12]~454_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [12] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~454 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~454 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~455 (
// Equation(s):
// \my_regfile|data_readRegB[12]~455_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [12] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~455 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~455 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~456 (
// Equation(s):
// \my_regfile|data_readRegB[12]~456_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [12] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~456 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~456 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~457 (
// Equation(s):
// \my_regfile|data_readRegB[12]~457_combout  = (\my_regfile|data_readRegB[12]~453_combout  & (\my_regfile|data_readRegB[12]~454_combout  & (\my_regfile|data_readRegB[12]~455_combout  & \my_regfile|data_readRegB[12]~456_combout )))

	.dataa(\my_regfile|data_readRegB[12]~453_combout ),
	.datab(\my_regfile|data_readRegB[12]~454_combout ),
	.datac(\my_regfile|data_readRegB[12]~455_combout ),
	.datad(\my_regfile|data_readRegB[12]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~457 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~458 (
// Equation(s):
// \my_regfile|data_readRegB[12]~458_combout  = (\my_regfile|data_readRegB[12]~450_combout  & (\my_regfile|data_readRegB[12]~451_combout  & (\my_regfile|data_readRegB[12]~452_combout  & \my_regfile|data_readRegB[12]~457_combout )))

	.dataa(\my_regfile|data_readRegB[12]~450_combout ),
	.datab(\my_regfile|data_readRegB[12]~451_combout ),
	.datac(\my_regfile|data_readRegB[12]~452_combout ),
	.datad(\my_regfile|data_readRegB[12]~457_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~458 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~458 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~459 (
// Equation(s):
// \my_regfile|data_readRegB[12]~459_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [12] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~459 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~459 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~460 (
// Equation(s):
// \my_regfile|data_readRegB[12]~460_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [12])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [12] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [12]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~460 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[12]~460 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~461 (
// Equation(s):
// \my_regfile|data_readRegB[12]~461_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [12] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~461 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~461 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~462 (
// Equation(s):
// \my_regfile|data_readRegB[12]~462_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [12] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~462 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~462 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~463 (
// Equation(s):
// \my_regfile|data_readRegB[12]~463_combout  = (\my_regfile|data_readRegB[12]~459_combout  & (\my_regfile|data_readRegB[12]~460_combout  & (\my_regfile|data_readRegB[12]~461_combout  & \my_regfile|data_readRegB[12]~462_combout )))

	.dataa(\my_regfile|data_readRegB[12]~459_combout ),
	.datab(\my_regfile|data_readRegB[12]~460_combout ),
	.datac(\my_regfile|data_readRegB[12]~461_combout ),
	.datad(\my_regfile|data_readRegB[12]~462_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~463 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[12]~463 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~464 (
// Equation(s):
// \my_regfile|data_readRegB[12]~464_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [12] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~464 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~464 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~465 (
// Equation(s):
// \my_regfile|data_readRegB[12]~465_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [12] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [12] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~465 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[12]~465 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~466 (
// Equation(s):
// \my_regfile|data_readRegB[12]~466_combout  = (\my_regfile|data_readRegB[12]~464_combout  & (\my_regfile|data_readRegB[12]~465_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [12]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[12]~464_combout ),
	.datab(\my_regfile|data_readRegB[12]~465_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~466 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[12]~466 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[12]~467 (
// Equation(s):
// \my_regfile|data_readRegB[12]~467_combout  = (\my_regfile|data_readRegB[12]~458_combout  & (\my_regfile|data_readRegB[12]~463_combout  & \my_regfile|data_readRegB[12]~466_combout ))

	.dataa(\my_regfile|data_readRegB[12]~458_combout ),
	.datab(\my_regfile|data_readRegB[12]~463_combout ),
	.datac(\my_regfile|data_readRegB[12]~466_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~467 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[12]~467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[12]~19 (
// Equation(s):
// \my_processor|dataB[12]~19_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[12]~467_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_regfile|data_readRegB[12]~467_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[12]~19 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~438 (
// Equation(s):
// \my_regfile|data_readRegB[11]~438_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [11] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~438 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~438 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~439 (
// Equation(s):
// \my_regfile|data_readRegB[11]~439_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [11])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [11] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [11]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~439 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[11]~439 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~440 (
// Equation(s):
// \my_regfile|data_readRegB[11]~440_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [11] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~440 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~440 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~441 (
// Equation(s):
// \my_regfile|data_readRegB[11]~441_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [11] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~441 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~441 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~442 (
// Equation(s):
// \my_regfile|data_readRegB[11]~442_combout  = (\my_regfile|data_readRegB[11]~438_combout  & (\my_regfile|data_readRegB[11]~439_combout  & (\my_regfile|data_readRegB[11]~440_combout  & \my_regfile|data_readRegB[11]~441_combout )))

	.dataa(\my_regfile|data_readRegB[11]~438_combout ),
	.datab(\my_regfile|data_readRegB[11]~439_combout ),
	.datac(\my_regfile|data_readRegB[11]~440_combout ),
	.datad(\my_regfile|data_readRegB[11]~441_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~442 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~442 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~443 (
// Equation(s):
// \my_regfile|data_readRegB[11]~443_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [11] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~443 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~443 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~444 (
// Equation(s):
// \my_regfile|data_readRegB[11]~444_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [11] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~444 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~444 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~445 (
// Equation(s):
// \my_regfile|data_readRegB[11]~445_combout  = (\my_regfile|data_readRegB[11]~443_combout  & (\my_regfile|data_readRegB[11]~444_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[11]~443_combout ),
	.datab(\my_regfile|data_readRegB[11]~444_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~445 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[11]~445 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~708 (
// Equation(s):
// \my_regfile|data_readRegB[11]~708_combout  = (\my_regfile|data_readRegB[11]~437_combout  & (\my_regfile|data_readRegB[11]~442_combout  & \my_regfile|data_readRegB[11]~445_combout ))

	.dataa(\my_regfile|data_readRegB[11]~437_combout ),
	.datab(\my_regfile|data_readRegB[11]~442_combout ),
	.datac(\my_regfile|data_readRegB[11]~445_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~708 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[11]~708 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[11]~20 (
// Equation(s):
// \my_processor|dataB[11]~20_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[11]~708_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_regfile|data_readRegB[11]~708_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[11]~20 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~381 (
// Equation(s):
// \my_regfile|data_readRegB[10]~381_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [10])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [10])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~381 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[10]~381 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~382 (
// Equation(s):
// \my_regfile|data_readRegB[10]~382_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~382 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[10]~382 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~383 (
// Equation(s):
// \my_regfile|data_readRegB[10]~383_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [10]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~383 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[10]~383 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~384 (
// Equation(s):
// \my_regfile|data_readRegB[10]~384_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [10])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~384 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[10]~384 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~385 (
// Equation(s):
// \my_regfile|data_readRegB[10]~385_combout  = (\my_regfile|data_readRegB[10]~381_combout  & (\my_regfile|data_readRegB[10]~382_combout  & (\my_regfile|data_readRegB[10]~383_combout  & \my_regfile|data_readRegB[10]~384_combout )))

	.dataa(\my_regfile|data_readRegB[10]~381_combout ),
	.datab(\my_regfile|data_readRegB[10]~382_combout ),
	.datac(\my_regfile|data_readRegB[10]~383_combout ),
	.datad(\my_regfile|data_readRegB[10]~384_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~385 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~385 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~386 (
// Equation(s):
// \my_regfile|data_readRegB[10]~386_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [10])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [10] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [10]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~386 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[10]~386 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~387 (
// Equation(s):
// \my_regfile|data_readRegB[10]~387_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [10] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~387 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~387 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~388 (
// Equation(s):
// \my_regfile|data_readRegB[10]~388_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [10] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~388 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~388 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~389 (
// Equation(s):
// \my_regfile|data_readRegB[10]~389_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [10] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~389 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~389 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~390 (
// Equation(s):
// \my_regfile|data_readRegB[10]~390_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [10] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~390 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~390 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~391 (
// Equation(s):
// \my_regfile|data_readRegB[10]~391_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [10] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~391 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~391 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~392 (
// Equation(s):
// \my_regfile|data_readRegB[10]~392_combout  = (\my_regfile|data_readRegB[10]~388_combout  & (\my_regfile|data_readRegB[10]~389_combout  & (\my_regfile|data_readRegB[10]~390_combout  & \my_regfile|data_readRegB[10]~391_combout )))

	.dataa(\my_regfile|data_readRegB[10]~388_combout ),
	.datab(\my_regfile|data_readRegB[10]~389_combout ),
	.datac(\my_regfile|data_readRegB[10]~390_combout ),
	.datad(\my_regfile|data_readRegB[10]~391_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~392 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~392 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~393 (
// Equation(s):
// \my_regfile|data_readRegB[10]~393_combout  = (\my_regfile|data_readRegB[10]~385_combout  & (\my_regfile|data_readRegB[10]~386_combout  & (\my_regfile|data_readRegB[10]~387_combout  & \my_regfile|data_readRegB[10]~392_combout )))

	.dataa(\my_regfile|data_readRegB[10]~385_combout ),
	.datab(\my_regfile|data_readRegB[10]~386_combout ),
	.datac(\my_regfile|data_readRegB[10]~387_combout ),
	.datad(\my_regfile|data_readRegB[10]~392_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~393 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~393 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~394 (
// Equation(s):
// \my_regfile|data_readRegB[10]~394_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [10] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~394 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~394 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~395 (
// Equation(s):
// \my_regfile|data_readRegB[10]~395_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [10])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [10] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [10]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~395 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[10]~395 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~396 (
// Equation(s):
// \my_regfile|data_readRegB[10]~396_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [10] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~396 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~396 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~397 (
// Equation(s):
// \my_regfile|data_readRegB[10]~397_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [10] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~397 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~397 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~398 (
// Equation(s):
// \my_regfile|data_readRegB[10]~398_combout  = (\my_regfile|data_readRegB[10]~394_combout  & (\my_regfile|data_readRegB[10]~395_combout  & (\my_regfile|data_readRegB[10]~396_combout  & \my_regfile|data_readRegB[10]~397_combout )))

	.dataa(\my_regfile|data_readRegB[10]~394_combout ),
	.datab(\my_regfile|data_readRegB[10]~395_combout ),
	.datac(\my_regfile|data_readRegB[10]~396_combout ),
	.datad(\my_regfile|data_readRegB[10]~397_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~398 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[10]~398 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~399 (
// Equation(s):
// \my_regfile|data_readRegB[10]~399_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [10] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~399 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~399 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~400 (
// Equation(s):
// \my_regfile|data_readRegB[10]~400_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [10] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [10] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~400 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[10]~400 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~401 (
// Equation(s):
// \my_regfile|data_readRegB[10]~401_combout  = (\my_regfile|data_readRegB[10]~399_combout  & (\my_regfile|data_readRegB[10]~400_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [10]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[10]~399_combout ),
	.datab(\my_regfile|data_readRegB[10]~400_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~401 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[10]~401 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[10]~402 (
// Equation(s):
// \my_regfile|data_readRegB[10]~402_combout  = (\my_regfile|data_readRegB[10]~393_combout  & (\my_regfile|data_readRegB[10]~398_combout  & \my_regfile|data_readRegB[10]~401_combout ))

	.dataa(\my_regfile|data_readRegB[10]~393_combout ),
	.datab(\my_regfile|data_readRegB[10]~398_combout ),
	.datac(\my_regfile|data_readRegB[10]~401_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~402 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[10]~402 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[10]~21 (
// Equation(s):
// \my_processor|dataB[10]~21_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[10]~402_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|data_readRegB[10]~402_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[10]~21 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~403 (
// Equation(s):
// \my_regfile|data_readRegB[9]~403_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [9])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [9])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~403 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[9]~403 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~404 (
// Equation(s):
// \my_regfile|data_readRegB[9]~404_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [9]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~404 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[9]~404 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~405 (
// Equation(s):
// \my_regfile|data_readRegB[9]~405_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [9]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~405 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[9]~405 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~406 (
// Equation(s):
// \my_regfile|data_readRegB[9]~406_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [9])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~406 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[9]~406 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~407 (
// Equation(s):
// \my_regfile|data_readRegB[9]~407_combout  = (\my_regfile|data_readRegB[9]~403_combout  & (\my_regfile|data_readRegB[9]~404_combout  & (\my_regfile|data_readRegB[9]~405_combout  & \my_regfile|data_readRegB[9]~406_combout )))

	.dataa(\my_regfile|data_readRegB[9]~403_combout ),
	.datab(\my_regfile|data_readRegB[9]~404_combout ),
	.datac(\my_regfile|data_readRegB[9]~405_combout ),
	.datad(\my_regfile|data_readRegB[9]~406_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~407 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~407 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~408 (
// Equation(s):
// \my_regfile|data_readRegB[9]~408_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [9])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [9] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [9]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~408 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[9]~408 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~409 (
// Equation(s):
// \my_regfile|data_readRegB[9]~409_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [9] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~409 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~409 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~410 (
// Equation(s):
// \my_regfile|data_readRegB[9]~410_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [9] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~410 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~410 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~411 (
// Equation(s):
// \my_regfile|data_readRegB[9]~411_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [9] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~411 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~411 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~412 (
// Equation(s):
// \my_regfile|data_readRegB[9]~412_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [9] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~412 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~412 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~413 (
// Equation(s):
// \my_regfile|data_readRegB[9]~413_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [9] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~413 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~413 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~414 (
// Equation(s):
// \my_regfile|data_readRegB[9]~414_combout  = (\my_regfile|data_readRegB[9]~410_combout  & (\my_regfile|data_readRegB[9]~411_combout  & (\my_regfile|data_readRegB[9]~412_combout  & \my_regfile|data_readRegB[9]~413_combout )))

	.dataa(\my_regfile|data_readRegB[9]~410_combout ),
	.datab(\my_regfile|data_readRegB[9]~411_combout ),
	.datac(\my_regfile|data_readRegB[9]~412_combout ),
	.datad(\my_regfile|data_readRegB[9]~413_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~414 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~414 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~415 (
// Equation(s):
// \my_regfile|data_readRegB[9]~415_combout  = (\my_regfile|data_readRegB[9]~407_combout  & (\my_regfile|data_readRegB[9]~408_combout  & (\my_regfile|data_readRegB[9]~409_combout  & \my_regfile|data_readRegB[9]~414_combout )))

	.dataa(\my_regfile|data_readRegB[9]~407_combout ),
	.datab(\my_regfile|data_readRegB[9]~408_combout ),
	.datac(\my_regfile|data_readRegB[9]~409_combout ),
	.datad(\my_regfile|data_readRegB[9]~414_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~415 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~415 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~416 (
// Equation(s):
// \my_regfile|data_readRegB[9]~416_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [9] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~416 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~416 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~417 (
// Equation(s):
// \my_regfile|data_readRegB[9]~417_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [9])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [9] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [9]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~417 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[9]~417 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~418 (
// Equation(s):
// \my_regfile|data_readRegB[9]~418_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [9] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~418 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~418 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~419 (
// Equation(s):
// \my_regfile|data_readRegB[9]~419_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [9] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~419 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~419 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~420 (
// Equation(s):
// \my_regfile|data_readRegB[9]~420_combout  = (\my_regfile|data_readRegB[9]~416_combout  & (\my_regfile|data_readRegB[9]~417_combout  & (\my_regfile|data_readRegB[9]~418_combout  & \my_regfile|data_readRegB[9]~419_combout )))

	.dataa(\my_regfile|data_readRegB[9]~416_combout ),
	.datab(\my_regfile|data_readRegB[9]~417_combout ),
	.datac(\my_regfile|data_readRegB[9]~418_combout ),
	.datad(\my_regfile|data_readRegB[9]~419_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~420 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[9]~420 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~421 (
// Equation(s):
// \my_regfile|data_readRegB[9]~421_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [9] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~421 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~421 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~422 (
// Equation(s):
// \my_regfile|data_readRegB[9]~422_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [9] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [9] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~422 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[9]~422 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~423 (
// Equation(s):
// \my_regfile|data_readRegB[9]~423_combout  = (\my_regfile|data_readRegB[9]~421_combout  & (\my_regfile|data_readRegB[9]~422_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [9]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[9]~421_combout ),
	.datab(\my_regfile|data_readRegB[9]~422_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~423 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[9]~423 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[9]~424 (
// Equation(s):
// \my_regfile|data_readRegB[9]~424_combout  = (\my_regfile|data_readRegB[9]~415_combout  & (\my_regfile|data_readRegB[9]~420_combout  & \my_regfile|data_readRegB[9]~423_combout ))

	.dataa(\my_regfile|data_readRegB[9]~415_combout ),
	.datab(\my_regfile|data_readRegB[9]~420_combout ),
	.datac(\my_regfile|data_readRegB[9]~423_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~424 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[9]~424 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[9]~22 (
// Equation(s):
// \my_processor|dataB[9]~22_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[9]~424_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|data_readRegB[9]~424_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[9]~22 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~359 (
// Equation(s):
// \my_regfile|data_readRegB[8]~359_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [8])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [8])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~359 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[8]~359 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~360 (
// Equation(s):
// \my_regfile|data_readRegB[8]~360_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [8]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~360 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[8]~360 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~361 (
// Equation(s):
// \my_regfile|data_readRegB[8]~361_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [8]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~361 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[8]~361 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~362 (
// Equation(s):
// \my_regfile|data_readRegB[8]~362_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [8])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~362 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[8]~362 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~363 (
// Equation(s):
// \my_regfile|data_readRegB[8]~363_combout  = (\my_regfile|data_readRegB[8]~359_combout  & (\my_regfile|data_readRegB[8]~360_combout  & (\my_regfile|data_readRegB[8]~361_combout  & \my_regfile|data_readRegB[8]~362_combout )))

	.dataa(\my_regfile|data_readRegB[8]~359_combout ),
	.datab(\my_regfile|data_readRegB[8]~360_combout ),
	.datac(\my_regfile|data_readRegB[8]~361_combout ),
	.datad(\my_regfile|data_readRegB[8]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~363 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~363 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~364 (
// Equation(s):
// \my_regfile|data_readRegB[8]~364_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [8])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [8] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [8]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~364 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[8]~364 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~365 (
// Equation(s):
// \my_regfile|data_readRegB[8]~365_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [8] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~365 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~365 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~366 (
// Equation(s):
// \my_regfile|data_readRegB[8]~366_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [8] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~366 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~366 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~367 (
// Equation(s):
// \my_regfile|data_readRegB[8]~367_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [8] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~367 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~367 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~368 (
// Equation(s):
// \my_regfile|data_readRegB[8]~368_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [8] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~368 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~368 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~369 (
// Equation(s):
// \my_regfile|data_readRegB[8]~369_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [8] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~369 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~369 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~370 (
// Equation(s):
// \my_regfile|data_readRegB[8]~370_combout  = (\my_regfile|data_readRegB[8]~366_combout  & (\my_regfile|data_readRegB[8]~367_combout  & (\my_regfile|data_readRegB[8]~368_combout  & \my_regfile|data_readRegB[8]~369_combout )))

	.dataa(\my_regfile|data_readRegB[8]~366_combout ),
	.datab(\my_regfile|data_readRegB[8]~367_combout ),
	.datac(\my_regfile|data_readRegB[8]~368_combout ),
	.datad(\my_regfile|data_readRegB[8]~369_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~370 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~371 (
// Equation(s):
// \my_regfile|data_readRegB[8]~371_combout  = (\my_regfile|data_readRegB[8]~363_combout  & (\my_regfile|data_readRegB[8]~364_combout  & (\my_regfile|data_readRegB[8]~365_combout  & \my_regfile|data_readRegB[8]~370_combout )))

	.dataa(\my_regfile|data_readRegB[8]~363_combout ),
	.datab(\my_regfile|data_readRegB[8]~364_combout ),
	.datac(\my_regfile|data_readRegB[8]~365_combout ),
	.datad(\my_regfile|data_readRegB[8]~370_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~371 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~371 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~372 (
// Equation(s):
// \my_regfile|data_readRegB[8]~372_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [8] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~372 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~372 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~373 (
// Equation(s):
// \my_regfile|data_readRegB[8]~373_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [8])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [8] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [8]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~373 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[8]~373 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~374 (
// Equation(s):
// \my_regfile|data_readRegB[8]~374_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [8] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~374 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~374 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~375 (
// Equation(s):
// \my_regfile|data_readRegB[8]~375_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [8] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~375 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~375 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~376 (
// Equation(s):
// \my_regfile|data_readRegB[8]~376_combout  = (\my_regfile|data_readRegB[8]~372_combout  & (\my_regfile|data_readRegB[8]~373_combout  & (\my_regfile|data_readRegB[8]~374_combout  & \my_regfile|data_readRegB[8]~375_combout )))

	.dataa(\my_regfile|data_readRegB[8]~372_combout ),
	.datab(\my_regfile|data_readRegB[8]~373_combout ),
	.datac(\my_regfile|data_readRegB[8]~374_combout ),
	.datad(\my_regfile|data_readRegB[8]~375_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~376 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[8]~376 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~377 (
// Equation(s):
// \my_regfile|data_readRegB[8]~377_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [8] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~377 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~377 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~378 (
// Equation(s):
// \my_regfile|data_readRegB[8]~378_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [8] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [8] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~378 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[8]~378 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~379 (
// Equation(s):
// \my_regfile|data_readRegB[8]~379_combout  = (\my_regfile|data_readRegB[8]~377_combout  & (\my_regfile|data_readRegB[8]~378_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [8]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[8]~377_combout ),
	.datab(\my_regfile|data_readRegB[8]~378_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~379 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[8]~379 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[8]~380 (
// Equation(s):
// \my_regfile|data_readRegB[8]~380_combout  = (\my_regfile|data_readRegB[8]~371_combout  & (\my_regfile|data_readRegB[8]~376_combout  & \my_regfile|data_readRegB[8]~379_combout ))

	.dataa(\my_regfile|data_readRegB[8]~371_combout ),
	.datab(\my_regfile|data_readRegB[8]~376_combout ),
	.datac(\my_regfile|data_readRegB[8]~379_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~380 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[8]~380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[8]~23 (
// Equation(s):
// \my_processor|dataB[8]~23_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[8]~380_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|data_readRegB[8]~380_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[8]~23 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~0 (
// Equation(s):
// \my_processor|ALUOper|Add0~0_combout  = (\my_processor|dataA[0]~50_combout  & (\my_processor|dataB[0]~31_combout  $ (VCC))) # (!\my_processor|dataA[0]~50_combout  & (\my_processor|dataB[0]~31_combout  & VCC))
// \my_processor|ALUOper|Add0~1  = CARRY((\my_processor|dataA[0]~50_combout  & \my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataA[0]~50_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Add0~0_combout ),
	.cout(\my_processor|ALUOper|Add0~1 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|ALUOper|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~2 (
// Equation(s):
// \my_processor|ALUOper|Add0~2_combout  = (\my_processor|dataA[1]~53_combout  & ((\my_processor|dataB[1]~30_combout  & (\my_processor|ALUOper|Add0~1  & VCC)) # (!\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add0~1 )))) # 
// (!\my_processor|dataA[1]~53_combout  & ((\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add0~1 )) # (!\my_processor|dataB[1]~30_combout  & ((\my_processor|ALUOper|Add0~1 ) # (GND)))))
// \my_processor|ALUOper|Add0~3  = CARRY((\my_processor|dataA[1]~53_combout  & (!\my_processor|dataB[1]~30_combout  & !\my_processor|ALUOper|Add0~1 )) # (!\my_processor|dataA[1]~53_combout  & ((!\my_processor|ALUOper|Add0~1 ) # 
// (!\my_processor|dataB[1]~30_combout ))))

	.dataa(\my_processor|dataA[1]~53_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~1 ),
	.combout(\my_processor|ALUOper|Add0~2_combout ),
	.cout(\my_processor|ALUOper|Add0~3 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~4 (
// Equation(s):
// \my_processor|ALUOper|Add0~4_combout  = ((\my_processor|dataA[2]~56_combout  $ (\my_processor|dataB[2]~29_combout  $ (!\my_processor|ALUOper|Add0~3 )))) # (GND)
// \my_processor|ALUOper|Add0~5  = CARRY((\my_processor|dataA[2]~56_combout  & ((\my_processor|dataB[2]~29_combout ) # (!\my_processor|ALUOper|Add0~3 ))) # (!\my_processor|dataA[2]~56_combout  & (\my_processor|dataB[2]~29_combout  & 
// !\my_processor|ALUOper|Add0~3 )))

	.dataa(\my_processor|dataA[2]~56_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~3 ),
	.combout(\my_processor|ALUOper|Add0~4_combout ),
	.cout(\my_processor|ALUOper|Add0~5 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~6 (
// Equation(s):
// \my_processor|ALUOper|Add0~6_combout  = (\my_processor|dataA[3]~59_combout  & ((\my_processor|dataB[3]~28_combout  & (\my_processor|ALUOper|Add0~5  & VCC)) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add0~5 )))) # 
// (!\my_processor|dataA[3]~59_combout  & ((\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add0~5 )) # (!\my_processor|dataB[3]~28_combout  & ((\my_processor|ALUOper|Add0~5 ) # (GND)))))
// \my_processor|ALUOper|Add0~7  = CARRY((\my_processor|dataA[3]~59_combout  & (!\my_processor|dataB[3]~28_combout  & !\my_processor|ALUOper|Add0~5 )) # (!\my_processor|dataA[3]~59_combout  & ((!\my_processor|ALUOper|Add0~5 ) # 
// (!\my_processor|dataB[3]~28_combout ))))

	.dataa(\my_processor|dataA[3]~59_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~5 ),
	.combout(\my_processor|ALUOper|Add0~6_combout ),
	.cout(\my_processor|ALUOper|Add0~7 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~8 (
// Equation(s):
// \my_processor|ALUOper|Add0~8_combout  = ((\my_processor|dataA[4]~61_combout  $ (\my_processor|dataB[4]~27_combout  $ (!\my_processor|ALUOper|Add0~7 )))) # (GND)
// \my_processor|ALUOper|Add0~9  = CARRY((\my_processor|dataA[4]~61_combout  & ((\my_processor|dataB[4]~27_combout ) # (!\my_processor|ALUOper|Add0~7 ))) # (!\my_processor|dataA[4]~61_combout  & (\my_processor|dataB[4]~27_combout  & 
// !\my_processor|ALUOper|Add0~7 )))

	.dataa(\my_processor|dataA[4]~61_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~7 ),
	.combout(\my_processor|ALUOper|Add0~8_combout ),
	.cout(\my_processor|ALUOper|Add0~9 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~10 (
// Equation(s):
// \my_processor|ALUOper|Add0~10_combout  = (\my_processor|dataA[5]~73_combout  & ((\my_processor|dataB[5]~26_combout  & (\my_processor|ALUOper|Add0~9  & VCC)) # (!\my_processor|dataB[5]~26_combout  & (!\my_processor|ALUOper|Add0~9 )))) # 
// (!\my_processor|dataA[5]~73_combout  & ((\my_processor|dataB[5]~26_combout  & (!\my_processor|ALUOper|Add0~9 )) # (!\my_processor|dataB[5]~26_combout  & ((\my_processor|ALUOper|Add0~9 ) # (GND)))))
// \my_processor|ALUOper|Add0~11  = CARRY((\my_processor|dataA[5]~73_combout  & (!\my_processor|dataB[5]~26_combout  & !\my_processor|ALUOper|Add0~9 )) # (!\my_processor|dataA[5]~73_combout  & ((!\my_processor|ALUOper|Add0~9 ) # 
// (!\my_processor|dataB[5]~26_combout ))))

	.dataa(\my_processor|dataA[5]~73_combout ),
	.datab(\my_processor|dataB[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~9 ),
	.combout(\my_processor|ALUOper|Add0~10_combout ),
	.cout(\my_processor|ALUOper|Add0~11 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~12 (
// Equation(s):
// \my_processor|ALUOper|Add0~12_combout  = ((\my_processor|dataA[6]~63_combout  $ (\my_processor|dataB[6]~25_combout  $ (!\my_processor|ALUOper|Add0~11 )))) # (GND)
// \my_processor|ALUOper|Add0~13  = CARRY((\my_processor|dataA[6]~63_combout  & ((\my_processor|dataB[6]~25_combout ) # (!\my_processor|ALUOper|Add0~11 ))) # (!\my_processor|dataA[6]~63_combout  & (\my_processor|dataB[6]~25_combout  & 
// !\my_processor|ALUOper|Add0~11 )))

	.dataa(\my_processor|dataA[6]~63_combout ),
	.datab(\my_processor|dataB[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~11 ),
	.combout(\my_processor|ALUOper|Add0~12_combout ),
	.cout(\my_processor|ALUOper|Add0~13 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~14 (
// Equation(s):
// \my_processor|ALUOper|Add0~14_combout  = (\my_processor|dataA[7]~65_combout  & ((\my_processor|dataB[7]~24_combout  & (\my_processor|ALUOper|Add0~13  & VCC)) # (!\my_processor|dataB[7]~24_combout  & (!\my_processor|ALUOper|Add0~13 )))) # 
// (!\my_processor|dataA[7]~65_combout  & ((\my_processor|dataB[7]~24_combout  & (!\my_processor|ALUOper|Add0~13 )) # (!\my_processor|dataB[7]~24_combout  & ((\my_processor|ALUOper|Add0~13 ) # (GND)))))
// \my_processor|ALUOper|Add0~15  = CARRY((\my_processor|dataA[7]~65_combout  & (!\my_processor|dataB[7]~24_combout  & !\my_processor|ALUOper|Add0~13 )) # (!\my_processor|dataA[7]~65_combout  & ((!\my_processor|ALUOper|Add0~13 ) # 
// (!\my_processor|dataB[7]~24_combout ))))

	.dataa(\my_processor|dataA[7]~65_combout ),
	.datab(\my_processor|dataB[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~13 ),
	.combout(\my_processor|ALUOper|Add0~14_combout ),
	.cout(\my_processor|ALUOper|Add0~15 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~16 (
// Equation(s):
// \my_processor|ALUOper|Add0~16_combout  = ((\my_processor|dataA[8]~33_combout  $ (\my_processor|dataB[8]~23_combout  $ (!\my_processor|ALUOper|Add0~15 )))) # (GND)
// \my_processor|ALUOper|Add0~17  = CARRY((\my_processor|dataA[8]~33_combout  & ((\my_processor|dataB[8]~23_combout ) # (!\my_processor|ALUOper|Add0~15 ))) # (!\my_processor|dataA[8]~33_combout  & (\my_processor|dataB[8]~23_combout  & 
// !\my_processor|ALUOper|Add0~15 )))

	.dataa(\my_processor|dataA[8]~33_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~15 ),
	.combout(\my_processor|ALUOper|Add0~16_combout ),
	.cout(\my_processor|ALUOper|Add0~17 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~18 (
// Equation(s):
// \my_processor|ALUOper|Add0~18_combout  = (\my_processor|dataA[9]~37_combout  & ((\my_processor|dataB[9]~22_combout  & (\my_processor|ALUOper|Add0~17  & VCC)) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add0~17 )))) # 
// (!\my_processor|dataA[9]~37_combout  & ((\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add0~17 )) # (!\my_processor|dataB[9]~22_combout  & ((\my_processor|ALUOper|Add0~17 ) # (GND)))))
// \my_processor|ALUOper|Add0~19  = CARRY((\my_processor|dataA[9]~37_combout  & (!\my_processor|dataB[9]~22_combout  & !\my_processor|ALUOper|Add0~17 )) # (!\my_processor|dataA[9]~37_combout  & ((!\my_processor|ALUOper|Add0~17 ) # 
// (!\my_processor|dataB[9]~22_combout ))))

	.dataa(\my_processor|dataA[9]~37_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~17 ),
	.combout(\my_processor|ALUOper|Add0~18_combout ),
	.cout(\my_processor|ALUOper|Add0~19 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~20 (
// Equation(s):
// \my_processor|ALUOper|Add0~20_combout  = ((\my_processor|dataA[10]~35_combout  $ (\my_processor|dataB[10]~21_combout  $ (!\my_processor|ALUOper|Add0~19 )))) # (GND)
// \my_processor|ALUOper|Add0~21  = CARRY((\my_processor|dataA[10]~35_combout  & ((\my_processor|dataB[10]~21_combout ) # (!\my_processor|ALUOper|Add0~19 ))) # (!\my_processor|dataA[10]~35_combout  & (\my_processor|dataB[10]~21_combout  & 
// !\my_processor|ALUOper|Add0~19 )))

	.dataa(\my_processor|dataA[10]~35_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~19 ),
	.combout(\my_processor|ALUOper|Add0~20_combout ),
	.cout(\my_processor|ALUOper|Add0~21 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~22 (
// Equation(s):
// \my_processor|ALUOper|Add0~22_combout  = (\my_processor|dataA[11]~39_combout  & ((\my_processor|dataB[11]~20_combout  & (\my_processor|ALUOper|Add0~21  & VCC)) # (!\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add0~21 )))) # 
// (!\my_processor|dataA[11]~39_combout  & ((\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add0~21 )) # (!\my_processor|dataB[11]~20_combout  & ((\my_processor|ALUOper|Add0~21 ) # (GND)))))
// \my_processor|ALUOper|Add0~23  = CARRY((\my_processor|dataA[11]~39_combout  & (!\my_processor|dataB[11]~20_combout  & !\my_processor|ALUOper|Add0~21 )) # (!\my_processor|dataA[11]~39_combout  & ((!\my_processor|ALUOper|Add0~21 ) # 
// (!\my_processor|dataB[11]~20_combout ))))

	.dataa(\my_processor|dataA[11]~39_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~21 ),
	.combout(\my_processor|ALUOper|Add0~22_combout ),
	.cout(\my_processor|ALUOper|Add0~23 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~24 (
// Equation(s):
// \my_processor|ALUOper|Add0~24_combout  = ((\my_processor|dataA[12]~41_combout  $ (\my_processor|dataB[12]~19_combout  $ (!\my_processor|ALUOper|Add0~23 )))) # (GND)
// \my_processor|ALUOper|Add0~25  = CARRY((\my_processor|dataA[12]~41_combout  & ((\my_processor|dataB[12]~19_combout ) # (!\my_processor|ALUOper|Add0~23 ))) # (!\my_processor|dataA[12]~41_combout  & (\my_processor|dataB[12]~19_combout  & 
// !\my_processor|ALUOper|Add0~23 )))

	.dataa(\my_processor|dataA[12]~41_combout ),
	.datab(\my_processor|dataB[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~23 ),
	.combout(\my_processor|ALUOper|Add0~24_combout ),
	.cout(\my_processor|ALUOper|Add0~25 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~26 (
// Equation(s):
// \my_processor|ALUOper|Add0~26_combout  = (\my_processor|dataA[13]~45_combout  & ((\my_processor|dataB[13]~18_combout  & (\my_processor|ALUOper|Add0~25  & VCC)) # (!\my_processor|dataB[13]~18_combout  & (!\my_processor|ALUOper|Add0~25 )))) # 
// (!\my_processor|dataA[13]~45_combout  & ((\my_processor|dataB[13]~18_combout  & (!\my_processor|ALUOper|Add0~25 )) # (!\my_processor|dataB[13]~18_combout  & ((\my_processor|ALUOper|Add0~25 ) # (GND)))))
// \my_processor|ALUOper|Add0~27  = CARRY((\my_processor|dataA[13]~45_combout  & (!\my_processor|dataB[13]~18_combout  & !\my_processor|ALUOper|Add0~25 )) # (!\my_processor|dataA[13]~45_combout  & ((!\my_processor|ALUOper|Add0~25 ) # 
// (!\my_processor|dataB[13]~18_combout ))))

	.dataa(\my_processor|dataA[13]~45_combout ),
	.datab(\my_processor|dataB[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~25 ),
	.combout(\my_processor|ALUOper|Add0~26_combout ),
	.cout(\my_processor|ALUOper|Add0~27 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~271 (
// Equation(s):
// \my_regfile|data_readRegB[20]~271_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [20])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [20])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~271 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[20]~271 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~272 (
// Equation(s):
// \my_regfile|data_readRegB[20]~272_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [20]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~272 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[20]~272 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~273 (
// Equation(s):
// \my_regfile|data_readRegB[20]~273_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [20]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~273 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[20]~273 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~274 (
// Equation(s):
// \my_regfile|data_readRegB[20]~274_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [20])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~274 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[20]~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~275 (
// Equation(s):
// \my_regfile|data_readRegB[20]~275_combout  = (\my_regfile|data_readRegB[20]~271_combout  & (\my_regfile|data_readRegB[20]~272_combout  & (\my_regfile|data_readRegB[20]~273_combout  & \my_regfile|data_readRegB[20]~274_combout )))

	.dataa(\my_regfile|data_readRegB[20]~271_combout ),
	.datab(\my_regfile|data_readRegB[20]~272_combout ),
	.datac(\my_regfile|data_readRegB[20]~273_combout ),
	.datad(\my_regfile|data_readRegB[20]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~275 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~275 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~276 (
// Equation(s):
// \my_regfile|data_readRegB[20]~276_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [20])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [20] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [20]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~276 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[20]~276 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~277 (
// Equation(s):
// \my_regfile|data_readRegB[20]~277_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [20] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~277 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~277 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~278 (
// Equation(s):
// \my_regfile|data_readRegB[20]~278_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [20] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~278 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~279 (
// Equation(s):
// \my_regfile|data_readRegB[20]~279_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [20] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~279 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~280 (
// Equation(s):
// \my_regfile|data_readRegB[20]~280_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [20] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~280 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~280 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~281 (
// Equation(s):
// \my_regfile|data_readRegB[20]~281_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [20] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~281 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~282 (
// Equation(s):
// \my_regfile|data_readRegB[20]~282_combout  = (\my_regfile|data_readRegB[20]~278_combout  & (\my_regfile|data_readRegB[20]~279_combout  & (\my_regfile|data_readRegB[20]~280_combout  & \my_regfile|data_readRegB[20]~281_combout )))

	.dataa(\my_regfile|data_readRegB[20]~278_combout ),
	.datab(\my_regfile|data_readRegB[20]~279_combout ),
	.datac(\my_regfile|data_readRegB[20]~280_combout ),
	.datad(\my_regfile|data_readRegB[20]~281_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~282 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~283 (
// Equation(s):
// \my_regfile|data_readRegB[20]~283_combout  = (\my_regfile|data_readRegB[20]~275_combout  & (\my_regfile|data_readRegB[20]~276_combout  & (\my_regfile|data_readRegB[20]~277_combout  & \my_regfile|data_readRegB[20]~282_combout )))

	.dataa(\my_regfile|data_readRegB[20]~275_combout ),
	.datab(\my_regfile|data_readRegB[20]~276_combout ),
	.datac(\my_regfile|data_readRegB[20]~277_combout ),
	.datad(\my_regfile|data_readRegB[20]~282_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~283 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~284 (
// Equation(s):
// \my_regfile|data_readRegB[20]~284_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [20] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~284 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~284 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~285 (
// Equation(s):
// \my_regfile|data_readRegB[20]~285_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [20])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [20] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [20]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~285 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[20]~285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~286 (
// Equation(s):
// \my_regfile|data_readRegB[20]~286_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [20] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~286 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~286 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~287 (
// Equation(s):
// \my_regfile|data_readRegB[20]~287_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [20] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~287 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~288 (
// Equation(s):
// \my_regfile|data_readRegB[20]~288_combout  = (\my_regfile|data_readRegB[20]~284_combout  & (\my_regfile|data_readRegB[20]~285_combout  & (\my_regfile|data_readRegB[20]~286_combout  & \my_regfile|data_readRegB[20]~287_combout )))

	.dataa(\my_regfile|data_readRegB[20]~284_combout ),
	.datab(\my_regfile|data_readRegB[20]~285_combout ),
	.datac(\my_regfile|data_readRegB[20]~286_combout ),
	.datad(\my_regfile|data_readRegB[20]~287_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~288 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[20]~288 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~289 (
// Equation(s):
// \my_regfile|data_readRegB[20]~289_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [20] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~289 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~289 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~290 (
// Equation(s):
// \my_regfile|data_readRegB[20]~290_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [20] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [20] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~290 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[20]~290 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~291 (
// Equation(s):
// \my_regfile|data_readRegB[20]~291_combout  = (\my_regfile|data_readRegB[20]~289_combout  & (\my_regfile|data_readRegB[20]~290_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [20]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[20]~289_combout ),
	.datab(\my_regfile|data_readRegB[20]~290_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~291 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[20]~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[20]~292 (
// Equation(s):
// \my_regfile|data_readRegB[20]~292_combout  = (\my_regfile|data_readRegB[20]~283_combout  & (\my_regfile|data_readRegB[20]~288_combout  & \my_regfile|data_readRegB[20]~291_combout ))

	.dataa(\my_regfile|data_readRegB[20]~283_combout ),
	.datab(\my_regfile|data_readRegB[20]~288_combout ),
	.datac(\my_regfile|data_readRegB[20]~291_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~292 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[20]~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[20]~11 (
// Equation(s):
// \my_processor|dataB[20]~11_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[20]~292_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[20]~292_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[20]~11 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~184 (
// Equation(s):
// \my_regfile|data_readRegB[18]~184_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [18])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [18])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~184 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[18]~184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~185 (
// Equation(s):
// \my_regfile|data_readRegB[18]~185_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [18]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~185 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[18]~185 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~186 (
// Equation(s):
// \my_regfile|data_readRegB[18]~186_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [18]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~186 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[18]~186 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~187 (
// Equation(s):
// \my_regfile|data_readRegB[18]~187_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [18])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~187 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[18]~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~188 (
// Equation(s):
// \my_regfile|data_readRegB[18]~188_combout  = (\my_regfile|data_readRegB[18]~184_combout  & (\my_regfile|data_readRegB[18]~185_combout  & (\my_regfile|data_readRegB[18]~186_combout  & \my_regfile|data_readRegB[18]~187_combout )))

	.dataa(\my_regfile|data_readRegB[18]~184_combout ),
	.datab(\my_regfile|data_readRegB[18]~185_combout ),
	.datac(\my_regfile|data_readRegB[18]~186_combout ),
	.datad(\my_regfile|data_readRegB[18]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~188 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~188 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~189 (
// Equation(s):
// \my_regfile|data_readRegB[18]~189_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [18])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [18] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [18]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~189 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[18]~189 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~190 (
// Equation(s):
// \my_regfile|data_readRegB[18]~190_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [18] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~190 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~190 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~191 (
// Equation(s):
// \my_regfile|data_readRegB[18]~191_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [18] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~191 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~191 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~192 (
// Equation(s):
// \my_regfile|data_readRegB[18]~192_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [18] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~192 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~193 (
// Equation(s):
// \my_regfile|data_readRegB[18]~193_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [18] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~193 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~193 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~194 (
// Equation(s):
// \my_regfile|data_readRegB[18]~194_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [18] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~194 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~195 (
// Equation(s):
// \my_regfile|data_readRegB[18]~195_combout  = (\my_regfile|data_readRegB[18]~191_combout  & (\my_regfile|data_readRegB[18]~192_combout  & (\my_regfile|data_readRegB[18]~193_combout  & \my_regfile|data_readRegB[18]~194_combout )))

	.dataa(\my_regfile|data_readRegB[18]~191_combout ),
	.datab(\my_regfile|data_readRegB[18]~192_combout ),
	.datac(\my_regfile|data_readRegB[18]~193_combout ),
	.datad(\my_regfile|data_readRegB[18]~194_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~195 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~196 (
// Equation(s):
// \my_regfile|data_readRegB[18]~196_combout  = (\my_regfile|data_readRegB[18]~188_combout  & (\my_regfile|data_readRegB[18]~189_combout  & (\my_regfile|data_readRegB[18]~190_combout  & \my_regfile|data_readRegB[18]~195_combout )))

	.dataa(\my_regfile|data_readRegB[18]~188_combout ),
	.datab(\my_regfile|data_readRegB[18]~189_combout ),
	.datac(\my_regfile|data_readRegB[18]~190_combout ),
	.datad(\my_regfile|data_readRegB[18]~195_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~196 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~197 (
// Equation(s):
// \my_regfile|data_readRegB[18]~197_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [18] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~197 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~197 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~198 (
// Equation(s):
// \my_regfile|data_readRegB[18]~198_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [18])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [18] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [18]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~198 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[18]~198 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~199 (
// Equation(s):
// \my_regfile|data_readRegB[18]~199_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [18] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~199 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~199 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~200 (
// Equation(s):
// \my_regfile|data_readRegB[18]~200_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [18] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~200 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~201 (
// Equation(s):
// \my_regfile|data_readRegB[18]~201_combout  = (\my_regfile|data_readRegB[18]~197_combout  & (\my_regfile|data_readRegB[18]~198_combout  & (\my_regfile|data_readRegB[18]~199_combout  & \my_regfile|data_readRegB[18]~200_combout )))

	.dataa(\my_regfile|data_readRegB[18]~197_combout ),
	.datab(\my_regfile|data_readRegB[18]~198_combout ),
	.datac(\my_regfile|data_readRegB[18]~199_combout ),
	.datad(\my_regfile|data_readRegB[18]~200_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~201 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[18]~201 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~202 (
// Equation(s):
// \my_regfile|data_readRegB[18]~202_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [18] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~202 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~203 (
// Equation(s):
// \my_regfile|data_readRegB[18]~203_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [18] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [18] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~203 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[18]~203 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~204 (
// Equation(s):
// \my_regfile|data_readRegB[18]~204_combout  = (\my_regfile|data_readRegB[18]~202_combout  & (\my_regfile|data_readRegB[18]~203_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [18]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[18]~202_combout ),
	.datab(\my_regfile|data_readRegB[18]~203_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~204 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[18]~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[18]~205 (
// Equation(s):
// \my_regfile|data_readRegB[18]~205_combout  = (\my_regfile|data_readRegB[18]~196_combout  & (\my_regfile|data_readRegB[18]~201_combout  & \my_regfile|data_readRegB[18]~204_combout ))

	.dataa(\my_regfile|data_readRegB[18]~196_combout ),
	.datab(\my_regfile|data_readRegB[18]~201_combout ),
	.datac(\my_regfile|data_readRegB[18]~204_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~205 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[18]~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[18]~13 (
// Equation(s):
// \my_processor|dataB[18]~13_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[18]~205_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[18]~205_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[18]~13 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~227 (
// Equation(s):
// \my_regfile|data_readRegB[17]~227_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [17])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [17])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~227 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[17]~227 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~228 (
// Equation(s):
// \my_regfile|data_readRegB[17]~228_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [17]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~228 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[17]~228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~229 (
// Equation(s):
// \my_regfile|data_readRegB[17]~229_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [17]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~229 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[17]~229 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~230 (
// Equation(s):
// \my_regfile|data_readRegB[17]~230_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [17])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~230 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[17]~230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~231 (
// Equation(s):
// \my_regfile|data_readRegB[17]~231_combout  = (\my_regfile|data_readRegB[17]~227_combout  & (\my_regfile|data_readRegB[17]~228_combout  & (\my_regfile|data_readRegB[17]~229_combout  & \my_regfile|data_readRegB[17]~230_combout )))

	.dataa(\my_regfile|data_readRegB[17]~227_combout ),
	.datab(\my_regfile|data_readRegB[17]~228_combout ),
	.datac(\my_regfile|data_readRegB[17]~229_combout ),
	.datad(\my_regfile|data_readRegB[17]~230_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~231 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~232 (
// Equation(s):
// \my_regfile|data_readRegB[17]~232_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [17])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [17] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [17]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~232 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[17]~232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~233 (
// Equation(s):
// \my_regfile|data_readRegB[17]~233_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [17] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~233 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~233 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~234 (
// Equation(s):
// \my_regfile|data_readRegB[17]~234_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [17] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~234 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~235 (
// Equation(s):
// \my_regfile|data_readRegB[17]~235_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [17] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~235 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~235 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~236 (
// Equation(s):
// \my_regfile|data_readRegB[17]~236_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [17] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~236 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~236 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~237 (
// Equation(s):
// \my_regfile|data_readRegB[17]~237_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [17] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~237 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~238 (
// Equation(s):
// \my_regfile|data_readRegB[17]~238_combout  = (\my_regfile|data_readRegB[17]~234_combout  & (\my_regfile|data_readRegB[17]~235_combout  & (\my_regfile|data_readRegB[17]~236_combout  & \my_regfile|data_readRegB[17]~237_combout )))

	.dataa(\my_regfile|data_readRegB[17]~234_combout ),
	.datab(\my_regfile|data_readRegB[17]~235_combout ),
	.datac(\my_regfile|data_readRegB[17]~236_combout ),
	.datad(\my_regfile|data_readRegB[17]~237_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~238 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~239 (
// Equation(s):
// \my_regfile|data_readRegB[17]~239_combout  = (\my_regfile|data_readRegB[17]~231_combout  & (\my_regfile|data_readRegB[17]~232_combout  & (\my_regfile|data_readRegB[17]~233_combout  & \my_regfile|data_readRegB[17]~238_combout )))

	.dataa(\my_regfile|data_readRegB[17]~231_combout ),
	.datab(\my_regfile|data_readRegB[17]~232_combout ),
	.datac(\my_regfile|data_readRegB[17]~233_combout ),
	.datad(\my_regfile|data_readRegB[17]~238_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~239 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~239 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~240 (
// Equation(s):
// \my_regfile|data_readRegB[17]~240_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [17] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~240 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~240 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~241 (
// Equation(s):
// \my_regfile|data_readRegB[17]~241_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [17])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [17] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [17]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~241 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[17]~241 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~242 (
// Equation(s):
// \my_regfile|data_readRegB[17]~242_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [17] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~242 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~242 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~243 (
// Equation(s):
// \my_regfile|data_readRegB[17]~243_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [17] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~243 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~244 (
// Equation(s):
// \my_regfile|data_readRegB[17]~244_combout  = (\my_regfile|data_readRegB[17]~240_combout  & (\my_regfile|data_readRegB[17]~241_combout  & (\my_regfile|data_readRegB[17]~242_combout  & \my_regfile|data_readRegB[17]~243_combout )))

	.dataa(\my_regfile|data_readRegB[17]~240_combout ),
	.datab(\my_regfile|data_readRegB[17]~241_combout ),
	.datac(\my_regfile|data_readRegB[17]~242_combout ),
	.datad(\my_regfile|data_readRegB[17]~243_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~244 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[17]~244 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~245 (
// Equation(s):
// \my_regfile|data_readRegB[17]~245_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [17] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~245 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~246 (
// Equation(s):
// \my_regfile|data_readRegB[17]~246_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [17] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [17] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~246 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[17]~246 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~247 (
// Equation(s):
// \my_regfile|data_readRegB[17]~247_combout  = (\my_regfile|data_readRegB[17]~245_combout  & (\my_regfile|data_readRegB[17]~246_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [17]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[17]~245_combout ),
	.datab(\my_regfile|data_readRegB[17]~246_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~247 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[17]~247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[17]~248 (
// Equation(s):
// \my_regfile|data_readRegB[17]~248_combout  = (\my_regfile|data_readRegB[17]~239_combout  & (\my_regfile|data_readRegB[17]~244_combout  & \my_regfile|data_readRegB[17]~247_combout ))

	.dataa(\my_regfile|data_readRegB[17]~239_combout ),
	.datab(\my_regfile|data_readRegB[17]~244_combout ),
	.datac(\my_regfile|data_readRegB[17]~247_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~248 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[17]~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[17]~14 (
// Equation(s):
// \my_processor|dataB[17]~14_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[17]~248_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[17]~248_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[17]~14 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~47 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[6]~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[8]~33_combout )))

	.dataa(\my_processor|dataA[6]~63_combout ),
	.datab(\my_processor|dataA[8]~33_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~47 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~62 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[7]~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~37_combout )))

	.dataa(\my_processor|dataA[7]~65_combout ),
	.datab(\my_processor|dataA[9]~37_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~62 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~63 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~47_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~62_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~63 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~64 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~63_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~64 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|aulOper[0]~1 (
// Equation(s):
// \my_processor|aulOper[0]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aulOper[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[0]~1 .lut_mask = 16'h88AA;
defparam \my_processor|aulOper[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~128 (
// Equation(s):
// \my_processor|data_writeReg[17]~128_combout  = (\my_processor|aulOper[0]~1_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\my_processor|aulOper[0]~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~128 .lut_mask = 16'hAAEE;
defparam \my_processor|data_writeReg[17]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~110 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~110_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~65_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~110 .lut_mask = 16'h1010;
defparam \my_processor|ALUOper|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~127 (
// Equation(s):
// \my_processor|data_writeReg[17]~127_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~127 .lut_mask = 16'hEAEE;
defparam \my_processor|data_writeReg[17]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~34 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[10]~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[12]~41_combout )))

	.dataa(\my_processor|dataA[10]~35_combout ),
	.datab(\my_processor|dataA[12]~41_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~34 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~53 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[11]~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[13]~45_combout )))

	.dataa(\my_processor|dataA[11]~39_combout ),
	.datab(\my_processor|dataA[13]~45_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~53 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~54 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~34_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~53_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~54 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~206 (
// Equation(s):
// \my_regfile|data_readRegB[16]~206_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [16]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~206 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[16]~206 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~207 (
// Equation(s):
// \my_regfile|data_readRegB[16]~207_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [16])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [16] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [16]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~207 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[16]~207 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~208 (
// Equation(s):
// \my_regfile|data_readRegB[16]~208_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [16] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~208 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~208 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~209 (
// Equation(s):
// \my_regfile|data_readRegB[16]~209_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [16])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [16])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~209 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[16]~209 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~210 (
// Equation(s):
// \my_regfile|data_readRegB[16]~210_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [16]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~210 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[16]~210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~211 (
// Equation(s):
// \my_regfile|data_readRegB[16]~211_combout  = (\my_regfile|data_readRegB[16]~209_combout  & (\my_regfile|data_readRegB[16]~210_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [16]))))

	.dataa(\my_regfile|data_readRegB[16]~209_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~211 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegB[16]~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~212 (
// Equation(s):
// \my_regfile|data_readRegB[16]~212_combout  = (\my_regfile|data_readRegB[16]~206_combout  & (\my_regfile|data_readRegB[16]~207_combout  & (\my_regfile|data_readRegB[16]~208_combout  & \my_regfile|data_readRegB[16]~211_combout )))

	.dataa(\my_regfile|data_readRegB[16]~206_combout ),
	.datab(\my_regfile|data_readRegB[16]~207_combout ),
	.datac(\my_regfile|data_readRegB[16]~208_combout ),
	.datad(\my_regfile|data_readRegB[16]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~212 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~212 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~213 (
// Equation(s):
// \my_regfile|data_readRegB[16]~213_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [16] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~213 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~213 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~214 (
// Equation(s):
// \my_regfile|data_readRegB[16]~214_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [16] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~214 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~214 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~215 (
// Equation(s):
// \my_regfile|data_readRegB[16]~215_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [16] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~215 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~215 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~216 (
// Equation(s):
// \my_regfile|data_readRegB[16]~216_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [16] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~216 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~217 (
// Equation(s):
// \my_regfile|data_readRegB[16]~217_combout  = (\my_regfile|data_readRegB[16]~213_combout  & (\my_regfile|data_readRegB[16]~214_combout  & (\my_regfile|data_readRegB[16]~215_combout  & \my_regfile|data_readRegB[16]~216_combout )))

	.dataa(\my_regfile|data_readRegB[16]~213_combout ),
	.datab(\my_regfile|data_readRegB[16]~214_combout ),
	.datac(\my_regfile|data_readRegB[16]~215_combout ),
	.datad(\my_regfile|data_readRegB[16]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~217 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~217 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~218 (
// Equation(s):
// \my_regfile|data_readRegB[16]~218_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [16] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~218 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~218 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~219 (
// Equation(s):
// \my_regfile|data_readRegB[16]~219_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [16])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [16] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [16]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~219 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[16]~219 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~220 (
// Equation(s):
// \my_regfile|data_readRegB[16]~220_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [16] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~220 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~220 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~221 (
// Equation(s):
// \my_regfile|data_readRegB[16]~221_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [16] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~221 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~222 (
// Equation(s):
// \my_regfile|data_readRegB[16]~222_combout  = (\my_regfile|data_readRegB[16]~218_combout  & (\my_regfile|data_readRegB[16]~219_combout  & (\my_regfile|data_readRegB[16]~220_combout  & \my_regfile|data_readRegB[16]~221_combout )))

	.dataa(\my_regfile|data_readRegB[16]~218_combout ),
	.datab(\my_regfile|data_readRegB[16]~219_combout ),
	.datac(\my_regfile|data_readRegB[16]~220_combout ),
	.datad(\my_regfile|data_readRegB[16]~221_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~222 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~223 (
// Equation(s):
// \my_regfile|data_readRegB[16]~223_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [16] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~223 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~223 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~224 (
// Equation(s):
// \my_regfile|data_readRegB[16]~224_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [16] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [16] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~224 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[16]~224 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~225 (
// Equation(s):
// \my_regfile|data_readRegB[16]~225_combout  = (\my_regfile|data_readRegB[16]~223_combout  & (\my_regfile|data_readRegB[16]~224_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [16]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[16]~223_combout ),
	.datab(\my_regfile|data_readRegB[16]~224_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~225 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[16]~225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[16]~226 (
// Equation(s):
// \my_regfile|data_readRegB[16]~226_combout  = (\my_regfile|data_readRegB[16]~212_combout  & (\my_regfile|data_readRegB[16]~217_combout  & (\my_regfile|data_readRegB[16]~222_combout  & \my_regfile|data_readRegB[16]~225_combout )))

	.dataa(\my_regfile|data_readRegB[16]~212_combout ),
	.datab(\my_regfile|data_readRegB[16]~217_combout ),
	.datac(\my_regfile|data_readRegB[16]~222_combout ),
	.datad(\my_regfile|data_readRegB[16]~225_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~226 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[16]~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[16]~70 (
// Equation(s):
// \my_processor|dataA[16]~70_combout  = (\my_processor|dataA[16]~18_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[16]~226_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[16]~18_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[16]~226_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[16]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[16]~70 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[16]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[16]~15 (
// Equation(s):
// \my_processor|dataB[16]~15_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[16]~226_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[16]~226_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[16]~15 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[15]~48 (
// Equation(s):
// \my_processor|data[15]~48_combout  = (\my_regfile|data_readRegA[15]~526_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[15]~526_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[15]~48 .lut_mask = 16'hAAFF;
defparam \my_processor|data[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[15]~48_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~511 (
// Equation(s):
// \my_regfile|data_readRegB[15]~511_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [15])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [15])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~511 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[15]~511 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~512 (
// Equation(s):
// \my_regfile|data_readRegB[15]~512_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [15]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~512 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[15]~512 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~513 (
// Equation(s):
// \my_regfile|data_readRegB[15]~513_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [15]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~513 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[15]~513 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~514 (
// Equation(s):
// \my_regfile|data_readRegB[15]~514_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [15])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~514 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[15]~514 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~515 (
// Equation(s):
// \my_regfile|data_readRegB[15]~515_combout  = (\my_regfile|data_readRegB[15]~511_combout  & (\my_regfile|data_readRegB[15]~512_combout  & (\my_regfile|data_readRegB[15]~513_combout  & \my_regfile|data_readRegB[15]~514_combout )))

	.dataa(\my_regfile|data_readRegB[15]~511_combout ),
	.datab(\my_regfile|data_readRegB[15]~512_combout ),
	.datac(\my_regfile|data_readRegB[15]~513_combout ),
	.datad(\my_regfile|data_readRegB[15]~514_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~515 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~515 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~516 (
// Equation(s):
// \my_regfile|data_readRegB[15]~516_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [15])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [15] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [15]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~516 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[15]~516 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~517 (
// Equation(s):
// \my_regfile|data_readRegB[15]~517_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [15] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~517 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~517 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~518 (
// Equation(s):
// \my_regfile|data_readRegB[15]~518_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [15] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~518 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~518 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~519 (
// Equation(s):
// \my_regfile|data_readRegB[15]~519_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [15] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~519 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~519 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~520 (
// Equation(s):
// \my_regfile|data_readRegB[15]~520_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [15] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~520 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~520 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~521 (
// Equation(s):
// \my_regfile|data_readRegB[15]~521_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [15] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~521 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~521 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~522 (
// Equation(s):
// \my_regfile|data_readRegB[15]~522_combout  = (\my_regfile|data_readRegB[15]~518_combout  & (\my_regfile|data_readRegB[15]~519_combout  & (\my_regfile|data_readRegB[15]~520_combout  & \my_regfile|data_readRegB[15]~521_combout )))

	.dataa(\my_regfile|data_readRegB[15]~518_combout ),
	.datab(\my_regfile|data_readRegB[15]~519_combout ),
	.datac(\my_regfile|data_readRegB[15]~520_combout ),
	.datad(\my_regfile|data_readRegB[15]~521_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~522 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~522 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~523 (
// Equation(s):
// \my_regfile|data_readRegB[15]~523_combout  = (\my_regfile|data_readRegB[15]~515_combout  & (\my_regfile|data_readRegB[15]~516_combout  & (\my_regfile|data_readRegB[15]~517_combout  & \my_regfile|data_readRegB[15]~522_combout )))

	.dataa(\my_regfile|data_readRegB[15]~515_combout ),
	.datab(\my_regfile|data_readRegB[15]~516_combout ),
	.datac(\my_regfile|data_readRegB[15]~517_combout ),
	.datad(\my_regfile|data_readRegB[15]~522_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~523 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~523 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~524 (
// Equation(s):
// \my_regfile|data_readRegB[15]~524_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [15] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~524 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~524 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~525 (
// Equation(s):
// \my_regfile|data_readRegB[15]~525_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [15])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [15] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [15]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~525 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[15]~525 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~526 (
// Equation(s):
// \my_regfile|data_readRegB[15]~526_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [15] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~526 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~526 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~527 (
// Equation(s):
// \my_regfile|data_readRegB[15]~527_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [15] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~527 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~527 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~528 (
// Equation(s):
// \my_regfile|data_readRegB[15]~528_combout  = (\my_regfile|data_readRegB[15]~524_combout  & (\my_regfile|data_readRegB[15]~525_combout  & (\my_regfile|data_readRegB[15]~526_combout  & \my_regfile|data_readRegB[15]~527_combout )))

	.dataa(\my_regfile|data_readRegB[15]~524_combout ),
	.datab(\my_regfile|data_readRegB[15]~525_combout ),
	.datac(\my_regfile|data_readRegB[15]~526_combout ),
	.datad(\my_regfile|data_readRegB[15]~527_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~528 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[15]~528 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~529 (
// Equation(s):
// \my_regfile|data_readRegB[15]~529_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [15] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~529 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~530 (
// Equation(s):
// \my_regfile|data_readRegB[15]~530_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [15] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [15] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~530 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[15]~530 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~531 (
// Equation(s):
// \my_regfile|data_readRegB[15]~531_combout  = (\my_regfile|data_readRegB[15]~529_combout  & (\my_regfile|data_readRegB[15]~530_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [15]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[15]~529_combout ),
	.datab(\my_regfile|data_readRegB[15]~530_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~531 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[15]~531 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[15]~532 (
// Equation(s):
// \my_regfile|data_readRegB[15]~532_combout  = (\my_regfile|data_readRegB[15]~523_combout  & (\my_regfile|data_readRegB[15]~528_combout  & \my_regfile|data_readRegB[15]~531_combout ))

	.dataa(\my_regfile|data_readRegB[15]~523_combout ),
	.datab(\my_regfile|data_readRegB[15]~528_combout ),
	.datac(\my_regfile|data_readRegB[15]~531_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~532 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[15]~532 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[15]~16 (
// Equation(s):
// \my_processor|dataB[15]~16_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[15]~532_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_regfile|data_readRegB[15]~532_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[15]~16 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~468 (
// Equation(s):
// \my_regfile|data_readRegB[14]~468_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [14]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~468 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[14]~468 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~469 (
// Equation(s):
// \my_regfile|data_readRegB[14]~469_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [14])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [14] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [14]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~469 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[14]~469 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~470 (
// Equation(s):
// \my_regfile|data_readRegB[14]~470_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [14] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~470 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~470 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~471 (
// Equation(s):
// \my_regfile|data_readRegB[14]~471_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [14])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [14])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~471 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[14]~471 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~472 (
// Equation(s):
// \my_regfile|data_readRegB[14]~472_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [14]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datac(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.datad(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~472 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegB[14]~472 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~473 (
// Equation(s):
// \my_regfile|data_readRegB[14]~473_combout  = (\my_regfile|data_readRegB[14]~471_combout  & (\my_regfile|data_readRegB[14]~472_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [14]))))

	.dataa(\my_regfile|data_readRegB[14]~471_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.datad(\my_regfile|data_readRegB[14]~472_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~473 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegB[14]~473 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~474 (
// Equation(s):
// \my_regfile|data_readRegB[14]~474_combout  = (\my_regfile|data_readRegB[14]~468_combout  & (\my_regfile|data_readRegB[14]~469_combout  & (\my_regfile|data_readRegB[14]~470_combout  & \my_regfile|data_readRegB[14]~473_combout )))

	.dataa(\my_regfile|data_readRegB[14]~468_combout ),
	.datab(\my_regfile|data_readRegB[14]~469_combout ),
	.datac(\my_regfile|data_readRegB[14]~470_combout ),
	.datad(\my_regfile|data_readRegB[14]~473_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~474 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~474 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~475 (
// Equation(s):
// \my_regfile|data_readRegB[14]~475_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [14] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~475 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~475 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~476 (
// Equation(s):
// \my_regfile|data_readRegB[14]~476_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [14] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~476 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~476 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~477 (
// Equation(s):
// \my_regfile|data_readRegB[14]~477_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [14] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~477 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~477 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~478 (
// Equation(s):
// \my_regfile|data_readRegB[14]~478_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [14] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~478 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~478 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~479 (
// Equation(s):
// \my_regfile|data_readRegB[14]~479_combout  = (\my_regfile|data_readRegB[14]~475_combout  & (\my_regfile|data_readRegB[14]~476_combout  & (\my_regfile|data_readRegB[14]~477_combout  & \my_regfile|data_readRegB[14]~478_combout )))

	.dataa(\my_regfile|data_readRegB[14]~475_combout ),
	.datab(\my_regfile|data_readRegB[14]~476_combout ),
	.datac(\my_regfile|data_readRegB[14]~477_combout ),
	.datad(\my_regfile|data_readRegB[14]~478_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~479 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~479 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~480 (
// Equation(s):
// \my_regfile|data_readRegB[14]~480_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [14] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~480 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~480 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~481 (
// Equation(s):
// \my_regfile|data_readRegB[14]~481_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [14])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [14] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [14]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~481 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[14]~481 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~482 (
// Equation(s):
// \my_regfile|data_readRegB[14]~482_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [14] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~482 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~482 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~483 (
// Equation(s):
// \my_regfile|data_readRegB[14]~483_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [14] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~483 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~483 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~484 (
// Equation(s):
// \my_regfile|data_readRegB[14]~484_combout  = (\my_regfile|data_readRegB[14]~480_combout  & (\my_regfile|data_readRegB[14]~481_combout  & (\my_regfile|data_readRegB[14]~482_combout  & \my_regfile|data_readRegB[14]~483_combout )))

	.dataa(\my_regfile|data_readRegB[14]~480_combout ),
	.datab(\my_regfile|data_readRegB[14]~481_combout ),
	.datac(\my_regfile|data_readRegB[14]~482_combout ),
	.datad(\my_regfile|data_readRegB[14]~483_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~484 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~484 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~485 (
// Equation(s):
// \my_regfile|data_readRegB[14]~485_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [14] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~485 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~485 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~486 (
// Equation(s):
// \my_regfile|data_readRegB[14]~486_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [14] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [14] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~486 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[14]~486 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~487 (
// Equation(s):
// \my_regfile|data_readRegB[14]~487_combout  = (\my_regfile|data_readRegB[14]~485_combout  & (\my_regfile|data_readRegB[14]~486_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [14]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[14]~485_combout ),
	.datab(\my_regfile|data_readRegB[14]~486_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~487 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[14]~487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[14]~488 (
// Equation(s):
// \my_regfile|data_readRegB[14]~488_combout  = (\my_regfile|data_readRegB[14]~474_combout  & (\my_regfile|data_readRegB[14]~479_combout  & (\my_regfile|data_readRegB[14]~484_combout  & \my_regfile|data_readRegB[14]~487_combout )))

	.dataa(\my_regfile|data_readRegB[14]~474_combout ),
	.datab(\my_regfile|data_readRegB[14]~479_combout ),
	.datac(\my_regfile|data_readRegB[14]~484_combout ),
	.datad(\my_regfile|data_readRegB[14]~487_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~488 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[14]~488 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[14]~17 (
// Equation(s):
// \my_processor|dataB[14]~17_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[14]~488_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_regfile|data_readRegB[14]~488_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[14]~17 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~28 (
// Equation(s):
// \my_processor|ALUOper|Add0~28_combout  = ((\my_processor|dataA[14]~43_combout  $ (\my_processor|dataB[14]~17_combout  $ (!\my_processor|ALUOper|Add0~27 )))) # (GND)
// \my_processor|ALUOper|Add0~29  = CARRY((\my_processor|dataA[14]~43_combout  & ((\my_processor|dataB[14]~17_combout ) # (!\my_processor|ALUOper|Add0~27 ))) # (!\my_processor|dataA[14]~43_combout  & (\my_processor|dataB[14]~17_combout  & 
// !\my_processor|ALUOper|Add0~27 )))

	.dataa(\my_processor|dataA[14]~43_combout ),
	.datab(\my_processor|dataB[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~27 ),
	.combout(\my_processor|ALUOper|Add0~28_combout ),
	.cout(\my_processor|ALUOper|Add0~29 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~30 (
// Equation(s):
// \my_processor|ALUOper|Add0~30_combout  = (\my_processor|dataA[15]~47_combout  & ((\my_processor|dataB[15]~16_combout  & (\my_processor|ALUOper|Add0~29  & VCC)) # (!\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add0~29 )))) # 
// (!\my_processor|dataA[15]~47_combout  & ((\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add0~29 )) # (!\my_processor|dataB[15]~16_combout  & ((\my_processor|ALUOper|Add0~29 ) # (GND)))))
// \my_processor|ALUOper|Add0~31  = CARRY((\my_processor|dataA[15]~47_combout  & (!\my_processor|dataB[15]~16_combout  & !\my_processor|ALUOper|Add0~29 )) # (!\my_processor|dataA[15]~47_combout  & ((!\my_processor|ALUOper|Add0~29 ) # 
// (!\my_processor|dataB[15]~16_combout ))))

	.dataa(\my_processor|dataA[15]~47_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~29 ),
	.combout(\my_processor|ALUOper|Add0~30_combout ),
	.cout(\my_processor|ALUOper|Add0~31 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~293 (
// Equation(s):
// \my_regfile|data_readRegB[22]~293_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [22])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [22])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~293 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[22]~293 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~294 (
// Equation(s):
// \my_regfile|data_readRegB[22]~294_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [22]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~294 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[22]~294 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~295 (
// Equation(s):
// \my_regfile|data_readRegB[22]~295_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [22]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~295 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[22]~295 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~296 (
// Equation(s):
// \my_regfile|data_readRegB[22]~296_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [22])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~296 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[22]~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~297 (
// Equation(s):
// \my_regfile|data_readRegB[22]~297_combout  = (\my_regfile|data_readRegB[22]~293_combout  & (\my_regfile|data_readRegB[22]~294_combout  & (\my_regfile|data_readRegB[22]~295_combout  & \my_regfile|data_readRegB[22]~296_combout )))

	.dataa(\my_regfile|data_readRegB[22]~293_combout ),
	.datab(\my_regfile|data_readRegB[22]~294_combout ),
	.datac(\my_regfile|data_readRegB[22]~295_combout ),
	.datad(\my_regfile|data_readRegB[22]~296_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~297 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~297 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~298 (
// Equation(s):
// \my_regfile|data_readRegB[22]~298_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [22])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [22] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [22]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~298 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[22]~298 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~299 (
// Equation(s):
// \my_regfile|data_readRegB[22]~299_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [22] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~299 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~299 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~300 (
// Equation(s):
// \my_regfile|data_readRegB[22]~300_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [22] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~300 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~300 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~301 (
// Equation(s):
// \my_regfile|data_readRegB[22]~301_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [22] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~301 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~301 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~302 (
// Equation(s):
// \my_regfile|data_readRegB[22]~302_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [22] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~302 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~302 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~303 (
// Equation(s):
// \my_regfile|data_readRegB[22]~303_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [22] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~303 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~304 (
// Equation(s):
// \my_regfile|data_readRegB[22]~304_combout  = (\my_regfile|data_readRegB[22]~300_combout  & (\my_regfile|data_readRegB[22]~301_combout  & (\my_regfile|data_readRegB[22]~302_combout  & \my_regfile|data_readRegB[22]~303_combout )))

	.dataa(\my_regfile|data_readRegB[22]~300_combout ),
	.datab(\my_regfile|data_readRegB[22]~301_combout ),
	.datac(\my_regfile|data_readRegB[22]~302_combout ),
	.datad(\my_regfile|data_readRegB[22]~303_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~304 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~305 (
// Equation(s):
// \my_regfile|data_readRegB[22]~305_combout  = (\my_regfile|data_readRegB[22]~297_combout  & (\my_regfile|data_readRegB[22]~298_combout  & (\my_regfile|data_readRegB[22]~299_combout  & \my_regfile|data_readRegB[22]~304_combout )))

	.dataa(\my_regfile|data_readRegB[22]~297_combout ),
	.datab(\my_regfile|data_readRegB[22]~298_combout ),
	.datac(\my_regfile|data_readRegB[22]~299_combout ),
	.datad(\my_regfile|data_readRegB[22]~304_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~305 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~305 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~306 (
// Equation(s):
// \my_regfile|data_readRegB[22]~306_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [22] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~306 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~306 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~307 (
// Equation(s):
// \my_regfile|data_readRegB[22]~307_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [22])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [22] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [22]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~307 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[22]~307 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~308 (
// Equation(s):
// \my_regfile|data_readRegB[22]~308_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [22] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~308 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~308 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~309 (
// Equation(s):
// \my_regfile|data_readRegB[22]~309_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [22] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~309 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~309 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~310 (
// Equation(s):
// \my_regfile|data_readRegB[22]~310_combout  = (\my_regfile|data_readRegB[22]~306_combout  & (\my_regfile|data_readRegB[22]~307_combout  & (\my_regfile|data_readRegB[22]~308_combout  & \my_regfile|data_readRegB[22]~309_combout )))

	.dataa(\my_regfile|data_readRegB[22]~306_combout ),
	.datab(\my_regfile|data_readRegB[22]~307_combout ),
	.datac(\my_regfile|data_readRegB[22]~308_combout ),
	.datad(\my_regfile|data_readRegB[22]~309_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~310 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[22]~310 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~311 (
// Equation(s):
// \my_regfile|data_readRegB[22]~311_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [22] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~311 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~311 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~312 (
// Equation(s):
// \my_regfile|data_readRegB[22]~312_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [22] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [22] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~312 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[22]~312 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~313 (
// Equation(s):
// \my_regfile|data_readRegB[22]~313_combout  = (\my_regfile|data_readRegB[22]~311_combout  & (\my_regfile|data_readRegB[22]~312_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [22]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[22]~311_combout ),
	.datab(\my_regfile|data_readRegB[22]~312_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~313 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[22]~313 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[22]~314 (
// Equation(s):
// \my_regfile|data_readRegB[22]~314_combout  = (\my_regfile|data_readRegB[22]~305_combout  & (\my_regfile|data_readRegB[22]~310_combout  & \my_regfile|data_readRegB[22]~313_combout ))

	.dataa(\my_regfile|data_readRegB[22]~305_combout ),
	.datab(\my_regfile|data_readRegB[22]~310_combout ),
	.datac(\my_regfile|data_readRegB[22]~313_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~314 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[22]~314 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[22]~9 (
// Equation(s):
// \my_processor|dataB[22]~9_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[22]~314_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[22]~314_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[22]~9 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~315 (
// Equation(s):
// \my_regfile|data_readRegB[21]~315_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [21])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [21])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~315 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[21]~315 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~316 (
// Equation(s):
// \my_regfile|data_readRegB[21]~316_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [21]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~316 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[21]~316 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~317 (
// Equation(s):
// \my_regfile|data_readRegB[21]~317_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [21]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~317 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[21]~317 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~318 (
// Equation(s):
// \my_regfile|data_readRegB[21]~318_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [21])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~318 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[21]~318 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~319 (
// Equation(s):
// \my_regfile|data_readRegB[21]~319_combout  = (\my_regfile|data_readRegB[21]~315_combout  & (\my_regfile|data_readRegB[21]~316_combout  & (\my_regfile|data_readRegB[21]~317_combout  & \my_regfile|data_readRegB[21]~318_combout )))

	.dataa(\my_regfile|data_readRegB[21]~315_combout ),
	.datab(\my_regfile|data_readRegB[21]~316_combout ),
	.datac(\my_regfile|data_readRegB[21]~317_combout ),
	.datad(\my_regfile|data_readRegB[21]~318_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~319 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~319 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~320 (
// Equation(s):
// \my_regfile|data_readRegB[21]~320_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [21])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [21] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [21]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~320 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[21]~320 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~321 (
// Equation(s):
// \my_regfile|data_readRegB[21]~321_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [21] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~321 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~321 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~322 (
// Equation(s):
// \my_regfile|data_readRegB[21]~322_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [21] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~322 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~322 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~323 (
// Equation(s):
// \my_regfile|data_readRegB[21]~323_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [21] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~323 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~323 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~324 (
// Equation(s):
// \my_regfile|data_readRegB[21]~324_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [21] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~324 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~324 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~325 (
// Equation(s):
// \my_regfile|data_readRegB[21]~325_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [21] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~325 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~325 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~326 (
// Equation(s):
// \my_regfile|data_readRegB[21]~326_combout  = (\my_regfile|data_readRegB[21]~322_combout  & (\my_regfile|data_readRegB[21]~323_combout  & (\my_regfile|data_readRegB[21]~324_combout  & \my_regfile|data_readRegB[21]~325_combout )))

	.dataa(\my_regfile|data_readRegB[21]~322_combout ),
	.datab(\my_regfile|data_readRegB[21]~323_combout ),
	.datac(\my_regfile|data_readRegB[21]~324_combout ),
	.datad(\my_regfile|data_readRegB[21]~325_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~326 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~326 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~327 (
// Equation(s):
// \my_regfile|data_readRegB[21]~327_combout  = (\my_regfile|data_readRegB[21]~319_combout  & (\my_regfile|data_readRegB[21]~320_combout  & (\my_regfile|data_readRegB[21]~321_combout  & \my_regfile|data_readRegB[21]~326_combout )))

	.dataa(\my_regfile|data_readRegB[21]~319_combout ),
	.datab(\my_regfile|data_readRegB[21]~320_combout ),
	.datac(\my_regfile|data_readRegB[21]~321_combout ),
	.datad(\my_regfile|data_readRegB[21]~326_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~327 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~327 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~328 (
// Equation(s):
// \my_regfile|data_readRegB[21]~328_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [21] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~328 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~328 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~329 (
// Equation(s):
// \my_regfile|data_readRegB[21]~329_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [21])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [21] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [21]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~329 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[21]~329 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~330 (
// Equation(s):
// \my_regfile|data_readRegB[21]~330_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [21] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~330 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~330 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~331 (
// Equation(s):
// \my_regfile|data_readRegB[21]~331_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [21] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~331 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~331 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~332 (
// Equation(s):
// \my_regfile|data_readRegB[21]~332_combout  = (\my_regfile|data_readRegB[21]~328_combout  & (\my_regfile|data_readRegB[21]~329_combout  & (\my_regfile|data_readRegB[21]~330_combout  & \my_regfile|data_readRegB[21]~331_combout )))

	.dataa(\my_regfile|data_readRegB[21]~328_combout ),
	.datab(\my_regfile|data_readRegB[21]~329_combout ),
	.datac(\my_regfile|data_readRegB[21]~330_combout ),
	.datad(\my_regfile|data_readRegB[21]~331_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~332 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[21]~332 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~333 (
// Equation(s):
// \my_regfile|data_readRegB[21]~333_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [21] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~333 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~333 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~334 (
// Equation(s):
// \my_regfile|data_readRegB[21]~334_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [21] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [21] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~334 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[21]~334 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~335 (
// Equation(s):
// \my_regfile|data_readRegB[21]~335_combout  = (\my_regfile|data_readRegB[21]~333_combout  & (\my_regfile|data_readRegB[21]~334_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [21]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[21]~333_combout ),
	.datab(\my_regfile|data_readRegB[21]~334_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~335 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[21]~335 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[21]~336 (
// Equation(s):
// \my_regfile|data_readRegB[21]~336_combout  = (\my_regfile|data_readRegB[21]~327_combout  & (\my_regfile|data_readRegB[21]~332_combout  & \my_regfile|data_readRegB[21]~335_combout ))

	.dataa(\my_regfile|data_readRegB[21]~327_combout ),
	.datab(\my_regfile|data_readRegB[21]~332_combout ),
	.datac(\my_regfile|data_readRegB[21]~335_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~336 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegB[21]~336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataB[21]~10 (
// Equation(s):
// \my_processor|dataB[21]~10_combout  = (\my_processor|checker|isI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[21]~336_combout ) # 
// (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_regfile|data_readRegB[21]~336_combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[21]~10 .lut_mask = 16'hAACF;
defparam \my_processor|dataB[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~93 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~54_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~93 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~39 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[18]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[20]~25_combout )))

	.dataa(\my_processor|dataA[18]~17_combout ),
	.datab(\my_processor|dataA[20]~25_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~39 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[19]~23 (
// Equation(s):
// \my_processor|dataA[19]~23_combout  = (\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[19]~270_combout ) # (!\my_regfile|data_readRegB[31]~33_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[19]~270_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[19]~23 .lut_mask = 16'h88AA;
defparam \my_processor|dataA[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~51 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|dataA[19]~22_combout ) # (\my_processor|dataA[19]~23_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_processor|dataA[21]~29_combout ))

	.dataa(\my_processor|dataA[21]~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[19]~22_combout ),
	.datad(\my_processor|dataA[19]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~51 .lut_mask = 16'hEEE2;
defparam \my_processor|ALUOper|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~52 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~51_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~52 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~95 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~52_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~95 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~174 (
// Equation(s):
// \my_processor|data_writeReg[21]~174_combout  = (\my_processor|data_writeReg[17]~128_combout  & (((\my_processor|data_writeReg[17]~127_combout )))) # (!\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|data_writeReg[17]~127_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~107_combout )) # (!\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|ALUOper|ShiftLeft0~95_combout )))))

	.dataa(\my_processor|data_writeReg[17]~128_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~107_combout ),
	.datac(\my_processor|data_writeReg[17]~127_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~174 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[21]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~13 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~13_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[30]~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_processor|dataA[29]~66_combout )))))

	.dataa(\my_processor|dataA[30]~15_combout ),
	.datab(\my_processor|dataA[29]~66_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~13 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~97 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|dataA[31]~1_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~13_combout ) # 
// ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[31]~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~97 .lut_mask = 16'hCCF8;
defparam \my_processor|ALUOper|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[26]~9 (
// Equation(s):
// \my_processor|dataA[26]~9_combout  = (\my_regfile|data_readRegB[26]~118_combout  & ((\my_processor|checker|isAddi~1_combout ) # ((\my_processor|checker|isDmem~0_combout )))) # (!\my_regfile|data_readRegB[26]~118_combout  & 
// (!\my_regfile|data_readRegB[31]~33_combout  & ((\my_processor|checker|isAddi~1_combout ) # (\my_processor|checker|isDmem~0_combout ))))

	.dataa(\my_regfile|data_readRegB[26]~118_combout ),
	.datab(\my_processor|checker|isAddi~1_combout ),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[26]~9 .lut_mask = 16'hA8FC;
defparam \my_processor|dataA[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~10 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[28]~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|dataA[26]~8_combout ) # 
// (\my_processor|dataA[26]~9_combout ))))

	.dataa(\my_processor|dataA[28]~11_combout ),
	.datab(\my_processor|dataA[26]~8_combout ),
	.datac(\my_processor|dataA[26]~9_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~10 .lut_mask = 16'hAAFC;
defparam \my_processor|ALUOper|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~5 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[27]~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[25]~68_combout )))

	.dataa(\my_processor|dataA[27]~7_combout ),
	.datab(\my_processor|dataA[25]~68_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~5 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~11 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~10_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~5_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~11 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~28 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[24]~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[22]~27_combout )))

	.dataa(\my_processor|dataA[24]~3_combout ),
	.datab(\my_processor|dataA[22]~27_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~28 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~35 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[23]~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[21]~29_combout )))

	.dataa(\my_processor|dataA[23]~31_combout ),
	.datab(\my_processor|dataA[21]~29_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~35 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~43 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~35_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~43 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~57 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~43_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~57 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~58 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~97_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~57_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~58 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~175 (
// Equation(s):
// \my_processor|data_writeReg[21]~175_combout  = (\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|data_writeReg[21]~174_combout  & ((\my_processor|ALUOper|ShiftRight0~58_combout ))) # (!\my_processor|data_writeReg[21]~174_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~93_combout )))) # (!\my_processor|data_writeReg[17]~128_combout  & (((\my_processor|data_writeReg[21]~174_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.datab(\my_processor|data_writeReg[17]~128_combout ),
	.datac(\my_processor|data_writeReg[21]~174_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~175 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[21]~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~40 (
// Equation(s):
// \my_processor|ALUOper|Add1~40_combout  = ((\my_processor|dataA[20]~25_combout  $ (\my_processor|dataB[20]~11_combout  $ (\my_processor|ALUOper|Add1~39 )))) # (GND)
// \my_processor|ALUOper|Add1~41  = CARRY((\my_processor|dataA[20]~25_combout  & ((!\my_processor|ALUOper|Add1~39 ) # (!\my_processor|dataB[20]~11_combout ))) # (!\my_processor|dataA[20]~25_combout  & (!\my_processor|dataB[20]~11_combout  & 
// !\my_processor|ALUOper|Add1~39 )))

	.dataa(\my_processor|dataA[20]~25_combout ),
	.datab(\my_processor|dataB[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~39 ),
	.combout(\my_processor|ALUOper|Add1~40_combout ),
	.cout(\my_processor|ALUOper|Add1~41 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~40 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~42 (
// Equation(s):
// \my_processor|ALUOper|Add1~42_combout  = (\my_processor|dataA[21]~29_combout  & ((\my_processor|dataB[21]~10_combout  & (!\my_processor|ALUOper|Add1~41 )) # (!\my_processor|dataB[21]~10_combout  & (\my_processor|ALUOper|Add1~41  & VCC)))) # 
// (!\my_processor|dataA[21]~29_combout  & ((\my_processor|dataB[21]~10_combout  & ((\my_processor|ALUOper|Add1~41 ) # (GND))) # (!\my_processor|dataB[21]~10_combout  & (!\my_processor|ALUOper|Add1~41 ))))
// \my_processor|ALUOper|Add1~43  = CARRY((\my_processor|dataA[21]~29_combout  & (\my_processor|dataB[21]~10_combout  & !\my_processor|ALUOper|Add1~41 )) # (!\my_processor|dataA[21]~29_combout  & ((\my_processor|dataB[21]~10_combout ) # 
// (!\my_processor|ALUOper|Add1~41 ))))

	.dataa(\my_processor|dataA[21]~29_combout ),
	.datab(\my_processor|dataB[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~41 ),
	.combout(\my_processor|ALUOper|Add1~42_combout ),
	.cout(\my_processor|ALUOper|Add1~43 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~42 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~176 (
// Equation(s):
// \my_processor|data_writeReg[21]~176_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[4]~107_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[4]~107_combout  & 
// (\my_processor|data_writeReg[21]~175_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|ALUOper|Add1~42_combout )))))

	.dataa(\my_processor|data_writeReg[2]~69_combout ),
	.datab(\my_processor|data_writeReg[21]~175_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|ALUOper|Add1~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~176 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[21]~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~177 (
// Equation(s):
// \my_processor|data_writeReg[21]~177_combout  = (\my_processor|dataA[21]~29_combout  & ((\my_processor|data_writeReg[21]~176_combout ) # ((\my_processor|dataB[21]~10_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[21]~29_combout  & (\my_processor|data_writeReg[21]~176_combout  & ((\my_processor|dataB[21]~10_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[21]~29_combout ),
	.datab(\my_processor|dataB[21]~10_combout ),
	.datac(\my_processor|data_writeReg[21]~176_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~177 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[21]~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~72 (
// Equation(s):
// \my_processor|data_writeReg[2]~72_combout  = (\my_processor|data_writeReg[2]~70_combout ) # (((\my_processor|checker|isAddi~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|data_writeReg[2]~24_combout ))

	.dataa(\my_processor|data_writeReg[2]~70_combout ),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|data_writeReg[2]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~72 .lut_mask = 16'hAEFF;
defparam \my_processor|data_writeReg[2]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~133 (
// Equation(s):
// \my_processor|data_writeReg[4]~133_combout  = (\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[2]~72_combout ) # ((\my_processor|ALUOper|overflow~combout  & \my_processor|isWRstatus~3_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[2]~72_combout ),
	.datac(\my_processor|ALUOper|overflow~combout ),
	.datad(\my_processor|isWRstatus~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~133 .lut_mask = 16'hFEEE;
defparam \my_processor|data_writeReg[4]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~32 (
// Equation(s):
// \my_processor|ALUOper|Add0~32_combout  = ((\my_processor|dataA[16]~70_combout  $ (\my_processor|dataB[16]~15_combout  $ (!\my_processor|ALUOper|Add0~31 )))) # (GND)
// \my_processor|ALUOper|Add0~33  = CARRY((\my_processor|dataA[16]~70_combout  & ((\my_processor|dataB[16]~15_combout ) # (!\my_processor|ALUOper|Add0~31 ))) # (!\my_processor|dataA[16]~70_combout  & (\my_processor|dataB[16]~15_combout  & 
// !\my_processor|ALUOper|Add0~31 )))

	.dataa(\my_processor|dataA[16]~70_combout ),
	.datab(\my_processor|dataB[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~31 ),
	.combout(\my_processor|ALUOper|Add0~32_combout ),
	.cout(\my_processor|ALUOper|Add0~33 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~34 (
// Equation(s):
// \my_processor|ALUOper|Add0~34_combout  = (\my_processor|dataA[17]~21_combout  & ((\my_processor|dataB[17]~14_combout  & (\my_processor|ALUOper|Add0~33  & VCC)) # (!\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add0~33 )))) # 
// (!\my_processor|dataA[17]~21_combout  & ((\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add0~33 )) # (!\my_processor|dataB[17]~14_combout  & ((\my_processor|ALUOper|Add0~33 ) # (GND)))))
// \my_processor|ALUOper|Add0~35  = CARRY((\my_processor|dataA[17]~21_combout  & (!\my_processor|dataB[17]~14_combout  & !\my_processor|ALUOper|Add0~33 )) # (!\my_processor|dataA[17]~21_combout  & ((!\my_processor|ALUOper|Add0~33 ) # 
// (!\my_processor|dataB[17]~14_combout ))))

	.dataa(\my_processor|dataA[17]~21_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~33 ),
	.combout(\my_processor|ALUOper|Add0~34_combout ),
	.cout(\my_processor|ALUOper|Add0~35 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~36 (
// Equation(s):
// \my_processor|ALUOper|Add0~36_combout  = ((\my_processor|dataA[18]~17_combout  $ (\my_processor|dataB[18]~13_combout  $ (!\my_processor|ALUOper|Add0~35 )))) # (GND)
// \my_processor|ALUOper|Add0~37  = CARRY((\my_processor|dataA[18]~17_combout  & ((\my_processor|dataB[18]~13_combout ) # (!\my_processor|ALUOper|Add0~35 ))) # (!\my_processor|dataA[18]~17_combout  & (\my_processor|dataB[18]~13_combout  & 
// !\my_processor|ALUOper|Add0~35 )))

	.dataa(\my_processor|dataA[18]~17_combout ),
	.datab(\my_processor|dataB[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~35 ),
	.combout(\my_processor|ALUOper|Add0~36_combout ),
	.cout(\my_processor|ALUOper|Add0~37 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~38 (
// Equation(s):
// \my_processor|ALUOper|Add0~38_combout  = (\my_processor|dataA[19]~69_combout  & ((\my_processor|dataB[19]~12_combout  & (\my_processor|ALUOper|Add0~37  & VCC)) # (!\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add0~37 )))) # 
// (!\my_processor|dataA[19]~69_combout  & ((\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add0~37 )) # (!\my_processor|dataB[19]~12_combout  & ((\my_processor|ALUOper|Add0~37 ) # (GND)))))
// \my_processor|ALUOper|Add0~39  = CARRY((\my_processor|dataA[19]~69_combout  & (!\my_processor|dataB[19]~12_combout  & !\my_processor|ALUOper|Add0~37 )) # (!\my_processor|dataA[19]~69_combout  & ((!\my_processor|ALUOper|Add0~37 ) # 
// (!\my_processor|dataB[19]~12_combout ))))

	.dataa(\my_processor|dataA[19]~69_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~37 ),
	.combout(\my_processor|ALUOper|Add0~38_combout ),
	.cout(\my_processor|ALUOper|Add0~39 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~40 (
// Equation(s):
// \my_processor|ALUOper|Add0~40_combout  = ((\my_processor|dataA[20]~25_combout  $ (\my_processor|dataB[20]~11_combout  $ (!\my_processor|ALUOper|Add0~39 )))) # (GND)
// \my_processor|ALUOper|Add0~41  = CARRY((\my_processor|dataA[20]~25_combout  & ((\my_processor|dataB[20]~11_combout ) # (!\my_processor|ALUOper|Add0~39 ))) # (!\my_processor|dataA[20]~25_combout  & (\my_processor|dataB[20]~11_combout  & 
// !\my_processor|ALUOper|Add0~39 )))

	.dataa(\my_processor|dataA[20]~25_combout ),
	.datab(\my_processor|dataB[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~39 ),
	.combout(\my_processor|ALUOper|Add0~40_combout ),
	.cout(\my_processor|ALUOper|Add0~41 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~42 (
// Equation(s):
// \my_processor|ALUOper|Add0~42_combout  = (\my_processor|dataA[21]~29_combout  & ((\my_processor|dataB[21]~10_combout  & (\my_processor|ALUOper|Add0~41  & VCC)) # (!\my_processor|dataB[21]~10_combout  & (!\my_processor|ALUOper|Add0~41 )))) # 
// (!\my_processor|dataA[21]~29_combout  & ((\my_processor|dataB[21]~10_combout  & (!\my_processor|ALUOper|Add0~41 )) # (!\my_processor|dataB[21]~10_combout  & ((\my_processor|ALUOper|Add0~41 ) # (GND)))))
// \my_processor|ALUOper|Add0~43  = CARRY((\my_processor|dataA[21]~29_combout  & (!\my_processor|dataB[21]~10_combout  & !\my_processor|ALUOper|Add0~41 )) # (!\my_processor|dataA[21]~29_combout  & ((!\my_processor|ALUOper|Add0~41 ) # 
// (!\my_processor|dataB[21]~10_combout ))))

	.dataa(\my_processor|dataA[21]~29_combout ),
	.datab(\my_processor|dataB[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~41 ),
	.combout(\my_processor|ALUOper|Add0~42_combout ),
	.cout(\my_processor|ALUOper|Add0~43 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[21]~54 (
// Equation(s):
// \my_processor|data[21]~54_combout  = (\my_regfile|data_readRegA[21]~335_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[21]~335_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[21]~54 .lut_mask = 16'hAAFF;
defparam \my_processor|data[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[21]~54_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~308 (
// Equation(s):
// \my_processor|data_writeReg[17]~308_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|checker|isLw~0_combout ) # ((\my_processor|data_writeReg[2]~72_combout  & !\my_processor|isWRstatus~2_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_processor|data_writeReg[2]~72_combout  & !\my_processor|isWRstatus~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|data_writeReg[2]~72_combout ),
	.datad(\my_processor|isWRstatus~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~308 .lut_mask = 16'h88F8;
defparam \my_processor|data_writeReg[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~134 (
// Equation(s):
// \my_processor|data_writeReg[17]~134_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|aulOper[0]~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~134 .lut_mask = 16'h8080;
defparam \my_processor|data_writeReg[17]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~135 (
// Equation(s):
// \my_processor|data_writeReg[17]~135_combout  = (\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[17]~134_combout  & (!\my_processor|isWRstatus~2_combout  & !\my_processor|data_writeReg[2]~72_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[17]~134_combout ),
	.datac(\my_processor|isWRstatus~2_combout ),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~135 .lut_mask = 16'hAAAE;
defparam \my_processor|data_writeReg[17]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~178 (
// Equation(s):
// \my_processor|data_writeReg[21]~178_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[17]~135_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|data_writeReg[17]~135_combout  & 
// (\my_processor|ALUOper|Add0~42_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[17]~135_combout ))))

	.dataa(\my_processor|ALUOper|Add0~42_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[17]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~178 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[21]~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~179 (
// Equation(s):
// \my_processor|data_writeReg[21]~179_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[21]~178_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[21]~178_combout  & 
// ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[21]~178_combout  & (\my_processor|data_writeReg[21]~177_combout ))))

	.dataa(\my_processor|data_writeReg[21]~177_combout ),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[21]~178_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~179 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[21]~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[31]~306 (
// Equation(s):
// \my_processor|data_writeReg[31]~306_combout  = (\my_processor|checker|isALU~0_combout  & (((!\my_processor|checker|isSw~0_combout )))) # (!\my_processor|checker|isALU~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// (\my_processor|checker|isLw~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|checker|isALU~0_combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~306 .lut_mask = 16'h08F8;
defparam \my_processor|data_writeReg[31]~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~180 (
// Equation(s):
// \my_processor|data_writeReg[21]~180_combout  = (\my_processor|data_writeReg[21]~179_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[21]~179_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~180 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[21]~180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~180_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~314 (
// Equation(s):
// \my_regfile|data_readRegA[21]~314_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [21])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [21])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~314 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[21]~314 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~315 (
// Equation(s):
// \my_regfile|data_readRegA[21]~315_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [21]) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~315 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[21]~315 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~316 (
// Equation(s):
// \my_regfile|data_readRegA[21]~316_combout  = (\my_regfile|data_readRegA[21]~314_combout  & (\my_regfile|data_readRegA[21]~315_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [21]) # (!\my_regfile|bca|bitcheck[21]~16_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~314_combout ),
	.datab(\my_regfile|data_readRegA[21]~315_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~316 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[21]~316 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~317 (
// Equation(s):
// \my_regfile|data_readRegA[21]~317_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [21]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~317 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[21]~317 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~318 (
// Equation(s):
// \my_regfile|data_readRegA[21]~318_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[21]~317_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [21]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[21]~317_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~318 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[21]~318 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~319 (
// Equation(s):
// \my_regfile|data_readRegA[21]~319_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [21])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [21] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [21]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~319 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[21]~319 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~320 (
// Equation(s):
// \my_regfile|data_readRegA[21]~320_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [21] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~320 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~320 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~321 (
// Equation(s):
// \my_regfile|data_readRegA[21]~321_combout  = (\my_regfile|data_readRegA[21]~316_combout  & (\my_regfile|data_readRegA[21]~318_combout  & (\my_regfile|data_readRegA[21]~319_combout  & \my_regfile|data_readRegA[21]~320_combout )))

	.dataa(\my_regfile|data_readRegA[21]~316_combout ),
	.datab(\my_regfile|data_readRegA[21]~318_combout ),
	.datac(\my_regfile|data_readRegA[21]~319_combout ),
	.datad(\my_regfile|data_readRegA[21]~320_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~321 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~321 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~322 (
// Equation(s):
// \my_regfile|data_readRegA[21]~322_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [21] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~322 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~322 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~323 (
// Equation(s):
// \my_regfile|data_readRegA[21]~323_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [21] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~323 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~323 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~324 (
// Equation(s):
// \my_regfile|data_readRegA[21]~324_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [21] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~324 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~324 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~325 (
// Equation(s):
// \my_regfile|data_readRegA[21]~325_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [21] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~325 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~325 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~326 (
// Equation(s):
// \my_regfile|data_readRegA[21]~326_combout  = (\my_regfile|data_readRegA[21]~322_combout  & (\my_regfile|data_readRegA[21]~323_combout  & (\my_regfile|data_readRegA[21]~324_combout  & \my_regfile|data_readRegA[21]~325_combout )))

	.dataa(\my_regfile|data_readRegA[21]~322_combout ),
	.datab(\my_regfile|data_readRegA[21]~323_combout ),
	.datac(\my_regfile|data_readRegA[21]~324_combout ),
	.datad(\my_regfile|data_readRegA[21]~325_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~326 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~326 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~327 (
// Equation(s):
// \my_regfile|data_readRegA[21]~327_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [21] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~327 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~327 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~328 (
// Equation(s):
// \my_regfile|data_readRegA[21]~328_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [21])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [21] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [21]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~328 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[21]~328 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~329 (
// Equation(s):
// \my_regfile|data_readRegA[21]~329_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [21] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~329 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~329 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~330 (
// Equation(s):
// \my_regfile|data_readRegA[21]~330_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [21] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~330 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~330 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~331 (
// Equation(s):
// \my_regfile|data_readRegA[21]~331_combout  = (\my_regfile|data_readRegA[21]~327_combout  & (\my_regfile|data_readRegA[21]~328_combout  & (\my_regfile|data_readRegA[21]~329_combout  & \my_regfile|data_readRegA[21]~330_combout )))

	.dataa(\my_regfile|data_readRegA[21]~327_combout ),
	.datab(\my_regfile|data_readRegA[21]~328_combout ),
	.datac(\my_regfile|data_readRegA[21]~329_combout ),
	.datad(\my_regfile|data_readRegA[21]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~331 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~331 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~332 (
// Equation(s):
// \my_regfile|data_readRegA[21]~332_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [21] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~332 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~332 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~333 (
// Equation(s):
// \my_regfile|data_readRegA[21]~333_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [21] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [21])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [21]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~333 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[21]~333 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~334 (
// Equation(s):
// \my_regfile|data_readRegA[21]~334_combout  = (\my_regfile|data_readRegA[21]~332_combout  & (\my_regfile|data_readRegA[21]~333_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [21]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[21]~332_combout ),
	.datab(\my_regfile|data_readRegA[21]~333_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~334 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[21]~334 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[21]~335 (
// Equation(s):
// \my_regfile|data_readRegA[21]~335_combout  = (\my_regfile|data_readRegA[21]~321_combout  & (\my_regfile|data_readRegA[21]~326_combout  & (\my_regfile|data_readRegA[21]~331_combout  & \my_regfile|data_readRegA[21]~334_combout )))

	.dataa(\my_regfile|data_readRegA[21]~321_combout ),
	.datab(\my_regfile|data_readRegA[21]~326_combout ),
	.datac(\my_regfile|data_readRegA[21]~331_combout ),
	.datad(\my_regfile|data_readRegA[21]~334_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~335 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~335 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[21]~28 (
// Equation(s):
// \my_processor|dataA[21]~28_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[21]~335_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[21]~335_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[21]~28 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[21]~29 (
// Equation(s):
// \my_processor|dataA[21]~29_combout  = (\my_processor|dataA[21]~28_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[21]~336_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[21]~28_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[21]~336_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[21]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[21]~29 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[21]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~44 (
// Equation(s):
// \my_processor|ALUOper|Add1~44_combout  = ((\my_processor|dataA[22]~27_combout  $ (\my_processor|dataB[22]~9_combout  $ (\my_processor|ALUOper|Add1~43 )))) # (GND)
// \my_processor|ALUOper|Add1~45  = CARRY((\my_processor|dataA[22]~27_combout  & ((!\my_processor|ALUOper|Add1~43 ) # (!\my_processor|dataB[22]~9_combout ))) # (!\my_processor|dataA[22]~27_combout  & (!\my_processor|dataB[22]~9_combout  & 
// !\my_processor|ALUOper|Add1~43 )))

	.dataa(\my_processor|dataA[22]~27_combout ),
	.datab(\my_processor|dataB[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~43 ),
	.combout(\my_processor|ALUOper|Add1~44_combout ),
	.cout(\my_processor|ALUOper|Add1~45 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~44 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~81 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~17_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~81 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~73 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~20_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~73 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~97 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~81_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~73_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~97 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~55 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[15]~47_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[17]~21_combout )))

	.dataa(\my_processor|dataA[15]~47_combout ),
	.datab(\my_processor|dataA[17]~21_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~55 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[16]~19 (
// Equation(s):
// \my_processor|dataA[16]~19_combout  = (\my_regfile|data_readRegB[16]~226_combout  & ((\my_processor|checker|isAddi~1_combout ) # ((\my_processor|checker|isDmem~0_combout )))) # (!\my_regfile|data_readRegB[16]~226_combout  & 
// (!\my_regfile|data_readRegB[31]~33_combout  & ((\my_processor|checker|isAddi~1_combout ) # (\my_processor|checker|isDmem~0_combout ))))

	.dataa(\my_regfile|data_readRegB[16]~226_combout ),
	.datab(\my_processor|checker|isAddi~1_combout ),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[16]~19 .lut_mask = 16'hA8FC;
defparam \my_processor|dataA[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~11 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|dataA[16]~18_combout ) # (\my_processor|dataA[16]~19_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_processor|dataA[18]~17_combout ))

	.dataa(\my_processor|dataA[18]~17_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[16]~18_combout ),
	.datad(\my_processor|dataA[16]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~11 .lut_mask = 16'hEEE2;
defparam \my_processor|ALUOper|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~74 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~55_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~11_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~74 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~67 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[20]~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[22]~27_combout )))

	.dataa(\my_processor|dataA[20]~25_combout ),
	.datab(\my_processor|dataA[22]~27_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~67 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~76 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~67_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~76 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~102 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~102_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~74_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftLeft0~76_combout )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~102 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~167 (
// Equation(s):
// \my_processor|data_writeReg[22]~167_combout  = (\my_processor|data_writeReg[17]~127_combout  & (((\my_processor|data_writeReg[17]~128_combout )))) # (!\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|data_writeReg[17]~128_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~97_combout )) # (!\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|ALUOper|ShiftLeft0~102_combout )))))

	.dataa(\my_processor|data_writeReg[17]~127_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.datac(\my_processor|data_writeReg[17]~128_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~167 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[22]~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~25 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~25_combout  = (\my_processor|ALUOper|ShiftLeft0~72_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|dataA[30]~15_combout ))))) # (!\my_processor|ALUOper|ShiftLeft0~72_combout  & (\my_processor|dataA[31]~1_combout ))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|dataA[30]~15_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~25 .lut_mask = 16'hAACA;
defparam \my_processor|ALUOper|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~16 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[29]~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[27]~7_combout )))

	.dataa(\my_processor|dataA[29]~66_combout ),
	.datab(\my_processor|dataA[27]~7_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~16 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~20 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~16_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~10_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~20 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~27 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[25]~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[23]~31_combout )))

	.dataa(\my_processor|dataA[25]~68_combout ),
	.datab(\my_processor|dataA[23]~31_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~27 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~29 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~28_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~29 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~55 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~29_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~55 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~56 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~55_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~56 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~168 (
// Equation(s):
// \my_processor|data_writeReg[22]~168_combout  = (\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|data_writeReg[22]~167_combout  & ((\my_processor|ALUOper|ShiftRight0~56_combout ))) # (!\my_processor|data_writeReg[22]~167_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~106_combout )))) # (!\my_processor|data_writeReg[17]~127_combout  & (((\my_processor|data_writeReg[22]~167_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.datab(\my_processor|data_writeReg[17]~127_combout ),
	.datac(\my_processor|data_writeReg[22]~167_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~168 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[22]~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~169 (
// Equation(s):
// \my_processor|data_writeReg[22]~169_combout  = (\my_processor|dataA[22]~27_combout  & ((\my_processor|data_writeReg[4]~107_combout ) # ((\my_processor|dataB[22]~9_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[22]~27_combout  & (\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|dataB[22]~9_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[22]~27_combout ),
	.datab(\my_processor|dataB[22]~9_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~169 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[22]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~170 (
// Equation(s):
// \my_processor|data_writeReg[22]~170_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[22]~169_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[22]~169_combout  & 
// ((\my_processor|data_writeReg[22]~168_combout ))) # (!\my_processor|data_writeReg[22]~169_combout  & (\my_processor|ALUOper|Add1~44_combout ))))

	.dataa(\my_processor|ALUOper|Add1~44_combout ),
	.datab(\my_processor|data_writeReg[22]~168_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(\my_processor|data_writeReg[22]~169_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~170 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[22]~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~44 (
// Equation(s):
// \my_processor|ALUOper|Add0~44_combout  = ((\my_processor|dataA[22]~27_combout  $ (\my_processor|dataB[22]~9_combout  $ (!\my_processor|ALUOper|Add0~43 )))) # (GND)
// \my_processor|ALUOper|Add0~45  = CARRY((\my_processor|dataA[22]~27_combout  & ((\my_processor|dataB[22]~9_combout ) # (!\my_processor|ALUOper|Add0~43 ))) # (!\my_processor|dataA[22]~27_combout  & (\my_processor|dataB[22]~9_combout  & 
// !\my_processor|ALUOper|Add0~43 )))

	.dataa(\my_processor|dataA[22]~27_combout ),
	.datab(\my_processor|dataB[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~43 ),
	.combout(\my_processor|ALUOper|Add0~44_combout ),
	.cout(\my_processor|ALUOper|Add0~45 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[22]~55 (
// Equation(s):
// \my_processor|data[22]~55_combout  = (\my_regfile|data_readRegA[22]~313_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[22]~313_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[22]~55 .lut_mask = 16'hAAFF;
defparam \my_processor|data[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[22]~55_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~171 (
// Equation(s):
// \my_processor|data_writeReg[22]~171_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[17]~135_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|data_writeReg[17]~135_combout  & 
// (\my_processor|ALUOper|Add0~44_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[17]~135_combout ))))

	.dataa(\my_processor|ALUOper|Add0~44_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[17]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~171 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[22]~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~172 (
// Equation(s):
// \my_processor|data_writeReg[22]~172_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[22]~171_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[22]~171_combout  & 
// ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[22]~171_combout  & (\my_processor|data_writeReg[22]~170_combout ))))

	.dataa(\my_processor|data_writeReg[22]~170_combout ),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[22]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~172 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[22]~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~173 (
// Equation(s):
// \my_processor|data_writeReg[22]~173_combout  = (\my_processor|data_writeReg[22]~172_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[22]~172_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~173 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[22]~173 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~292 (
// Equation(s):
// \my_regfile|data_readRegA[22]~292_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [22])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [22])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~292 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[22]~292 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~293 (
// Equation(s):
// \my_regfile|data_readRegA[22]~293_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [22]) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~293 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[22]~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~294 (
// Equation(s):
// \my_regfile|data_readRegA[22]~294_combout  = (\my_regfile|data_readRegA[22]~292_combout  & (\my_regfile|data_readRegA[22]~293_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [22]) # (!\my_regfile|bca|bitcheck[21]~16_combout ))))

	.dataa(\my_regfile|data_readRegA[22]~292_combout ),
	.datab(\my_regfile|data_readRegA[22]~293_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~294 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[22]~294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~295 (
// Equation(s):
// \my_regfile|data_readRegA[22]~295_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [22]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~295 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[22]~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~296 (
// Equation(s):
// \my_regfile|data_readRegA[22]~296_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[22]~295_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[22]~295_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~296 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[22]~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~297 (
// Equation(s):
// \my_regfile|data_readRegA[22]~297_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [22])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [22] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~297 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[22]~297 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~298 (
// Equation(s):
// \my_regfile|data_readRegA[22]~298_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [22] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~298 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~298 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~299 (
// Equation(s):
// \my_regfile|data_readRegA[22]~299_combout  = (\my_regfile|data_readRegA[22]~294_combout  & (\my_regfile|data_readRegA[22]~296_combout  & (\my_regfile|data_readRegA[22]~297_combout  & \my_regfile|data_readRegA[22]~298_combout )))

	.dataa(\my_regfile|data_readRegA[22]~294_combout ),
	.datab(\my_regfile|data_readRegA[22]~296_combout ),
	.datac(\my_regfile|data_readRegA[22]~297_combout ),
	.datad(\my_regfile|data_readRegA[22]~298_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~299 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~299 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~300 (
// Equation(s):
// \my_regfile|data_readRegA[22]~300_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [22] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~300 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~301 (
// Equation(s):
// \my_regfile|data_readRegA[22]~301_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [22] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~301 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~302 (
// Equation(s):
// \my_regfile|data_readRegA[22]~302_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [22] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~302 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~303 (
// Equation(s):
// \my_regfile|data_readRegA[22]~303_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [22] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~303 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~304 (
// Equation(s):
// \my_regfile|data_readRegA[22]~304_combout  = (\my_regfile|data_readRegA[22]~300_combout  & (\my_regfile|data_readRegA[22]~301_combout  & (\my_regfile|data_readRegA[22]~302_combout  & \my_regfile|data_readRegA[22]~303_combout )))

	.dataa(\my_regfile|data_readRegA[22]~300_combout ),
	.datab(\my_regfile|data_readRegA[22]~301_combout ),
	.datac(\my_regfile|data_readRegA[22]~302_combout ),
	.datad(\my_regfile|data_readRegA[22]~303_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~304 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~304 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~305 (
// Equation(s):
// \my_regfile|data_readRegA[22]~305_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [22] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~305 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~306 (
// Equation(s):
// \my_regfile|data_readRegA[22]~306_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [22])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [22] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~306 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[22]~306 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~307 (
// Equation(s):
// \my_regfile|data_readRegA[22]~307_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [22] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~307 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~308 (
// Equation(s):
// \my_regfile|data_readRegA[22]~308_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [22] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~308 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~308 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~309 (
// Equation(s):
// \my_regfile|data_readRegA[22]~309_combout  = (\my_regfile|data_readRegA[22]~305_combout  & (\my_regfile|data_readRegA[22]~306_combout  & (\my_regfile|data_readRegA[22]~307_combout  & \my_regfile|data_readRegA[22]~308_combout )))

	.dataa(\my_regfile|data_readRegA[22]~305_combout ),
	.datab(\my_regfile|data_readRegA[22]~306_combout ),
	.datac(\my_regfile|data_readRegA[22]~307_combout ),
	.datad(\my_regfile|data_readRegA[22]~308_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~309 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~309 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~310 (
// Equation(s):
// \my_regfile|data_readRegA[22]~310_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [22] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~310 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~311 (
// Equation(s):
// \my_regfile|data_readRegA[22]~311_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [22] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~311 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~311 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~312 (
// Equation(s):
// \my_regfile|data_readRegA[22]~312_combout  = (\my_regfile|data_readRegA[22]~310_combout  & (\my_regfile|data_readRegA[22]~311_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [22]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[22]~310_combout ),
	.datab(\my_regfile|data_readRegA[22]~311_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~312 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[22]~312 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[22]~313 (
// Equation(s):
// \my_regfile|data_readRegA[22]~313_combout  = (\my_regfile|data_readRegA[22]~299_combout  & (\my_regfile|data_readRegA[22]~304_combout  & (\my_regfile|data_readRegA[22]~309_combout  & \my_regfile|data_readRegA[22]~312_combout )))

	.dataa(\my_regfile|data_readRegA[22]~299_combout ),
	.datab(\my_regfile|data_readRegA[22]~304_combout ),
	.datac(\my_regfile|data_readRegA[22]~309_combout ),
	.datad(\my_regfile|data_readRegA[22]~312_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~313 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~313 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[22]~26 (
// Equation(s):
// \my_processor|dataA[22]~26_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[22]~313_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[22]~313_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[22]~26 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[22]~27 (
// Equation(s):
// \my_processor|dataA[22]~27_combout  = (\my_processor|dataA[22]~26_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[22]~314_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[22]~26_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[22]~314_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[22]~27 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~36 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[20]~25_combout )))

	.dataa(\my_processor|dataA[22]~27_combout ),
	.datab(\my_processor|dataA[20]~25_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~36 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~30 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~69_combout )))

	.dataa(\my_processor|dataA[21]~29_combout ),
	.datab(\my_processor|dataA[19]~69_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~30 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~49 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~30_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~49 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~39 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[18]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[16]~70_combout )))

	.dataa(\my_processor|dataA[18]~17_combout ),
	.datab(\my_processor|dataA[16]~70_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~39 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~68 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[15]~47_combout )))

	.dataa(\my_processor|dataA[17]~21_combout ),
	.datab(\my_processor|dataA[15]~47_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~68 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~78 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~68_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~78 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~84 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~78_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~84 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~3 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[30]~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[28]~11_combout )))

	.dataa(\my_processor|dataA[30]~15_combout ),
	.datab(\my_processor|dataA[28]~11_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~3 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~17 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~16_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~17 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~6 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[26]~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[24]~3_combout )))

	.dataa(\my_processor|dataA[26]~67_combout ),
	.datab(\my_processor|dataA[24]~3_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~6 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~48 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~27_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~48 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~59 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~48_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~59 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~188 (
// Equation(s):
// \my_processor|data_writeReg[10]~188_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # (((\my_processor|checker|isAddi~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|checker|isAddi~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~188 .lut_mask = 16'hAEFF;
defparam \my_processor|data_writeReg[10]~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~31 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|ALUOper|ShiftLeft0~24_combout ) # (\my_processor|ALUOper|ShiftLeft0~25_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~29_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~31 .lut_mask = 16'hEEE2;
defparam \my_processor|ALUOper|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~33 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~32_combout )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~33 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~311 (
// Equation(s):
// \my_processor|data_writeReg[10]~311_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|checker|isAddi~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~311 .lut_mask = 16'h758A;
defparam \my_processor|data_writeReg[10]~311 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~189 (
// Equation(s):
// \my_processor|data_writeReg[10]~189_combout  = (\my_processor|aulOper[0]~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_processor|aulOper[0]~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~189 .lut_mask = 16'hA8A8;
defparam \my_processor|data_writeReg[10]~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~239 (
// Equation(s):
// \my_processor|data_writeReg[15]~239_combout  = (\my_processor|data_writeReg[10]~311_combout  & (((\my_processor|data_writeReg[10]~189_combout )))) # (!\my_processor|data_writeReg[10]~311_combout  & ((\my_processor|data_writeReg[10]~189_combout  & 
// ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[10]~189_combout  & (\my_processor|ALUOper|ShiftLeft0~33_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|data_writeReg[10]~311_combout ),
	.datad(\my_processor|data_writeReg[10]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~239 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[15]~239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~240 (
// Equation(s):
// \my_processor|data_writeReg[15]~240_combout  = (\my_processor|data_writeReg[10]~188_combout  & (((\my_processor|data_writeReg[15]~239_combout )))) # (!\my_processor|data_writeReg[10]~188_combout  & ((\my_processor|data_writeReg[15]~239_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~59_combout ))) # (!\my_processor|data_writeReg[15]~239_combout  & (\my_processor|ALUOper|ShiftRight0~84_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.datac(\my_processor|data_writeReg[10]~188_combout ),
	.datad(\my_processor|data_writeReg[15]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~240 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[15]~240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~16 (
// Equation(s):
// \my_processor|ALUOper|Add1~16_combout  = ((\my_processor|dataA[8]~33_combout  $ (\my_processor|dataB[8]~23_combout  $ (\my_processor|ALUOper|Add1~15 )))) # (GND)
// \my_processor|ALUOper|Add1~17  = CARRY((\my_processor|dataA[8]~33_combout  & ((!\my_processor|ALUOper|Add1~15 ) # (!\my_processor|dataB[8]~23_combout ))) # (!\my_processor|dataA[8]~33_combout  & (!\my_processor|dataB[8]~23_combout  & 
// !\my_processor|ALUOper|Add1~15 )))

	.dataa(\my_processor|dataA[8]~33_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~15 ),
	.combout(\my_processor|ALUOper|Add1~16_combout ),
	.cout(\my_processor|ALUOper|Add1~17 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~16 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~18 (
// Equation(s):
// \my_processor|ALUOper|Add1~18_combout  = (\my_processor|dataA[9]~37_combout  & ((\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add1~17 )) # (!\my_processor|dataB[9]~22_combout  & (\my_processor|ALUOper|Add1~17  & VCC)))) # 
// (!\my_processor|dataA[9]~37_combout  & ((\my_processor|dataB[9]~22_combout  & ((\my_processor|ALUOper|Add1~17 ) # (GND))) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add1~17 ))))
// \my_processor|ALUOper|Add1~19  = CARRY((\my_processor|dataA[9]~37_combout  & (\my_processor|dataB[9]~22_combout  & !\my_processor|ALUOper|Add1~17 )) # (!\my_processor|dataA[9]~37_combout  & ((\my_processor|dataB[9]~22_combout ) # 
// (!\my_processor|ALUOper|Add1~17 ))))

	.dataa(\my_processor|dataA[9]~37_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~17 ),
	.combout(\my_processor|ALUOper|Add1~18_combout ),
	.cout(\my_processor|ALUOper|Add1~19 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~18 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~20 (
// Equation(s):
// \my_processor|ALUOper|Add1~20_combout  = ((\my_processor|dataA[10]~35_combout  $ (\my_processor|dataB[10]~21_combout  $ (\my_processor|ALUOper|Add1~19 )))) # (GND)
// \my_processor|ALUOper|Add1~21  = CARRY((\my_processor|dataA[10]~35_combout  & ((!\my_processor|ALUOper|Add1~19 ) # (!\my_processor|dataB[10]~21_combout ))) # (!\my_processor|dataA[10]~35_combout  & (!\my_processor|dataB[10]~21_combout  & 
// !\my_processor|ALUOper|Add1~19 )))

	.dataa(\my_processor|dataA[10]~35_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~19 ),
	.combout(\my_processor|ALUOper|Add1~20_combout ),
	.cout(\my_processor|ALUOper|Add1~21 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~20 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~22 (
// Equation(s):
// \my_processor|ALUOper|Add1~22_combout  = (\my_processor|dataA[11]~39_combout  & ((\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add1~21 )) # (!\my_processor|dataB[11]~20_combout  & (\my_processor|ALUOper|Add1~21  & VCC)))) # 
// (!\my_processor|dataA[11]~39_combout  & ((\my_processor|dataB[11]~20_combout  & ((\my_processor|ALUOper|Add1~21 ) # (GND))) # (!\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add1~21 ))))
// \my_processor|ALUOper|Add1~23  = CARRY((\my_processor|dataA[11]~39_combout  & (\my_processor|dataB[11]~20_combout  & !\my_processor|ALUOper|Add1~21 )) # (!\my_processor|dataA[11]~39_combout  & ((\my_processor|dataB[11]~20_combout ) # 
// (!\my_processor|ALUOper|Add1~21 ))))

	.dataa(\my_processor|dataA[11]~39_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~21 ),
	.combout(\my_processor|ALUOper|Add1~22_combout ),
	.cout(\my_processor|ALUOper|Add1~23 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~22 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~24 (
// Equation(s):
// \my_processor|ALUOper|Add1~24_combout  = ((\my_processor|dataA[12]~41_combout  $ (\my_processor|dataB[12]~19_combout  $ (\my_processor|ALUOper|Add1~23 )))) # (GND)
// \my_processor|ALUOper|Add1~25  = CARRY((\my_processor|dataA[12]~41_combout  & ((!\my_processor|ALUOper|Add1~23 ) # (!\my_processor|dataB[12]~19_combout ))) # (!\my_processor|dataA[12]~41_combout  & (!\my_processor|dataB[12]~19_combout  & 
// !\my_processor|ALUOper|Add1~23 )))

	.dataa(\my_processor|dataA[12]~41_combout ),
	.datab(\my_processor|dataB[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~23 ),
	.combout(\my_processor|ALUOper|Add1~24_combout ),
	.cout(\my_processor|ALUOper|Add1~25 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~24 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~26 (
// Equation(s):
// \my_processor|ALUOper|Add1~26_combout  = (\my_processor|dataA[13]~45_combout  & ((\my_processor|dataB[13]~18_combout  & (!\my_processor|ALUOper|Add1~25 )) # (!\my_processor|dataB[13]~18_combout  & (\my_processor|ALUOper|Add1~25  & VCC)))) # 
// (!\my_processor|dataA[13]~45_combout  & ((\my_processor|dataB[13]~18_combout  & ((\my_processor|ALUOper|Add1~25 ) # (GND))) # (!\my_processor|dataB[13]~18_combout  & (!\my_processor|ALUOper|Add1~25 ))))
// \my_processor|ALUOper|Add1~27  = CARRY((\my_processor|dataA[13]~45_combout  & (\my_processor|dataB[13]~18_combout  & !\my_processor|ALUOper|Add1~25 )) # (!\my_processor|dataA[13]~45_combout  & ((\my_processor|dataB[13]~18_combout ) # 
// (!\my_processor|ALUOper|Add1~25 ))))

	.dataa(\my_processor|dataA[13]~45_combout ),
	.datab(\my_processor|dataB[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~25 ),
	.combout(\my_processor|ALUOper|Add1~26_combout ),
	.cout(\my_processor|ALUOper|Add1~27 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~26 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~28 (
// Equation(s):
// \my_processor|ALUOper|Add1~28_combout  = ((\my_processor|dataA[14]~43_combout  $ (\my_processor|dataB[14]~17_combout  $ (\my_processor|ALUOper|Add1~27 )))) # (GND)
// \my_processor|ALUOper|Add1~29  = CARRY((\my_processor|dataA[14]~43_combout  & ((!\my_processor|ALUOper|Add1~27 ) # (!\my_processor|dataB[14]~17_combout ))) # (!\my_processor|dataA[14]~43_combout  & (!\my_processor|dataB[14]~17_combout  & 
// !\my_processor|ALUOper|Add1~27 )))

	.dataa(\my_processor|dataA[14]~43_combout ),
	.datab(\my_processor|dataB[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~27 ),
	.combout(\my_processor|ALUOper|Add1~28_combout ),
	.cout(\my_processor|ALUOper|Add1~29 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~28 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~30 (
// Equation(s):
// \my_processor|ALUOper|Add1~30_combout  = (\my_processor|dataA[15]~47_combout  & ((\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add1~29 )) # (!\my_processor|dataB[15]~16_combout  & (\my_processor|ALUOper|Add1~29  & VCC)))) # 
// (!\my_processor|dataA[15]~47_combout  & ((\my_processor|dataB[15]~16_combout  & ((\my_processor|ALUOper|Add1~29 ) # (GND))) # (!\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add1~29 ))))
// \my_processor|ALUOper|Add1~31  = CARRY((\my_processor|dataA[15]~47_combout  & (\my_processor|dataB[15]~16_combout  & !\my_processor|ALUOper|Add1~29 )) # (!\my_processor|dataA[15]~47_combout  & ((\my_processor|dataB[15]~16_combout ) # 
// (!\my_processor|ALUOper|Add1~29 ))))

	.dataa(\my_processor|dataA[15]~47_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~29 ),
	.combout(\my_processor|ALUOper|Add1~30_combout ),
	.cout(\my_processor|ALUOper|Add1~31 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~30 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~241 (
// Equation(s):
// \my_processor|data_writeReg[15]~241_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[4]~107_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[4]~107_combout  & 
// (\my_processor|data_writeReg[15]~240_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|ALUOper|Add1~30_combout )))))

	.dataa(\my_processor|data_writeReg[2]~69_combout ),
	.datab(\my_processor|data_writeReg[15]~240_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|ALUOper|Add1~30_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~241 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[15]~241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~242 (
// Equation(s):
// \my_processor|data_writeReg[15]~242_combout  = (\my_processor|dataA[15]~47_combout  & ((\my_processor|data_writeReg[15]~241_combout ) # ((\my_processor|dataB[15]~16_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[15]~47_combout  & (\my_processor|data_writeReg[15]~241_combout  & ((\my_processor|dataB[15]~16_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[15]~47_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(\my_processor|data_writeReg[15]~241_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~242 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[15]~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~243 (
// Equation(s):
// \my_processor|data_writeReg[15]~243_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~30_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[15]~242_combout )))

	.dataa(\my_processor|ALUOper|Add0~30_combout ),
	.datab(\my_processor|data_writeReg[15]~242_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~243 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[15]~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~244 (
// Equation(s):
// \my_processor|data_writeReg[15]~244_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [15] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[31]~305_combout  & \my_processor|data_writeReg[15]~243_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [15] & (\my_processor|data_writeReg[31]~305_combout  & (\my_processor|data_writeReg[15]~243_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_processor|data_writeReg[31]~305_combout ),
	.datac(\my_processor|data_writeReg[15]~243_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~244 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[15]~244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~245 (
// Equation(s):
// \my_processor|data_writeReg[15]~245_combout  = (\my_processor|data_writeReg[15]~244_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[15]~244_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~245 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[15]~245 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~245_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~506 (
// Equation(s):
// \my_regfile|data_readRegA[15]~506_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [15])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [15])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~506 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[15]~506 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~507 (
// Equation(s):
// \my_regfile|data_readRegA[15]~507_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [15])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [15] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~507 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[15]~507 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~508 (
// Equation(s):
// \my_regfile|data_readRegA[15]~508_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [15] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~508 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~508 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~509 (
// Equation(s):
// \my_regfile|data_readRegA[15]~509_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [15]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [15]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~509 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[15]~509 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~510 (
// Equation(s):
// \my_regfile|data_readRegA[15]~510_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [15]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~510 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[15]~510 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~511 (
// Equation(s):
// \my_regfile|data_readRegA[15]~511_combout  = (\my_regfile|data_readRegA[15]~509_combout  & (\my_regfile|data_readRegA[15]~510_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [15]))))

	.dataa(\my_regfile|data_readRegA[15]~509_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.datad(\my_regfile|data_readRegA[15]~510_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~511 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[15]~511 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~512 (
// Equation(s):
// \my_regfile|data_readRegA[15]~512_combout  = (\my_regfile|data_readRegA[15]~506_combout  & (\my_regfile|data_readRegA[15]~507_combout  & (\my_regfile|data_readRegA[15]~508_combout  & \my_regfile|data_readRegA[15]~511_combout )))

	.dataa(\my_regfile|data_readRegA[15]~506_combout ),
	.datab(\my_regfile|data_readRegA[15]~507_combout ),
	.datac(\my_regfile|data_readRegA[15]~508_combout ),
	.datad(\my_regfile|data_readRegA[15]~511_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~512 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~512 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~513 (
// Equation(s):
// \my_regfile|data_readRegA[15]~513_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [15] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~513 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~513 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~514 (
// Equation(s):
// \my_regfile|data_readRegA[15]~514_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [15] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~514 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~514 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~515 (
// Equation(s):
// \my_regfile|data_readRegA[15]~515_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [15] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~515 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~515 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~516 (
// Equation(s):
// \my_regfile|data_readRegA[15]~516_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [15] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~516 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~516 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~517 (
// Equation(s):
// \my_regfile|data_readRegA[15]~517_combout  = (\my_regfile|data_readRegA[15]~513_combout  & (\my_regfile|data_readRegA[15]~514_combout  & (\my_regfile|data_readRegA[15]~515_combout  & \my_regfile|data_readRegA[15]~516_combout )))

	.dataa(\my_regfile|data_readRegA[15]~513_combout ),
	.datab(\my_regfile|data_readRegA[15]~514_combout ),
	.datac(\my_regfile|data_readRegA[15]~515_combout ),
	.datad(\my_regfile|data_readRegA[15]~516_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~517 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~517 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~518 (
// Equation(s):
// \my_regfile|data_readRegA[15]~518_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [15] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~518 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~518 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~519 (
// Equation(s):
// \my_regfile|data_readRegA[15]~519_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [15])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [15] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~519 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[15]~519 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~520 (
// Equation(s):
// \my_regfile|data_readRegA[15]~520_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [15] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~520 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~520 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~521 (
// Equation(s):
// \my_regfile|data_readRegA[15]~521_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [15] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~521 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~521 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~522 (
// Equation(s):
// \my_regfile|data_readRegA[15]~522_combout  = (\my_regfile|data_readRegA[15]~518_combout  & (\my_regfile|data_readRegA[15]~519_combout  & (\my_regfile|data_readRegA[15]~520_combout  & \my_regfile|data_readRegA[15]~521_combout )))

	.dataa(\my_regfile|data_readRegA[15]~518_combout ),
	.datab(\my_regfile|data_readRegA[15]~519_combout ),
	.datac(\my_regfile|data_readRegA[15]~520_combout ),
	.datad(\my_regfile|data_readRegA[15]~521_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~522 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~522 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~523 (
// Equation(s):
// \my_regfile|data_readRegA[15]~523_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [15] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~523 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~523 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~524 (
// Equation(s):
// \my_regfile|data_readRegA[15]~524_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [15] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~524 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~524 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~525 (
// Equation(s):
// \my_regfile|data_readRegA[15]~525_combout  = (\my_regfile|data_readRegA[15]~523_combout  & (\my_regfile|data_readRegA[15]~524_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [15]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[15]~523_combout ),
	.datab(\my_regfile|data_readRegA[15]~524_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~525 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[15]~525 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[15]~526 (
// Equation(s):
// \my_regfile|data_readRegA[15]~526_combout  = (\my_regfile|data_readRegA[15]~512_combout  & (\my_regfile|data_readRegA[15]~517_combout  & (\my_regfile|data_readRegA[15]~522_combout  & \my_regfile|data_readRegA[15]~525_combout )))

	.dataa(\my_regfile|data_readRegA[15]~512_combout ),
	.datab(\my_regfile|data_readRegA[15]~517_combout ),
	.datac(\my_regfile|data_readRegA[15]~522_combout ),
	.datad(\my_regfile|data_readRegA[15]~525_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~526 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~526 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[15]~46 (
// Equation(s):
// \my_processor|dataA[15]~46_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[15]~526_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[15]~526_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[15]~46 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[15]~47 (
// Equation(s):
// \my_processor|dataA[15]~47_combout  = (\my_processor|dataA[15]~46_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[15]~532_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[15]~46_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[15]~532_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[15]~47 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~32 (
// Equation(s):
// \my_processor|ALUOper|Add1~32_combout  = ((\my_processor|dataA[16]~70_combout  $ (\my_processor|dataB[16]~15_combout  $ (\my_processor|ALUOper|Add1~31 )))) # (GND)
// \my_processor|ALUOper|Add1~33  = CARRY((\my_processor|dataA[16]~70_combout  & ((!\my_processor|ALUOper|Add1~31 ) # (!\my_processor|dataB[16]~15_combout ))) # (!\my_processor|dataA[16]~70_combout  & (!\my_processor|dataB[16]~15_combout  & 
// !\my_processor|ALUOper|Add1~31 )))

	.dataa(\my_processor|dataA[16]~70_combout ),
	.datab(\my_processor|dataB[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~31 ),
	.combout(\my_processor|ALUOper|Add1~32_combout ),
	.cout(\my_processor|ALUOper|Add1~33 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~32 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~6 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~6 .lut_mask = 16'h0003;
defparam \my_processor|ALUOper|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~104 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~104_combout  = (\my_processor|dataA[0]~50_combout  & (\my_processor|ALUOper|ShiftLeft0~6_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|dataA[0]~50_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~104 .lut_mask = 16'h0088;
defparam \my_processor|ALUOper|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~28 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[5]~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[7]~65_combout )))

	.dataa(\my_processor|dataA[5]~73_combout ),
	.datab(\my_processor|dataA[7]~65_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~28 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~48 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~47_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~48 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~49 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~46_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~48_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~49 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~35 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~34_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~35 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~37 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~36_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~37 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~38 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~37_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~38 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~139 (
// Equation(s):
// \my_processor|data_writeReg[16]~139_combout  = (\my_processor|data_writeReg[17]~127_combout  & (((\my_processor|data_writeReg[17]~128_combout )))) # (!\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|data_writeReg[17]~128_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~49_combout )) # (!\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|ALUOper|ShiftLeft0~38_combout )))))

	.dataa(\my_processor|data_writeReg[17]~127_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.datac(\my_processor|data_writeReg[17]~128_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~139 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[16]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~2 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] 
// & ((\my_processor|dataA[29]~66_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|dataA[29]~66_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~2 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~4 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~4_combout  = (\my_processor|ALUOper|ShiftRight0~2_combout ) # ((\my_processor|ALUOper|ShiftRight0~3_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~4 .lut_mask = 16'hAAEE;
defparam \my_processor|ALUOper|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~7 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~5_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~6_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~7 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~8 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~7_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~8 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~37 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~36_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~37 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~41 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~40_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~41 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~42 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~41_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~42 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~140 (
// Equation(s):
// \my_processor|data_writeReg[16]~140_combout  = (\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|data_writeReg[16]~139_combout  & ((\my_processor|ALUOper|ShiftRight0~42_combout ))) # (!\my_processor|data_writeReg[16]~139_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~104_combout )))) # (!\my_processor|data_writeReg[17]~127_combout  & (((\my_processor|data_writeReg[16]~139_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~104_combout ),
	.datab(\my_processor|data_writeReg[17]~127_combout ),
	.datac(\my_processor|data_writeReg[16]~139_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~140 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[16]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~309 (
// Equation(s):
// \my_processor|data_writeReg[16]~309_combout  = (\my_processor|dataA[16]~19_combout ) # ((!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[16]~225_combout ) # (!\my_regfile|data_readRegA[31]~33_combout ))))

	.dataa(\my_regfile|data_readRegA[16]~225_combout ),
	.datab(\my_regfile|data_readRegA[31]~33_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[16]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~309 .lut_mask = 16'hFF0B;
defparam \my_processor|data_writeReg[16]~309 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~141 (
// Equation(s):
// \my_processor|data_writeReg[16]~141_combout  = (\my_processor|data_writeReg[4]~107_combout  & (((\my_processor|dataB[16]~15_combout ) # (\my_processor|data_writeReg[16]~309_combout )) # (!\my_processor|data_writeReg[2]~69_combout ))) # 
// (!\my_processor|data_writeReg[4]~107_combout  & (\my_processor|data_writeReg[2]~69_combout  & (\my_processor|dataB[16]~15_combout  & \my_processor|data_writeReg[16]~309_combout )))

	.dataa(\my_processor|data_writeReg[4]~107_combout ),
	.datab(\my_processor|data_writeReg[2]~69_combout ),
	.datac(\my_processor|dataB[16]~15_combout ),
	.datad(\my_processor|data_writeReg[16]~309_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~141 .lut_mask = 16'hEAA2;
defparam \my_processor|data_writeReg[16]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~142 (
// Equation(s):
// \my_processor|data_writeReg[16]~142_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[16]~141_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[16]~141_combout  & 
// ((\my_processor|data_writeReg[16]~140_combout ))) # (!\my_processor|data_writeReg[16]~141_combout  & (\my_processor|ALUOper|Add1~32_combout ))))

	.dataa(\my_processor|ALUOper|Add1~32_combout ),
	.datab(\my_processor|data_writeReg[16]~140_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(\my_processor|data_writeReg[16]~141_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~142 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[16]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[16]~49 (
// Equation(s):
// \my_processor|data[16]~49_combout  = (\my_regfile|data_readRegA[16]~225_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[16]~225_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[16]~49 .lut_mask = 16'hAAFF;
defparam \my_processor|data[16]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[16]~49_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~143 (
// Equation(s):
// \my_processor|data_writeReg[16]~143_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[17]~135_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|data_writeReg[17]~135_combout  & 
// (\my_processor|ALUOper|Add0~32_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[17]~135_combout ))))

	.dataa(\my_processor|ALUOper|Add0~32_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[17]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~143 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[16]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~144 (
// Equation(s):
// \my_processor|data_writeReg[16]~144_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[16]~143_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[16]~143_combout  & 
// ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[16]~143_combout  & (\my_processor|data_writeReg[16]~142_combout ))))

	.dataa(\my_processor|data_writeReg[16]~142_combout ),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[16]~143_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~144 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[16]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~145 (
// Equation(s):
// \my_processor|data_writeReg[16]~145_combout  = (\my_processor|data_writeReg[16]~144_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[16]~144_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~145 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[16]~145 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~145_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~204 (
// Equation(s):
// \my_regfile|data_readRegA[16]~204_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [16])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [16])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~204 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[16]~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~205 (
// Equation(s):
// \my_regfile|data_readRegA[16]~205_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [16]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [16]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~205 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[16]~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~206 (
// Equation(s):
// \my_regfile|data_readRegA[16]~206_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [16]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~206 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[16]~206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~207 (
// Equation(s):
// \my_regfile|data_readRegA[16]~207_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[16]~206_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [16]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[16]~206_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~207 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[16]~207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~208 (
// Equation(s):
// \my_regfile|data_readRegA[16]~208_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [16])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [16] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [16]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~208 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[16]~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~209 (
// Equation(s):
// \my_regfile|data_readRegA[16]~209_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [16]) # ((!\my_regfile|bca|bitcheck[7]~9_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~209 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[16]~209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~210 (
// Equation(s):
// \my_regfile|data_readRegA[16]~210_combout  = (\my_regfile|data_readRegA[16]~208_combout  & (\my_regfile|data_readRegA[16]~209_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [16]))))

	.dataa(\my_regfile|data_readRegA[16]~208_combout ),
	.datab(\my_regfile|data_readRegA[16]~209_combout ),
	.datac(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~210 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[16]~210 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~211 (
// Equation(s):
// \my_regfile|data_readRegA[16]~211_combout  = (\my_regfile|data_readRegA[16]~204_combout  & (\my_regfile|data_readRegA[16]~205_combout  & (\my_regfile|data_readRegA[16]~207_combout  & \my_regfile|data_readRegA[16]~210_combout )))

	.dataa(\my_regfile|data_readRegA[16]~204_combout ),
	.datab(\my_regfile|data_readRegA[16]~205_combout ),
	.datac(\my_regfile|data_readRegA[16]~207_combout ),
	.datad(\my_regfile|data_readRegA[16]~210_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~211 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~212 (
// Equation(s):
// \my_regfile|data_readRegA[16]~212_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [16] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~212 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~213 (
// Equation(s):
// \my_regfile|data_readRegA[16]~213_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [16] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~213 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~214 (
// Equation(s):
// \my_regfile|data_readRegA[16]~214_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [16] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~214 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~215 (
// Equation(s):
// \my_regfile|data_readRegA[16]~215_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [16] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~215 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~216 (
// Equation(s):
// \my_regfile|data_readRegA[16]~216_combout  = (\my_regfile|data_readRegA[16]~212_combout  & (\my_regfile|data_readRegA[16]~213_combout  & (\my_regfile|data_readRegA[16]~214_combout  & \my_regfile|data_readRegA[16]~215_combout )))

	.dataa(\my_regfile|data_readRegA[16]~212_combout ),
	.datab(\my_regfile|data_readRegA[16]~213_combout ),
	.datac(\my_regfile|data_readRegA[16]~214_combout ),
	.datad(\my_regfile|data_readRegA[16]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~216 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~217 (
// Equation(s):
// \my_regfile|data_readRegA[16]~217_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [16] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~217 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~218 (
// Equation(s):
// \my_regfile|data_readRegA[16]~218_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [16])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [16] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [16]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~218 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[16]~218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~219 (
// Equation(s):
// \my_regfile|data_readRegA[16]~219_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [16] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~219 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~220 (
// Equation(s):
// \my_regfile|data_readRegA[16]~220_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [16] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~220 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~221 (
// Equation(s):
// \my_regfile|data_readRegA[16]~221_combout  = (\my_regfile|data_readRegA[16]~217_combout  & (\my_regfile|data_readRegA[16]~218_combout  & (\my_regfile|data_readRegA[16]~219_combout  & \my_regfile|data_readRegA[16]~220_combout )))

	.dataa(\my_regfile|data_readRegA[16]~217_combout ),
	.datab(\my_regfile|data_readRegA[16]~218_combout ),
	.datac(\my_regfile|data_readRegA[16]~219_combout ),
	.datad(\my_regfile|data_readRegA[16]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~221 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~222 (
// Equation(s):
// \my_regfile|data_readRegA[16]~222_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [16] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~222 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~222 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~223 (
// Equation(s):
// \my_regfile|data_readRegA[16]~223_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [16] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [16])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [16]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~223 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[16]~223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~224 (
// Equation(s):
// \my_regfile|data_readRegA[16]~224_combout  = (\my_regfile|data_readRegA[16]~222_combout  & (\my_regfile|data_readRegA[16]~223_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [16]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[16]~222_combout ),
	.datab(\my_regfile|data_readRegA[16]~223_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~224 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[16]~224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[16]~225 (
// Equation(s):
// \my_regfile|data_readRegA[16]~225_combout  = (\my_regfile|data_readRegA[16]~211_combout  & (\my_regfile|data_readRegA[16]~216_combout  & (\my_regfile|data_readRegA[16]~221_combout  & \my_regfile|data_readRegA[16]~224_combout )))

	.dataa(\my_regfile|data_readRegA[16]~211_combout ),
	.datab(\my_regfile|data_readRegA[16]~216_combout ),
	.datac(\my_regfile|data_readRegA[16]~221_combout ),
	.datad(\my_regfile|data_readRegA[16]~224_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~225 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[16]~18 (
// Equation(s):
// \my_processor|dataA[16]~18_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[16]~225_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[16]~225_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[16]~18 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~36 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[14]~43_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|dataA[16]~18_combout ) # 
// (\my_processor|dataA[16]~19_combout ))))

	.dataa(\my_processor|dataA[14]~43_combout ),
	.datab(\my_processor|dataA[16]~18_combout ),
	.datac(\my_processor|dataA[16]~19_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~36 .lut_mask = 16'hAAFC;
defparam \my_processor|ALUOper|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~56 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~55_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~56 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~57 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~54_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~56_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~57 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~146 (
// Equation(s):
// \my_processor|data_writeReg[17]~146_combout  = (\my_processor|data_writeReg[17]~128_combout  & (((\my_processor|data_writeReg[17]~127_combout )))) # (!\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|data_writeReg[17]~127_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~110_combout )) # (!\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|ALUOper|ShiftLeft0~57_combout )))))

	.dataa(\my_processor|data_writeReg[17]~128_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~110_combout ),
	.datac(\my_processor|data_writeReg[17]~127_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~146 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[17]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~12 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[31]~1_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~12 .lut_mask = 16'h8888;
defparam \my_processor|ALUOper|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~14 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|ALUOper|ShiftRight0~12_combout ) # (\my_processor|ALUOper|ShiftRight0~13_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~11_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~14 .lut_mask = 16'hEEE2;
defparam \my_processor|ALUOper|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~45 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~43_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~44_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~45 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~46 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~45_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~46 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~147 (
// Equation(s):
// \my_processor|data_writeReg[17]~147_combout  = (\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|data_writeReg[17]~146_combout  & ((\my_processor|ALUOper|ShiftRight0~46_combout ))) # (!\my_processor|data_writeReg[17]~146_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~64_combout )))) # (!\my_processor|data_writeReg[17]~128_combout  & (((\my_processor|data_writeReg[17]~146_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.datab(\my_processor|data_writeReg[17]~128_combout ),
	.datac(\my_processor|data_writeReg[17]~146_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~147 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[17]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~34 (
// Equation(s):
// \my_processor|ALUOper|Add1~34_combout  = (\my_processor|dataA[17]~21_combout  & ((\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add1~33 )) # (!\my_processor|dataB[17]~14_combout  & (\my_processor|ALUOper|Add1~33  & VCC)))) # 
// (!\my_processor|dataA[17]~21_combout  & ((\my_processor|dataB[17]~14_combout  & ((\my_processor|ALUOper|Add1~33 ) # (GND))) # (!\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add1~33 ))))
// \my_processor|ALUOper|Add1~35  = CARRY((\my_processor|dataA[17]~21_combout  & (\my_processor|dataB[17]~14_combout  & !\my_processor|ALUOper|Add1~33 )) # (!\my_processor|dataA[17]~21_combout  & ((\my_processor|dataB[17]~14_combout ) # 
// (!\my_processor|ALUOper|Add1~33 ))))

	.dataa(\my_processor|dataA[17]~21_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~33 ),
	.combout(\my_processor|ALUOper|Add1~34_combout ),
	.cout(\my_processor|ALUOper|Add1~35 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~34 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~148 (
// Equation(s):
// \my_processor|data_writeReg[17]~148_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[4]~107_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[4]~107_combout  & 
// (\my_processor|data_writeReg[17]~147_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|ALUOper|Add1~34_combout )))))

	.dataa(\my_processor|data_writeReg[2]~69_combout ),
	.datab(\my_processor|data_writeReg[17]~147_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|ALUOper|Add1~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~148 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[17]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~149 (
// Equation(s):
// \my_processor|data_writeReg[17]~149_combout  = (\my_processor|dataA[17]~21_combout  & ((\my_processor|data_writeReg[17]~148_combout ) # ((\my_processor|dataB[17]~14_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[17]~21_combout  & (\my_processor|data_writeReg[17]~148_combout  & ((\my_processor|dataB[17]~14_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[17]~21_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(\my_processor|data_writeReg[17]~148_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~149 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[17]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[17]~50 (
// Equation(s):
// \my_processor|data[17]~50_combout  = (\my_regfile|data_readRegA[17]~247_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[17]~247_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[17]~50 .lut_mask = 16'hAAFF;
defparam \my_processor|data[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[17]~50_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~150 (
// Equation(s):
// \my_processor|data_writeReg[17]~150_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[17]~135_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [17]))) # (!\my_processor|data_writeReg[17]~135_combout  & 
// (\my_processor|ALUOper|Add0~34_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[17]~135_combout ))))

	.dataa(\my_processor|ALUOper|Add0~34_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[17]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~150 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[17]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~151 (
// Equation(s):
// \my_processor|data_writeReg[17]~151_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[17]~150_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[17]~150_combout  & 
// ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[17]~150_combout  & (\my_processor|data_writeReg[17]~149_combout ))))

	.dataa(\my_processor|data_writeReg[17]~149_combout ),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[17]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~151 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[17]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~152 (
// Equation(s):
// \my_processor|data_writeReg[17]~152_combout  = (\my_processor|data_writeReg[17]~151_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[17]~151_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~152 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[17]~152 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~152_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~226 (
// Equation(s):
// \my_regfile|data_readRegA[17]~226_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [17])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [17])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~226 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[17]~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~227 (
// Equation(s):
// \my_regfile|data_readRegA[17]~227_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[5]~15_combout ) # (!\my_processor|ctrl_readRegA[4]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~227 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[17]~227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~228 (
// Equation(s):
// \my_regfile|data_readRegA[17]~228_combout  = (\my_regfile|data_readRegA[17]~226_combout  & (\my_regfile|data_readRegA[17]~227_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [17]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[17]~226_combout ),
	.datab(\my_regfile|data_readRegA[17]~227_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[5]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~228 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[17]~228 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~229 (
// Equation(s):
// \my_regfile|data_readRegA[17]~229_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~229 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[17]~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~230 (
// Equation(s):
// \my_regfile|data_readRegA[17]~230_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[17]~229_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [17]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[17]~229_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~230 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[17]~230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~231 (
// Equation(s):
// \my_regfile|data_readRegA[17]~231_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [17])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [17] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [17]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~231 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[17]~231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~232 (
// Equation(s):
// \my_regfile|data_readRegA[17]~232_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [17] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~232 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~233 (
// Equation(s):
// \my_regfile|data_readRegA[17]~233_combout  = (\my_regfile|data_readRegA[17]~228_combout  & (\my_regfile|data_readRegA[17]~230_combout  & (\my_regfile|data_readRegA[17]~231_combout  & \my_regfile|data_readRegA[17]~232_combout )))

	.dataa(\my_regfile|data_readRegA[17]~228_combout ),
	.datab(\my_regfile|data_readRegA[17]~230_combout ),
	.datac(\my_regfile|data_readRegA[17]~231_combout ),
	.datad(\my_regfile|data_readRegA[17]~232_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~233 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~234 (
// Equation(s):
// \my_regfile|data_readRegA[17]~234_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [17] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~234 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~235 (
// Equation(s):
// \my_regfile|data_readRegA[17]~235_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [17] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~235 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~236 (
// Equation(s):
// \my_regfile|data_readRegA[17]~236_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [17] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~236 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~237 (
// Equation(s):
// \my_regfile|data_readRegA[17]~237_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [17] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~237 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~238 (
// Equation(s):
// \my_regfile|data_readRegA[17]~238_combout  = (\my_regfile|data_readRegA[17]~234_combout  & (\my_regfile|data_readRegA[17]~235_combout  & (\my_regfile|data_readRegA[17]~236_combout  & \my_regfile|data_readRegA[17]~237_combout )))

	.dataa(\my_regfile|data_readRegA[17]~234_combout ),
	.datab(\my_regfile|data_readRegA[17]~235_combout ),
	.datac(\my_regfile|data_readRegA[17]~236_combout ),
	.datad(\my_regfile|data_readRegA[17]~237_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~238 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~238 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~239 (
// Equation(s):
// \my_regfile|data_readRegA[17]~239_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [17] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~239 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~240 (
// Equation(s):
// \my_regfile|data_readRegA[17]~240_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [17])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [17] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [17]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~240 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[17]~240 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~241 (
// Equation(s):
// \my_regfile|data_readRegA[17]~241_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [17] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~241 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~242 (
// Equation(s):
// \my_regfile|data_readRegA[17]~242_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [17] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~242 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~243 (
// Equation(s):
// \my_regfile|data_readRegA[17]~243_combout  = (\my_regfile|data_readRegA[17]~239_combout  & (\my_regfile|data_readRegA[17]~240_combout  & (\my_regfile|data_readRegA[17]~241_combout  & \my_regfile|data_readRegA[17]~242_combout )))

	.dataa(\my_regfile|data_readRegA[17]~239_combout ),
	.datab(\my_regfile|data_readRegA[17]~240_combout ),
	.datac(\my_regfile|data_readRegA[17]~241_combout ),
	.datad(\my_regfile|data_readRegA[17]~242_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~243 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~244 (
// Equation(s):
// \my_regfile|data_readRegA[17]~244_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [17] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~244 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~244 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~245 (
// Equation(s):
// \my_regfile|data_readRegA[17]~245_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [17] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [17])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~245 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[17]~245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~246 (
// Equation(s):
// \my_regfile|data_readRegA[17]~246_combout  = (\my_regfile|data_readRegA[17]~244_combout  & (\my_regfile|data_readRegA[17]~245_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [17]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[17]~244_combout ),
	.datab(\my_regfile|data_readRegA[17]~245_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~246 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[17]~246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[17]~247 (
// Equation(s):
// \my_regfile|data_readRegA[17]~247_combout  = (\my_regfile|data_readRegA[17]~233_combout  & (\my_regfile|data_readRegA[17]~238_combout  & (\my_regfile|data_readRegA[17]~243_combout  & \my_regfile|data_readRegA[17]~246_combout )))

	.dataa(\my_regfile|data_readRegA[17]~233_combout ),
	.datab(\my_regfile|data_readRegA[17]~238_combout ),
	.datac(\my_regfile|data_readRegA[17]~243_combout ),
	.datad(\my_regfile|data_readRegA[17]~246_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~247 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[17]~20 (
// Equation(s):
// \my_processor|dataA[17]~20_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[17]~247_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[17]~247_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[17]~20 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[17]~21 (
// Equation(s):
// \my_processor|dataA[17]~21_combout  = (\my_processor|dataA[17]~20_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[17]~248_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[17]~20_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[17]~248_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[17]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[17]~21 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[17]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~36 (
// Equation(s):
// \my_processor|ALUOper|Add1~36_combout  = ((\my_processor|dataA[18]~17_combout  $ (\my_processor|dataB[18]~13_combout  $ (\my_processor|ALUOper|Add1~35 )))) # (GND)
// \my_processor|ALUOper|Add1~37  = CARRY((\my_processor|dataA[18]~17_combout  & ((!\my_processor|ALUOper|Add1~35 ) # (!\my_processor|dataB[18]~13_combout ))) # (!\my_processor|dataA[18]~17_combout  & (!\my_processor|dataB[18]~13_combout  & 
// !\my_processor|ALUOper|Add1~35 )))

	.dataa(\my_processor|dataA[18]~17_combout ),
	.datab(\my_processor|dataB[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~35 ),
	.combout(\my_processor|ALUOper|Add1~36_combout ),
	.cout(\my_processor|ALUOper|Add1~37 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~36 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~109 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~109_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~84_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~109 .lut_mask = 16'h1010;
defparam \my_processor|ALUOper|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~82 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~80_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~81_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~82 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~75 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~74_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~75 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~129 (
// Equation(s):
// \my_processor|data_writeReg[18]~129_combout  = (\my_processor|data_writeReg[17]~127_combout  & (((\my_processor|data_writeReg[17]~128_combout )))) # (!\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|data_writeReg[17]~128_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~82_combout )) # (!\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|ALUOper|ShiftLeft0~75_combout )))))

	.dataa(\my_processor|data_writeReg[17]~127_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.datac(\my_processor|data_writeReg[17]~128_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~129 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[18]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~19 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~72_combout  & (\my_processor|dataA[30]~15_combout )) # (!\my_processor|ALUOper|ShiftLeft0~72_combout  & 
// ((\my_processor|dataA[31]~1_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|dataA[30]~15_combout ),
	.datac(\my_processor|dataA[31]~1_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~19 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~21 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~21_combout  = (\my_processor|ALUOper|ShiftRight0~19_combout ) # ((\my_processor|ALUOper|ShiftRight0~20_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~21 .lut_mask = 16'hAAEE;
defparam \my_processor|ALUOper|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~32 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~30_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~31_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~32 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~33 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~32_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~33 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~34 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~33_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~34 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~130 (
// Equation(s):
// \my_processor|data_writeReg[18]~130_combout  = (\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|data_writeReg[18]~129_combout  & ((\my_processor|ALUOper|ShiftRight0~34_combout ))) # (!\my_processor|data_writeReg[18]~129_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~109_combout )))) # (!\my_processor|data_writeReg[17]~127_combout  & (((\my_processor|data_writeReg[18]~129_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~109_combout ),
	.datab(\my_processor|data_writeReg[17]~127_combout ),
	.datac(\my_processor|data_writeReg[18]~129_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~130 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[18]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~131 (
// Equation(s):
// \my_processor|data_writeReg[18]~131_combout  = (\my_processor|dataA[18]~17_combout  & ((\my_processor|data_writeReg[4]~107_combout ) # ((\my_processor|dataB[18]~13_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[18]~17_combout  & (\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|dataB[18]~13_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[18]~17_combout ),
	.datab(\my_processor|dataB[18]~13_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~131 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[18]~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~132 (
// Equation(s):
// \my_processor|data_writeReg[18]~132_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[18]~131_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[18]~131_combout  & 
// ((\my_processor|data_writeReg[18]~130_combout ))) # (!\my_processor|data_writeReg[18]~131_combout  & (\my_processor|ALUOper|Add1~36_combout ))))

	.dataa(\my_processor|ALUOper|Add1~36_combout ),
	.datab(\my_processor|data_writeReg[18]~130_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(\my_processor|data_writeReg[18]~131_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~132 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[18]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[18]~51 (
// Equation(s):
// \my_processor|data[18]~51_combout  = (\my_regfile|data_readRegA[18]~203_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[18]~203_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[18]~51 .lut_mask = 16'hAAFF;
defparam \my_processor|data[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[18]~51_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~136 (
// Equation(s):
// \my_processor|data_writeReg[18]~136_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[17]~135_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [18]))) # (!\my_processor|data_writeReg[17]~135_combout  & 
// (\my_processor|ALUOper|Add0~36_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[17]~135_combout ))))

	.dataa(\my_processor|ALUOper|Add0~36_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[17]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~136 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[18]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~137 (
// Equation(s):
// \my_processor|data_writeReg[18]~137_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[18]~136_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[18]~136_combout  & 
// ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[18]~136_combout  & (\my_processor|data_writeReg[18]~132_combout ))))

	.dataa(\my_processor|data_writeReg[18]~132_combout ),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[18]~136_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~137 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[18]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~138 (
// Equation(s):
// \my_processor|data_writeReg[18]~138_combout  = (\my_processor|data_writeReg[18]~137_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[18]~137_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~138 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[18]~138 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~138_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~183 (
// Equation(s):
// \my_regfile|data_readRegA[18]~183_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [18])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [18])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~183 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[18]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~184 (
// Equation(s):
// \my_regfile|data_readRegA[18]~184_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [18])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [18] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [18]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~184 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[18]~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~185 (
// Equation(s):
// \my_regfile|data_readRegA[18]~185_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [18] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~185 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~186 (
// Equation(s):
// \my_regfile|data_readRegA[18]~186_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [18]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [18]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~186 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[18]~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~187 (
// Equation(s):
// \my_regfile|data_readRegA[18]~187_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [18]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~187 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[18]~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~188 (
// Equation(s):
// \my_regfile|data_readRegA[18]~188_combout  = (\my_regfile|data_readRegA[18]~186_combout  & (\my_regfile|data_readRegA[18]~187_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [18]))))

	.dataa(\my_regfile|data_readRegA[18]~186_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.datad(\my_regfile|data_readRegA[18]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~188 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[18]~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~189 (
// Equation(s):
// \my_regfile|data_readRegA[18]~189_combout  = (\my_regfile|data_readRegA[18]~183_combout  & (\my_regfile|data_readRegA[18]~184_combout  & (\my_regfile|data_readRegA[18]~185_combout  & \my_regfile|data_readRegA[18]~188_combout )))

	.dataa(\my_regfile|data_readRegA[18]~183_combout ),
	.datab(\my_regfile|data_readRegA[18]~184_combout ),
	.datac(\my_regfile|data_readRegA[18]~185_combout ),
	.datad(\my_regfile|data_readRegA[18]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~189 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~190 (
// Equation(s):
// \my_regfile|data_readRegA[18]~190_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [18] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~190 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~191 (
// Equation(s):
// \my_regfile|data_readRegA[18]~191_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [18] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~191 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~192 (
// Equation(s):
// \my_regfile|data_readRegA[18]~192_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [18] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~192 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~193 (
// Equation(s):
// \my_regfile|data_readRegA[18]~193_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [18] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~193 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~194 (
// Equation(s):
// \my_regfile|data_readRegA[18]~194_combout  = (\my_regfile|data_readRegA[18]~190_combout  & (\my_regfile|data_readRegA[18]~191_combout  & (\my_regfile|data_readRegA[18]~192_combout  & \my_regfile|data_readRegA[18]~193_combout )))

	.dataa(\my_regfile|data_readRegA[18]~190_combout ),
	.datab(\my_regfile|data_readRegA[18]~191_combout ),
	.datac(\my_regfile|data_readRegA[18]~192_combout ),
	.datad(\my_regfile|data_readRegA[18]~193_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~194 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~195 (
// Equation(s):
// \my_regfile|data_readRegA[18]~195_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [18] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~195 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~196 (
// Equation(s):
// \my_regfile|data_readRegA[18]~196_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [18])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [18] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [18]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~196 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[18]~196 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~197 (
// Equation(s):
// \my_regfile|data_readRegA[18]~197_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [18] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~197 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~198 (
// Equation(s):
// \my_regfile|data_readRegA[18]~198_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [18] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~198 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~199 (
// Equation(s):
// \my_regfile|data_readRegA[18]~199_combout  = (\my_regfile|data_readRegA[18]~195_combout  & (\my_regfile|data_readRegA[18]~196_combout  & (\my_regfile|data_readRegA[18]~197_combout  & \my_regfile|data_readRegA[18]~198_combout )))

	.dataa(\my_regfile|data_readRegA[18]~195_combout ),
	.datab(\my_regfile|data_readRegA[18]~196_combout ),
	.datac(\my_regfile|data_readRegA[18]~197_combout ),
	.datad(\my_regfile|data_readRegA[18]~198_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~199 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~200 (
// Equation(s):
// \my_regfile|data_readRegA[18]~200_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [18] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~200 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~201 (
// Equation(s):
// \my_regfile|data_readRegA[18]~201_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [18] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [18])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~201 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~202 (
// Equation(s):
// \my_regfile|data_readRegA[18]~202_combout  = (\my_regfile|data_readRegA[18]~200_combout  & (\my_regfile|data_readRegA[18]~201_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [18]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[18]~200_combout ),
	.datab(\my_regfile|data_readRegA[18]~201_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~202 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[18]~202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[18]~203 (
// Equation(s):
// \my_regfile|data_readRegA[18]~203_combout  = (\my_regfile|data_readRegA[18]~189_combout  & (\my_regfile|data_readRegA[18]~194_combout  & (\my_regfile|data_readRegA[18]~199_combout  & \my_regfile|data_readRegA[18]~202_combout )))

	.dataa(\my_regfile|data_readRegA[18]~189_combout ),
	.datab(\my_regfile|data_readRegA[18]~194_combout ),
	.datac(\my_regfile|data_readRegA[18]~199_combout ),
	.datad(\my_regfile|data_readRegA[18]~202_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~203 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[18]~16 (
// Equation(s):
// \my_processor|dataA[18]~16_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[18]~203_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[18]~203_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[18]~16 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[18]~17 (
// Equation(s):
// \my_processor|dataA[18]~17_combout  = (\my_processor|dataA[18]~16_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[18]~205_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[18]~16_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[18]~205_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[18]~17 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~38 (
// Equation(s):
// \my_processor|ALUOper|Add1~38_combout  = (\my_processor|dataA[19]~69_combout  & ((\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add1~37 )) # (!\my_processor|dataB[19]~12_combout  & (\my_processor|ALUOper|Add1~37  & VCC)))) # 
// (!\my_processor|dataA[19]~69_combout  & ((\my_processor|dataB[19]~12_combout  & ((\my_processor|ALUOper|Add1~37 ) # (GND))) # (!\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add1~37 ))))
// \my_processor|ALUOper|Add1~39  = CARRY((\my_processor|dataA[19]~69_combout  & (\my_processor|dataB[19]~12_combout  & !\my_processor|ALUOper|Add1~37 )) # (!\my_processor|dataA[19]~69_combout  & ((\my_processor|dataB[19]~12_combout ) # 
// (!\my_processor|ALUOper|Add1~37 ))))

	.dataa(\my_processor|dataA[19]~69_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~37 ),
	.combout(\my_processor|ALUOper|Add1~38_combout ),
	.cout(\my_processor|ALUOper|Add1~39 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~38 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~87 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~35_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~87 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~12 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|dataA[19]~22_combout ) # 
// (\my_processor|dataA[19]~23_combout ))))

	.dataa(\my_processor|dataA[17]~21_combout ),
	.datab(\my_processor|dataA[19]~22_combout ),
	.datac(\my_processor|dataA[19]~23_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~12 .lut_mask = 16'hAAFC;
defparam \my_processor|ALUOper|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~40 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~12_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~39_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~40 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~91 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~40_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~91 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~160 (
// Equation(s):
// \my_processor|data_writeReg[20]~160_combout  = (\my_processor|data_writeReg[17]~127_combout  & (((\my_processor|data_writeReg[17]~128_combout )))) # (!\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|data_writeReg[17]~128_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~87_combout )) # (!\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|ALUOper|ShiftLeft0~91_combout )))))

	.dataa(\my_processor|data_writeReg[17]~127_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.datac(\my_processor|data_writeReg[17]~128_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~160 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[20]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~52 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & ((\my_processor|ALUOper|ShiftRight0~4_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~52 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~53 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~37_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~53 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~54 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~54_combout  = (\my_processor|ALUOper|ShiftRight0~52_combout ) # ((\my_processor|ALUOper|ShiftRight0~53_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~54 .lut_mask = 16'hAAEE;
defparam \my_processor|ALUOper|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~161 (
// Equation(s):
// \my_processor|data_writeReg[20]~161_combout  = (\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|data_writeReg[20]~160_combout  & ((\my_processor|ALUOper|ShiftRight0~54_combout ))) # (!\my_processor|data_writeReg[20]~160_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~105_combout )))) # (!\my_processor|data_writeReg[17]~127_combout  & (((\my_processor|data_writeReg[20]~160_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.datab(\my_processor|data_writeReg[17]~127_combout ),
	.datac(\my_processor|data_writeReg[20]~160_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~161 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[20]~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[20]~71 (
// Equation(s):
// \my_processor|dataA[20]~71_combout  = (\my_regfile|data_readRegB[20]~292_combout  & ((\my_processor|checker|isAddi~1_combout ) # ((\my_processor|checker|isDmem~0_combout )))) # (!\my_regfile|data_readRegB[20]~292_combout  & 
// (!\my_regfile|data_readRegB[31]~33_combout  & ((\my_processor|checker|isAddi~1_combout ) # (\my_processor|checker|isDmem~0_combout ))))

	.dataa(\my_regfile|data_readRegB[20]~292_combout ),
	.datab(\my_processor|checker|isAddi~1_combout ),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[20]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[20]~71 .lut_mask = 16'hA8FC;
defparam \my_processor|dataA[20]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~310 (
// Equation(s):
// \my_processor|data_writeReg[20]~310_combout  = (\my_processor|dataA[20]~71_combout ) # ((!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[20]~291_combout ) # (!\my_regfile|data_readRegA[31]~33_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~291_combout ),
	.datab(\my_regfile|data_readRegA[31]~33_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[20]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~310 .lut_mask = 16'hFF0B;
defparam \my_processor|data_writeReg[20]~310 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~162 (
// Equation(s):
// \my_processor|data_writeReg[20]~162_combout  = (\my_processor|data_writeReg[4]~107_combout  & (((\my_processor|dataB[20]~11_combout ) # (\my_processor|data_writeReg[20]~310_combout )) # (!\my_processor|data_writeReg[2]~69_combout ))) # 
// (!\my_processor|data_writeReg[4]~107_combout  & (\my_processor|data_writeReg[2]~69_combout  & (\my_processor|dataB[20]~11_combout  & \my_processor|data_writeReg[20]~310_combout )))

	.dataa(\my_processor|data_writeReg[4]~107_combout ),
	.datab(\my_processor|data_writeReg[2]~69_combout ),
	.datac(\my_processor|dataB[20]~11_combout ),
	.datad(\my_processor|data_writeReg[20]~310_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~162 .lut_mask = 16'hEAA2;
defparam \my_processor|data_writeReg[20]~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~163 (
// Equation(s):
// \my_processor|data_writeReg[20]~163_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[20]~162_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[20]~162_combout  & 
// ((\my_processor|data_writeReg[20]~161_combout ))) # (!\my_processor|data_writeReg[20]~162_combout  & (\my_processor|ALUOper|Add1~40_combout ))))

	.dataa(\my_processor|ALUOper|Add1~40_combout ),
	.datab(\my_processor|data_writeReg[20]~161_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(\my_processor|data_writeReg[20]~162_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~163 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[20]~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[20]~53 (
// Equation(s):
// \my_processor|data[20]~53_combout  = (\my_regfile|data_readRegA[20]~291_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[20]~291_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[20]~53 .lut_mask = 16'hAAFF;
defparam \my_processor|data[20]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[20]~53_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~164 (
// Equation(s):
// \my_processor|data_writeReg[20]~164_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[17]~135_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_processor|data_writeReg[17]~135_combout  & 
// (\my_processor|ALUOper|Add0~40_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[17]~135_combout ))))

	.dataa(\my_processor|ALUOper|Add0~40_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[17]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~164 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[20]~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~165 (
// Equation(s):
// \my_processor|data_writeReg[20]~165_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[20]~164_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[20]~164_combout  & 
// ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[20]~164_combout  & (\my_processor|data_writeReg[20]~163_combout ))))

	.dataa(\my_processor|data_writeReg[20]~163_combout ),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[20]~164_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~165 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[20]~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~166 (
// Equation(s):
// \my_processor|data_writeReg[20]~166_combout  = (\my_processor|data_writeReg[20]~165_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[20]~165_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~166 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[20]~166 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~166_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~270 (
// Equation(s):
// \my_regfile|data_readRegA[20]~270_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [20])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [20])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~270 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[20]~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~271 (
// Equation(s):
// \my_regfile|data_readRegA[20]~271_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [20]) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~271 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[20]~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~272 (
// Equation(s):
// \my_regfile|data_readRegA[20]~272_combout  = (\my_regfile|data_readRegA[20]~270_combout  & (\my_regfile|data_readRegA[20]~271_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [20]) # (!\my_regfile|bca|bitcheck[21]~16_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~270_combout ),
	.datab(\my_regfile|data_readRegA[20]~271_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~272 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[20]~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~273 (
// Equation(s):
// \my_regfile|data_readRegA[20]~273_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [20]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~273 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[20]~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~274 (
// Equation(s):
// \my_regfile|data_readRegA[20]~274_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[20]~273_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[20]~273_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~274 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[20]~274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~275 (
// Equation(s):
// \my_regfile|data_readRegA[20]~275_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [20])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [20] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~275 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[20]~275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~276 (
// Equation(s):
// \my_regfile|data_readRegA[20]~276_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [20] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~276 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~277 (
// Equation(s):
// \my_regfile|data_readRegA[20]~277_combout  = (\my_regfile|data_readRegA[20]~272_combout  & (\my_regfile|data_readRegA[20]~274_combout  & (\my_regfile|data_readRegA[20]~275_combout  & \my_regfile|data_readRegA[20]~276_combout )))

	.dataa(\my_regfile|data_readRegA[20]~272_combout ),
	.datab(\my_regfile|data_readRegA[20]~274_combout ),
	.datac(\my_regfile|data_readRegA[20]~275_combout ),
	.datad(\my_regfile|data_readRegA[20]~276_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~277 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~278 (
// Equation(s):
// \my_regfile|data_readRegA[20]~278_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [20] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~278 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~279 (
// Equation(s):
// \my_regfile|data_readRegA[20]~279_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [20] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~279 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~280 (
// Equation(s):
// \my_regfile|data_readRegA[20]~280_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [20] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~280 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~281 (
// Equation(s):
// \my_regfile|data_readRegA[20]~281_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [20] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~281 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~282 (
// Equation(s):
// \my_regfile|data_readRegA[20]~282_combout  = (\my_regfile|data_readRegA[20]~278_combout  & (\my_regfile|data_readRegA[20]~279_combout  & (\my_regfile|data_readRegA[20]~280_combout  & \my_regfile|data_readRegA[20]~281_combout )))

	.dataa(\my_regfile|data_readRegA[20]~278_combout ),
	.datab(\my_regfile|data_readRegA[20]~279_combout ),
	.datac(\my_regfile|data_readRegA[20]~280_combout ),
	.datad(\my_regfile|data_readRegA[20]~281_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~282 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~283 (
// Equation(s):
// \my_regfile|data_readRegA[20]~283_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [20] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~283 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~283 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~284 (
// Equation(s):
// \my_regfile|data_readRegA[20]~284_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [20])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [20] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~284 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[20]~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~285 (
// Equation(s):
// \my_regfile|data_readRegA[20]~285_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [20] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~285 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~286 (
// Equation(s):
// \my_regfile|data_readRegA[20]~286_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [20] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~286 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~287 (
// Equation(s):
// \my_regfile|data_readRegA[20]~287_combout  = (\my_regfile|data_readRegA[20]~283_combout  & (\my_regfile|data_readRegA[20]~284_combout  & (\my_regfile|data_readRegA[20]~285_combout  & \my_regfile|data_readRegA[20]~286_combout )))

	.dataa(\my_regfile|data_readRegA[20]~283_combout ),
	.datab(\my_regfile|data_readRegA[20]~284_combout ),
	.datac(\my_regfile|data_readRegA[20]~285_combout ),
	.datad(\my_regfile|data_readRegA[20]~286_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~287 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~288 (
// Equation(s):
// \my_regfile|data_readRegA[20]~288_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [20] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~288 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~289 (
// Equation(s):
// \my_regfile|data_readRegA[20]~289_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [20] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~289 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~290 (
// Equation(s):
// \my_regfile|data_readRegA[20]~290_combout  = (\my_regfile|data_readRegA[20]~288_combout  & (\my_regfile|data_readRegA[20]~289_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [20]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~288_combout ),
	.datab(\my_regfile|data_readRegA[20]~289_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~290 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[20]~290 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[20]~291 (
// Equation(s):
// \my_regfile|data_readRegA[20]~291_combout  = (\my_regfile|data_readRegA[20]~277_combout  & (\my_regfile|data_readRegA[20]~282_combout  & (\my_regfile|data_readRegA[20]~287_combout  & \my_regfile|data_readRegA[20]~290_combout )))

	.dataa(\my_regfile|data_readRegA[20]~277_combout ),
	.datab(\my_regfile|data_readRegA[20]~282_combout ),
	.datac(\my_regfile|data_readRegA[20]~287_combout ),
	.datad(\my_regfile|data_readRegA[20]~290_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~291 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~291 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[20]~24 (
// Equation(s):
// \my_processor|dataA[20]~24_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[20]~291_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[20]~291_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[20]~24 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[20]~25 (
// Equation(s):
// \my_processor|dataA[20]~25_combout  = (\my_processor|dataA[20]~24_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[20]~292_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[20]~24_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[20]~292_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[20]~25 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~31 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[20]~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~17_combout )))

	.dataa(\my_processor|dataA[20]~25_combout ),
	.datab(\my_processor|dataA[18]~17_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~31 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~44 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~38_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~44 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~69 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[16]~70_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[14]~43_combout )))

	.dataa(\my_processor|dataA[16]~70_combout ),
	.datab(\my_processor|dataA[14]~43_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~69 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~61 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[15]~47_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[13]~45_combout )))

	.dataa(\my_processor|dataA[15]~47_combout ),
	.datab(\my_processor|dataA[13]~45_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~61 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~75 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~61_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~75 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~83 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~75_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~83 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~92 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~61_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~92 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~94 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~92_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~93_combout )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~94 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~24 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~97_combout )))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~24 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~232 (
// Equation(s):
// \my_processor|data_writeReg[13]~232_combout  = (\my_processor|data_writeReg[10]~311_combout  & (((\my_processor|data_writeReg[10]~189_combout )))) # (!\my_processor|data_writeReg[10]~311_combout  & ((\my_processor|data_writeReg[10]~189_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~24_combout ))) # (!\my_processor|data_writeReg[10]~189_combout  & (\my_processor|ALUOper|ShiftLeft0~94_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.datac(\my_processor|data_writeReg[10]~311_combout ),
	.datad(\my_processor|data_writeReg[10]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~232 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[13]~232 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~233 (
// Equation(s):
// \my_processor|data_writeReg[13]~233_combout  = (\my_processor|data_writeReg[10]~188_combout  & (((\my_processor|data_writeReg[13]~232_combout )))) # (!\my_processor|data_writeReg[10]~188_combout  & ((\my_processor|data_writeReg[13]~232_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~57_combout ))) # (!\my_processor|data_writeReg[13]~232_combout  & (\my_processor|ALUOper|ShiftRight0~83_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.datac(\my_processor|data_writeReg[10]~188_combout ),
	.datad(\my_processor|data_writeReg[13]~232_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~233 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[13]~233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~234 (
// Equation(s):
// \my_processor|data_writeReg[13]~234_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[4]~107_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[4]~107_combout  & 
// (\my_processor|data_writeReg[13]~233_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|ALUOper|Add1~26_combout )))))

	.dataa(\my_processor|data_writeReg[2]~69_combout ),
	.datab(\my_processor|data_writeReg[13]~233_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|ALUOper|Add1~26_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~234 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[13]~234 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~235 (
// Equation(s):
// \my_processor|data_writeReg[13]~235_combout  = (\my_processor|dataA[13]~45_combout  & ((\my_processor|data_writeReg[13]~234_combout ) # ((\my_processor|dataB[13]~18_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[13]~45_combout  & (\my_processor|data_writeReg[13]~234_combout  & ((\my_processor|dataB[13]~18_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[13]~45_combout ),
	.datab(\my_processor|dataB[13]~18_combout ),
	.datac(\my_processor|data_writeReg[13]~234_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~235 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[13]~235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~236 (
// Equation(s):
// \my_processor|data_writeReg[13]~236_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~26_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[13]~235_combout )))

	.dataa(\my_processor|ALUOper|Add0~26_combout ),
	.datab(\my_processor|data_writeReg[13]~235_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~236 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[13]~236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~237 (
// Equation(s):
// \my_processor|data_writeReg[13]~237_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [13] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[31]~305_combout  & \my_processor|data_writeReg[13]~236_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [13] & (\my_processor|data_writeReg[31]~305_combout  & (\my_processor|data_writeReg[13]~236_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|data_writeReg[31]~305_combout ),
	.datac(\my_processor|data_writeReg[13]~236_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~237 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[13]~237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~238 (
// Equation(s):
// \my_processor|data_writeReg[13]~238_combout  = (\my_processor|data_writeReg[13]~237_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[13]~237_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~238 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[13]~238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~238_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~485 (
// Equation(s):
// \my_regfile|data_readRegA[13]~485_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [13])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~485 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[13]~485 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~486 (
// Equation(s):
// \my_regfile|data_readRegA[13]~486_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [13])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [13] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~486 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[13]~486 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~487 (
// Equation(s):
// \my_regfile|data_readRegA[13]~487_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [13] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~487 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~487 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~488 (
// Equation(s):
// \my_regfile|data_readRegA[13]~488_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [13]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [13]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~488 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[13]~488 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~489 (
// Equation(s):
// \my_regfile|data_readRegA[13]~489_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [13]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~489 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[13]~489 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~490 (
// Equation(s):
// \my_regfile|data_readRegA[13]~490_combout  = (\my_regfile|data_readRegA[13]~488_combout  & (\my_regfile|data_readRegA[13]~489_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [13]))))

	.dataa(\my_regfile|data_readRegA[13]~488_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.datad(\my_regfile|data_readRegA[13]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~490 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[13]~490 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~491 (
// Equation(s):
// \my_regfile|data_readRegA[13]~491_combout  = (\my_regfile|data_readRegA[13]~485_combout  & (\my_regfile|data_readRegA[13]~486_combout  & (\my_regfile|data_readRegA[13]~487_combout  & \my_regfile|data_readRegA[13]~490_combout )))

	.dataa(\my_regfile|data_readRegA[13]~485_combout ),
	.datab(\my_regfile|data_readRegA[13]~486_combout ),
	.datac(\my_regfile|data_readRegA[13]~487_combout ),
	.datad(\my_regfile|data_readRegA[13]~490_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~491 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~491 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~492 (
// Equation(s):
// \my_regfile|data_readRegA[13]~492_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [13] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~492 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~492 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~493 (
// Equation(s):
// \my_regfile|data_readRegA[13]~493_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [13] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~493 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~493 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~494 (
// Equation(s):
// \my_regfile|data_readRegA[13]~494_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [13] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~494 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~494 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~495 (
// Equation(s):
// \my_regfile|data_readRegA[13]~495_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [13] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~495 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~495 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~496 (
// Equation(s):
// \my_regfile|data_readRegA[13]~496_combout  = (\my_regfile|data_readRegA[13]~492_combout  & (\my_regfile|data_readRegA[13]~493_combout  & (\my_regfile|data_readRegA[13]~494_combout  & \my_regfile|data_readRegA[13]~495_combout )))

	.dataa(\my_regfile|data_readRegA[13]~492_combout ),
	.datab(\my_regfile|data_readRegA[13]~493_combout ),
	.datac(\my_regfile|data_readRegA[13]~494_combout ),
	.datad(\my_regfile|data_readRegA[13]~495_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~496 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~496 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~497 (
// Equation(s):
// \my_regfile|data_readRegA[13]~497_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [13] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~497 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~497 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~498 (
// Equation(s):
// \my_regfile|data_readRegA[13]~498_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [13])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [13] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~498 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[13]~498 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~499 (
// Equation(s):
// \my_regfile|data_readRegA[13]~499_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [13] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~499 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~499 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~500 (
// Equation(s):
// \my_regfile|data_readRegA[13]~500_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [13] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~500 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~500 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~501 (
// Equation(s):
// \my_regfile|data_readRegA[13]~501_combout  = (\my_regfile|data_readRegA[13]~497_combout  & (\my_regfile|data_readRegA[13]~498_combout  & (\my_regfile|data_readRegA[13]~499_combout  & \my_regfile|data_readRegA[13]~500_combout )))

	.dataa(\my_regfile|data_readRegA[13]~497_combout ),
	.datab(\my_regfile|data_readRegA[13]~498_combout ),
	.datac(\my_regfile|data_readRegA[13]~499_combout ),
	.datad(\my_regfile|data_readRegA[13]~500_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~501 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~501 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~502 (
// Equation(s):
// \my_regfile|data_readRegA[13]~502_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [13] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~502 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~502 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~503 (
// Equation(s):
// \my_regfile|data_readRegA[13]~503_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [13] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~503 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[13]~503 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~504 (
// Equation(s):
// \my_regfile|data_readRegA[13]~504_combout  = (\my_regfile|data_readRegA[13]~502_combout  & (\my_regfile|data_readRegA[13]~503_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [13]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[13]~502_combout ),
	.datab(\my_regfile|data_readRegA[13]~503_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~504 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[13]~504 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[13]~505 (
// Equation(s):
// \my_regfile|data_readRegA[13]~505_combout  = (\my_regfile|data_readRegA[13]~491_combout  & (\my_regfile|data_readRegA[13]~496_combout  & (\my_regfile|data_readRegA[13]~501_combout  & \my_regfile|data_readRegA[13]~504_combout )))

	.dataa(\my_regfile|data_readRegA[13]~491_combout ),
	.datab(\my_regfile|data_readRegA[13]~496_combout ),
	.datac(\my_regfile|data_readRegA[13]~501_combout ),
	.datad(\my_regfile|data_readRegA[13]~504_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~505 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~505 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[13]~44 (
// Equation(s):
// \my_processor|dataA[13]~44_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[13]~505_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[13]~505_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[13]~44 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[13]~45 (
// Equation(s):
// \my_processor|dataA[13]~45_combout  = (\my_processor|dataA[13]~44_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[13]~510_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[13]~44_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[13]~510_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[13]~45 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~21 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[13]~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[15]~47_combout )))

	.dataa(\my_processor|dataA[13]~45_combout ),
	.datab(\my_processor|dataA[15]~47_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~21 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~22 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~21_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~22 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~32 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~22_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~32 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~13 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~12_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~13 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~14 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[20]~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] 
// & ((\my_processor|dataA[22]~27_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[20]~25_combout ),
	.datac(\my_processor|dataA[22]~27_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~14 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~15 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~15_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_processor|dataA[23]~31_combout )))))

	.dataa(\my_processor|dataA[21]~29_combout ),
	.datab(\my_processor|dataA[23]~31_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~15 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~16 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|ALUOper|ShiftLeft0~14_combout ) # (\my_processor|ALUOper|ShiftLeft0~15_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~16 .lut_mask = 16'hAAFC;
defparam \my_processor|ALUOper|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~181 (
// Equation(s):
// \my_processor|data_writeReg[23]~181_combout  = (\my_processor|data_writeReg[17]~128_combout  & (((\my_processor|data_writeReg[17]~127_combout )))) # (!\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|data_writeReg[17]~127_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~108_combout )) # (!\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|ALUOper|ShiftLeft0~16_combout )))))

	.dataa(\my_processor|data_writeReg[17]~128_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~108_combout ),
	.datac(\my_processor|data_writeReg[17]~127_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~181 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~60 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~59_combout )))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~60 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~182 (
// Equation(s):
// \my_processor|data_writeReg[23]~182_combout  = (\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|data_writeReg[23]~181_combout  & ((\my_processor|ALUOper|ShiftRight0~60_combout ))) # (!\my_processor|data_writeReg[23]~181_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~32_combout )))) # (!\my_processor|data_writeReg[17]~128_combout  & (((\my_processor|data_writeReg[23]~181_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.datab(\my_processor|data_writeReg[17]~128_combout ),
	.datac(\my_processor|data_writeReg[23]~181_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~182 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~46 (
// Equation(s):
// \my_processor|ALUOper|Add1~46_combout  = (\my_processor|dataA[23]~31_combout  & ((\my_processor|dataB[23]~8_combout  & (!\my_processor|ALUOper|Add1~45 )) # (!\my_processor|dataB[23]~8_combout  & (\my_processor|ALUOper|Add1~45  & VCC)))) # 
// (!\my_processor|dataA[23]~31_combout  & ((\my_processor|dataB[23]~8_combout  & ((\my_processor|ALUOper|Add1~45 ) # (GND))) # (!\my_processor|dataB[23]~8_combout  & (!\my_processor|ALUOper|Add1~45 ))))
// \my_processor|ALUOper|Add1~47  = CARRY((\my_processor|dataA[23]~31_combout  & (\my_processor|dataB[23]~8_combout  & !\my_processor|ALUOper|Add1~45 )) # (!\my_processor|dataA[23]~31_combout  & ((\my_processor|dataB[23]~8_combout ) # 
// (!\my_processor|ALUOper|Add1~45 ))))

	.dataa(\my_processor|dataA[23]~31_combout ),
	.datab(\my_processor|dataB[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~45 ),
	.combout(\my_processor|ALUOper|Add1~46_combout ),
	.cout(\my_processor|ALUOper|Add1~47 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~46 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~183 (
// Equation(s):
// \my_processor|data_writeReg[23]~183_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[4]~107_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[4]~107_combout  & 
// (\my_processor|data_writeReg[23]~182_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|ALUOper|Add1~46_combout )))))

	.dataa(\my_processor|data_writeReg[2]~69_combout ),
	.datab(\my_processor|data_writeReg[23]~182_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|ALUOper|Add1~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~183 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~184 (
// Equation(s):
// \my_processor|data_writeReg[23]~184_combout  = (\my_processor|dataA[23]~31_combout  & ((\my_processor|data_writeReg[23]~183_combout ) # ((\my_processor|dataB[23]~8_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[23]~31_combout  & (\my_processor|data_writeReg[23]~183_combout  & ((\my_processor|dataB[23]~8_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[23]~31_combout ),
	.datab(\my_processor|dataB[23]~8_combout ),
	.datac(\my_processor|data_writeReg[23]~183_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~184 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~46 (
// Equation(s):
// \my_processor|ALUOper|Add0~46_combout  = (\my_processor|dataA[23]~31_combout  & ((\my_processor|dataB[23]~8_combout  & (\my_processor|ALUOper|Add0~45  & VCC)) # (!\my_processor|dataB[23]~8_combout  & (!\my_processor|ALUOper|Add0~45 )))) # 
// (!\my_processor|dataA[23]~31_combout  & ((\my_processor|dataB[23]~8_combout  & (!\my_processor|ALUOper|Add0~45 )) # (!\my_processor|dataB[23]~8_combout  & ((\my_processor|ALUOper|Add0~45 ) # (GND)))))
// \my_processor|ALUOper|Add0~47  = CARRY((\my_processor|dataA[23]~31_combout  & (!\my_processor|dataB[23]~8_combout  & !\my_processor|ALUOper|Add0~45 )) # (!\my_processor|dataA[23]~31_combout  & ((!\my_processor|ALUOper|Add0~45 ) # 
// (!\my_processor|dataB[23]~8_combout ))))

	.dataa(\my_processor|dataA[23]~31_combout ),
	.datab(\my_processor|dataB[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~45 ),
	.combout(\my_processor|ALUOper|Add0~46_combout ),
	.cout(\my_processor|ALUOper|Add0~47 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[23]~56 (
// Equation(s):
// \my_processor|data[23]~56_combout  = (\my_regfile|data_readRegA[23]~356_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[23]~356_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[23]~56 .lut_mask = 16'hAAFF;
defparam \my_processor|data[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[23]~56_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~185 (
// Equation(s):
// \my_processor|data_writeReg[23]~185_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[17]~135_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|data_writeReg[17]~135_combout  & 
// (\my_processor|ALUOper|Add0~46_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[17]~135_combout ))))

	.dataa(\my_processor|ALUOper|Add0~46_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[17]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~185 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~186 (
// Equation(s):
// \my_processor|data_writeReg[23]~186_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[23]~185_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[23]~185_combout  & 
// ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[23]~185_combout  & (\my_processor|data_writeReg[23]~184_combout ))))

	.dataa(\my_processor|data_writeReg[23]~184_combout ),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[23]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~186 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~187 (
// Equation(s):
// \my_processor|data_writeReg[23]~187_combout  = (\my_processor|data_writeReg[23]~186_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[23]~186_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~187 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~187_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~336 (
// Equation(s):
// \my_regfile|data_readRegA[23]~336_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [23])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~336 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[23]~336 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~337 (
// Equation(s):
// \my_regfile|data_readRegA[23]~337_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [23])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [23] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~337 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[23]~337 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~338 (
// Equation(s):
// \my_regfile|data_readRegA[23]~338_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [23] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~338 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~338 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~339 (
// Equation(s):
// \my_regfile|data_readRegA[23]~339_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [23]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [23]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~339 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[23]~339 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~340 (
// Equation(s):
// \my_regfile|data_readRegA[23]~340_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [23]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~340 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[23]~340 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~341 (
// Equation(s):
// \my_regfile|data_readRegA[23]~341_combout  = (\my_regfile|data_readRegA[23]~339_combout  & (\my_regfile|data_readRegA[23]~340_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [23]))))

	.dataa(\my_regfile|data_readRegA[23]~339_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.datad(\my_regfile|data_readRegA[23]~340_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~341 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[23]~341 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~342 (
// Equation(s):
// \my_regfile|data_readRegA[23]~342_combout  = (\my_regfile|data_readRegA[23]~336_combout  & (\my_regfile|data_readRegA[23]~337_combout  & (\my_regfile|data_readRegA[23]~338_combout  & \my_regfile|data_readRegA[23]~341_combout )))

	.dataa(\my_regfile|data_readRegA[23]~336_combout ),
	.datab(\my_regfile|data_readRegA[23]~337_combout ),
	.datac(\my_regfile|data_readRegA[23]~338_combout ),
	.datad(\my_regfile|data_readRegA[23]~341_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~342 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~342 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~343 (
// Equation(s):
// \my_regfile|data_readRegA[23]~343_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [23] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~343 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~343 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~344 (
// Equation(s):
// \my_regfile|data_readRegA[23]~344_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [23] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~344 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~344 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~345 (
// Equation(s):
// \my_regfile|data_readRegA[23]~345_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [23] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~345 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~345 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~346 (
// Equation(s):
// \my_regfile|data_readRegA[23]~346_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [23] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~346 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~346 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~347 (
// Equation(s):
// \my_regfile|data_readRegA[23]~347_combout  = (\my_regfile|data_readRegA[23]~343_combout  & (\my_regfile|data_readRegA[23]~344_combout  & (\my_regfile|data_readRegA[23]~345_combout  & \my_regfile|data_readRegA[23]~346_combout )))

	.dataa(\my_regfile|data_readRegA[23]~343_combout ),
	.datab(\my_regfile|data_readRegA[23]~344_combout ),
	.datac(\my_regfile|data_readRegA[23]~345_combout ),
	.datad(\my_regfile|data_readRegA[23]~346_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~347 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~347 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~348 (
// Equation(s):
// \my_regfile|data_readRegA[23]~348_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [23] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~348 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~348 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~349 (
// Equation(s):
// \my_regfile|data_readRegA[23]~349_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [23])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [23] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~349 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[23]~349 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~350 (
// Equation(s):
// \my_regfile|data_readRegA[23]~350_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [23] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~350 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~350 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~351 (
// Equation(s):
// \my_regfile|data_readRegA[23]~351_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [23] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~351 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~351 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~352 (
// Equation(s):
// \my_regfile|data_readRegA[23]~352_combout  = (\my_regfile|data_readRegA[23]~348_combout  & (\my_regfile|data_readRegA[23]~349_combout  & (\my_regfile|data_readRegA[23]~350_combout  & \my_regfile|data_readRegA[23]~351_combout )))

	.dataa(\my_regfile|data_readRegA[23]~348_combout ),
	.datab(\my_regfile|data_readRegA[23]~349_combout ),
	.datac(\my_regfile|data_readRegA[23]~350_combout ),
	.datad(\my_regfile|data_readRegA[23]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~352 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~352 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~353 (
// Equation(s):
// \my_regfile|data_readRegA[23]~353_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [23] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~353 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~353 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~354 (
// Equation(s):
// \my_regfile|data_readRegA[23]~354_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [23] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~354 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~354 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~355 (
// Equation(s):
// \my_regfile|data_readRegA[23]~355_combout  = (\my_regfile|data_readRegA[23]~353_combout  & (\my_regfile|data_readRegA[23]~354_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [23]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[23]~353_combout ),
	.datab(\my_regfile|data_readRegA[23]~354_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~355 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[23]~355 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[23]~356 (
// Equation(s):
// \my_regfile|data_readRegA[23]~356_combout  = (\my_regfile|data_readRegA[23]~342_combout  & (\my_regfile|data_readRegA[23]~347_combout  & (\my_regfile|data_readRegA[23]~352_combout  & \my_regfile|data_readRegA[23]~355_combout )))

	.dataa(\my_regfile|data_readRegA[23]~342_combout ),
	.datab(\my_regfile|data_readRegA[23]~347_combout ),
	.datac(\my_regfile|data_readRegA[23]~352_combout ),
	.datad(\my_regfile|data_readRegA[23]~355_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~356 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~356 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[23]~30 (
// Equation(s):
// \my_processor|dataA[23]~30_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[23]~356_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[23]~356_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[23]~30 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[23]~31 (
// Equation(s):
// \my_processor|dataA[23]~31_combout  = (\my_processor|dataA[23]~30_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[23]~358_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[23]~30_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[23]~358_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[23]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[23]~31 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[23]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~48 (
// Equation(s):
// \my_processor|ALUOper|Add0~48_combout  = ((\my_processor|dataA[24]~3_combout  $ (\my_processor|dataB[24]~7_combout  $ (!\my_processor|ALUOper|Add0~47 )))) # (GND)
// \my_processor|ALUOper|Add0~49  = CARRY((\my_processor|dataA[24]~3_combout  & ((\my_processor|dataB[24]~7_combout ) # (!\my_processor|ALUOper|Add0~47 ))) # (!\my_processor|dataA[24]~3_combout  & (\my_processor|dataB[24]~7_combout  & 
// !\my_processor|ALUOper|Add0~47 )))

	.dataa(\my_processor|dataA[24]~3_combout ),
	.datab(\my_processor|dataB[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~47 ),
	.combout(\my_processor|ALUOper|Add0~48_combout ),
	.cout(\my_processor|ALUOper|Add0~49 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~25 (
// Equation(s):
// \my_processor|data_writeReg[1]~25_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~25 .lut_mask = 16'h000F;
defparam \my_processor|data_writeReg[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~62 (
// Equation(s):
// \my_processor|data_writeReg[4]~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~62 .lut_mask = 16'hAAEE;
defparam \my_processor|data_writeReg[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~41 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[23]~31_combout )))

	.dataa(\my_processor|dataA[21]~29_combout ),
	.datab(\my_processor|dataA[23]~31_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~41 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~42 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[24]~3_combout )))

	.dataa(\my_processor|dataA[22]~27_combout ),
	.datab(\my_processor|dataA[24]~3_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~42 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~43 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~42_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~43 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~63 (
// Equation(s):
// \my_processor|data_writeReg[24]~63_combout  = (\my_processor|data_writeReg[1]~25_combout  & ((\my_processor|data_writeReg[4]~62_combout  & (\my_processor|ALUOper|ShiftLeft0~40_combout )) # (!\my_processor|data_writeReg[4]~62_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~43_combout ))))) # (!\my_processor|data_writeReg[1]~25_combout  & (((\my_processor|data_writeReg[4]~62_combout ))))

	.dataa(\my_processor|data_writeReg[1]~25_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.datac(\my_processor|data_writeReg[4]~62_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~63 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[24]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~50 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[0]~50_combout  & (\my_processor|ALUOper|ShiftLeft0~6_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|ALUOper|ShiftLeft0~49_combout ))))

	.dataa(\my_processor|dataA[0]~50_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~50 .lut_mask = 16'h88F0;
defparam \my_processor|ALUOper|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~64 (
// Equation(s):
// \my_processor|data_writeReg[24]~64_combout  = (\my_processor|data_writeReg[1]~25_combout  & (((\my_processor|data_writeReg[24]~63_combout )))) # (!\my_processor|data_writeReg[1]~25_combout  & ((\my_processor|data_writeReg[24]~63_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~50_combout ))) # (!\my_processor|data_writeReg[24]~63_combout  & (\my_processor|ALUOper|ShiftLeft0~38_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.datab(\my_processor|data_writeReg[1]~25_combout ),
	.datac(\my_processor|data_writeReg[24]~63_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~64 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[24]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~65 (
// Equation(s):
// \my_processor|data_writeReg[2]~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|checker|isAddi~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|aulOper[0]~1_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(\my_processor|checker|isAddi~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~65 .lut_mask = 16'h008A;
defparam \my_processor|data_writeReg[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~9 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~8_combout )))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~9 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~66 (
// Equation(s):
// \my_processor|data_writeReg[2]~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\my_processor|checker|isAddi~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~66 .lut_mask = 16'h8088;
defparam \my_processor|data_writeReg[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~48 (
// Equation(s):
// \my_processor|ALUOper|Add1~48_combout  = ((\my_processor|dataA[24]~3_combout  $ (\my_processor|dataB[24]~7_combout  $ (\my_processor|ALUOper|Add1~47 )))) # (GND)
// \my_processor|ALUOper|Add1~49  = CARRY((\my_processor|dataA[24]~3_combout  & ((!\my_processor|ALUOper|Add1~47 ) # (!\my_processor|dataB[24]~7_combout ))) # (!\my_processor|dataA[24]~3_combout  & (!\my_processor|dataB[24]~7_combout  & 
// !\my_processor|ALUOper|Add1~47 )))

	.dataa(\my_processor|dataA[24]~3_combout ),
	.datab(\my_processor|dataB[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~47 ),
	.combout(\my_processor|ALUOper|Add1~48_combout ),
	.cout(\my_processor|ALUOper|Add1~49 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~48 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~67 (
// Equation(s):
// \my_processor|data_writeReg[24]~67_combout  = (\my_processor|data_writeReg[2]~65_combout  & (((\my_processor|data_writeReg[2]~66_combout )))) # (!\my_processor|data_writeReg[2]~65_combout  & ((\my_processor|data_writeReg[2]~66_combout  & 
// (\my_processor|ALUOper|ShiftRight0~9_combout )) # (!\my_processor|data_writeReg[2]~66_combout  & ((\my_processor|ALUOper|Add1~48_combout )))))

	.dataa(\my_processor|data_writeReg[2]~65_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.datac(\my_processor|data_writeReg[2]~66_combout ),
	.datad(\my_processor|ALUOper|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~67 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[24]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~68 (
// Equation(s):
// \my_processor|data_writeReg[24]~68_combout  = (\my_processor|data_writeReg[2]~65_combout  & ((\my_processor|data_writeReg[24]~67_combout  & ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[24]~67_combout  & 
// (\my_processor|data_writeReg[24]~64_combout )))) # (!\my_processor|data_writeReg[2]~65_combout  & (((\my_processor|data_writeReg[24]~67_combout ))))

	.dataa(\my_processor|data_writeReg[24]~64_combout ),
	.datab(\my_processor|data_writeReg[2]~65_combout ),
	.datac(\my_processor|data_writeReg[24]~67_combout ),
	.datad(\my_processor|dataA[31]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~68 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[24]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~73 (
// Equation(s):
// \my_processor|data_writeReg[2]~73_combout  = (\my_processor|data_writeReg[2]~72_combout ) # ((\my_processor|aulOper[0]~1_combout  & \my_processor|data_writeReg[2]~69_combout ))

	.dataa(\my_processor|data_writeReg[2]~72_combout ),
	.datab(\my_processor|aulOper[0]~1_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~73 .lut_mask = 16'hEAEA;
defparam \my_processor|data_writeReg[2]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~74 (
// Equation(s):
// \my_processor|data_writeReg[24]~74_combout  = (\my_processor|dataA[24]~3_combout  & ((\my_processor|data_writeReg[2]~73_combout ) # ((\my_processor|dataB[24]~7_combout  & \my_processor|data_writeReg[2]~71_combout )))) # (!\my_processor|dataA[24]~3_combout 
//  & (\my_processor|data_writeReg[2]~73_combout  & ((\my_processor|dataB[24]~7_combout ) # (!\my_processor|data_writeReg[2]~71_combout ))))

	.dataa(\my_processor|dataA[24]~3_combout ),
	.datab(\my_processor|dataB[24]~7_combout ),
	.datac(\my_processor|data_writeReg[2]~73_combout ),
	.datad(\my_processor|data_writeReg[2]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~74 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[24]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~75 (
// Equation(s):
// \my_processor|data_writeReg[24]~75_combout  = (\my_processor|data_writeReg[2]~71_combout  & (((\my_processor|data_writeReg[24]~74_combout )))) # (!\my_processor|data_writeReg[2]~71_combout  & ((\my_processor|data_writeReg[24]~74_combout  & 
// (\my_processor|ALUOper|Add0~48_combout )) # (!\my_processor|data_writeReg[24]~74_combout  & ((\my_processor|data_writeReg[24]~68_combout )))))

	.dataa(\my_processor|ALUOper|Add0~48_combout ),
	.datab(\my_processor|data_writeReg[24]~68_combout ),
	.datac(\my_processor|data_writeReg[2]~71_combout ),
	.datad(\my_processor|data_writeReg[24]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~75 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[24]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~76 (
// Equation(s):
// \my_processor|data_writeReg[24]~76_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [24] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[2]~61_combout  & \my_processor|data_writeReg[24]~75_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|data_writeReg[2]~61_combout  & (\my_processor|data_writeReg[24]~75_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|data_writeReg[24]~75_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~76 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~77 (
// Equation(s):
// \my_processor|data_writeReg[24]~77_combout  = (\my_processor|data_writeReg[24]~76_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[24]~76_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~77 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[24]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~34 (
// Equation(s):
// \my_regfile|data_readRegA[24]~34_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [24])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~34 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~35 (
// Equation(s):
// \my_regfile|data_readRegA[24]~35_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [24])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [24] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~35 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[24]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~36 (
// Equation(s):
// \my_regfile|data_readRegA[24]~36_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [24] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~36 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~37 (
// Equation(s):
// \my_regfile|data_readRegA[24]~37_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [24]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [24]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~37 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[24]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~38 (
// Equation(s):
// \my_regfile|data_readRegA[24]~38_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [24]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~38 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~39 (
// Equation(s):
// \my_regfile|data_readRegA[24]~39_combout  = (\my_regfile|data_readRegA[24]~37_combout  & (\my_regfile|data_readRegA[24]~38_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [24]))))

	.dataa(\my_regfile|data_readRegA[24]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.datad(\my_regfile|data_readRegA[24]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~39 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[24]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~40 (
// Equation(s):
// \my_regfile|data_readRegA[24]~40_combout  = (\my_regfile|data_readRegA[24]~34_combout  & (\my_regfile|data_readRegA[24]~35_combout  & (\my_regfile|data_readRegA[24]~36_combout  & \my_regfile|data_readRegA[24]~39_combout )))

	.dataa(\my_regfile|data_readRegA[24]~34_combout ),
	.datab(\my_regfile|data_readRegA[24]~35_combout ),
	.datac(\my_regfile|data_readRegA[24]~36_combout ),
	.datad(\my_regfile|data_readRegA[24]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~40 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~41 (
// Equation(s):
// \my_regfile|data_readRegA[24]~41_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [24] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~41 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~42 (
// Equation(s):
// \my_regfile|data_readRegA[24]~42_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [24] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~42 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~43 (
// Equation(s):
// \my_regfile|data_readRegA[24]~43_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [24] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~43 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~44 (
// Equation(s):
// \my_regfile|data_readRegA[24]~44_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [24] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~44 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~45 (
// Equation(s):
// \my_regfile|data_readRegA[24]~45_combout  = (\my_regfile|data_readRegA[24]~41_combout  & (\my_regfile|data_readRegA[24]~42_combout  & (\my_regfile|data_readRegA[24]~43_combout  & \my_regfile|data_readRegA[24]~44_combout )))

	.dataa(\my_regfile|data_readRegA[24]~41_combout ),
	.datab(\my_regfile|data_readRegA[24]~42_combout ),
	.datac(\my_regfile|data_readRegA[24]~43_combout ),
	.datad(\my_regfile|data_readRegA[24]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~45 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~46 (
// Equation(s):
// \my_regfile|data_readRegA[24]~46_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [24] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~46 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~47 (
// Equation(s):
// \my_regfile|data_readRegA[24]~47_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [24])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [24] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~47 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[24]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~48 (
// Equation(s):
// \my_regfile|data_readRegA[24]~48_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [24] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~48 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~49 (
// Equation(s):
// \my_regfile|data_readRegA[24]~49_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [24] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~49 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~50 (
// Equation(s):
// \my_regfile|data_readRegA[24]~50_combout  = (\my_regfile|data_readRegA[24]~46_combout  & (\my_regfile|data_readRegA[24]~47_combout  & (\my_regfile|data_readRegA[24]~48_combout  & \my_regfile|data_readRegA[24]~49_combout )))

	.dataa(\my_regfile|data_readRegA[24]~46_combout ),
	.datab(\my_regfile|data_readRegA[24]~47_combout ),
	.datac(\my_regfile|data_readRegA[24]~48_combout ),
	.datad(\my_regfile|data_readRegA[24]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~50 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~51 (
// Equation(s):
// \my_regfile|data_readRegA[24]~51_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [24] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~51 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~52 (
// Equation(s):
// \my_regfile|data_readRegA[24]~52_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [24] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~52 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~53 (
// Equation(s):
// \my_regfile|data_readRegA[24]~53_combout  = (\my_regfile|data_readRegA[24]~51_combout  & (\my_regfile|data_readRegA[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [24]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[24]~51_combout ),
	.datab(\my_regfile|data_readRegA[24]~52_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~53 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[24]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[24]~54 (
// Equation(s):
// \my_regfile|data_readRegA[24]~54_combout  = (\my_regfile|data_readRegA[24]~40_combout  & (\my_regfile|data_readRegA[24]~45_combout  & (\my_regfile|data_readRegA[24]~50_combout  & \my_regfile|data_readRegA[24]~53_combout )))

	.dataa(\my_regfile|data_readRegA[24]~40_combout ),
	.datab(\my_regfile|data_readRegA[24]~45_combout ),
	.datac(\my_regfile|data_readRegA[24]~50_combout ),
	.datad(\my_regfile|data_readRegA[24]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~54 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[24]~2 (
// Equation(s):
// \my_processor|dataA[24]~2_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[24]~54_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[24]~54_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[24]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[24]~2 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[24]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[24]~3 (
// Equation(s):
// \my_processor|dataA[24]~3_combout  = (\my_processor|dataA[24]~2_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[24]~55_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[24]~2_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[24]~55_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[24]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[24]~3 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[24]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~50 (
// Equation(s):
// \my_processor|ALUOper|Add0~50_combout  = (\my_processor|dataA[25]~68_combout  & ((\my_processor|dataB[25]~6_combout  & (\my_processor|ALUOper|Add0~49  & VCC)) # (!\my_processor|dataB[25]~6_combout  & (!\my_processor|ALUOper|Add0~49 )))) # 
// (!\my_processor|dataA[25]~68_combout  & ((\my_processor|dataB[25]~6_combout  & (!\my_processor|ALUOper|Add0~49 )) # (!\my_processor|dataB[25]~6_combout  & ((\my_processor|ALUOper|Add0~49 ) # (GND)))))
// \my_processor|ALUOper|Add0~51  = CARRY((\my_processor|dataA[25]~68_combout  & (!\my_processor|dataB[25]~6_combout  & !\my_processor|ALUOper|Add0~49 )) # (!\my_processor|dataA[25]~68_combout  & ((!\my_processor|ALUOper|Add0~49 ) # 
// (!\my_processor|dataB[25]~6_combout ))))

	.dataa(\my_processor|dataA[25]~68_combout ),
	.datab(\my_processor|dataB[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~49 ),
	.combout(\my_processor|ALUOper|Add0~50_combout ),
	.cout(\my_processor|ALUOper|Add0~51 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~58 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~58_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[23]~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_processor|dataA[25]~68_combout )))))

	.dataa(\my_processor|dataA[23]~31_combout ),
	.datab(\my_processor|dataA[25]~68_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~58 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~59 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~59_combout  = (\my_processor|ALUOper|ShiftLeft0~58_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftLeft0~42_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~59 .lut_mask = 16'hEAEA;
defparam \my_processor|ALUOper|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~78 (
// Equation(s):
// \my_processor|data_writeReg[25]~78_combout  = (\my_processor|data_writeReg[4]~62_combout  & (((!\my_processor|data_writeReg[1]~25_combout )))) # (!\my_processor|data_writeReg[4]~62_combout  & ((\my_processor|data_writeReg[1]~25_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~59_combout ))) # (!\my_processor|data_writeReg[1]~25_combout  & (\my_processor|ALUOper|ShiftLeft0~57_combout ))))

	.dataa(\my_processor|data_writeReg[4]~62_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.datac(\my_processor|data_writeReg[1]~25_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~78 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[25]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~66 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~65_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~64_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~66 .lut_mask = 16'h0ACA;
defparam \my_processor|ALUOper|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~79 (
// Equation(s):
// \my_processor|data_writeReg[25]~79_combout  = (\my_processor|data_writeReg[4]~62_combout  & ((\my_processor|data_writeReg[25]~78_combout  & ((\my_processor|ALUOper|ShiftLeft0~66_combout ))) # (!\my_processor|data_writeReg[25]~78_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~52_combout )))) # (!\my_processor|data_writeReg[4]~62_combout  & (((\my_processor|data_writeReg[25]~78_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.datab(\my_processor|data_writeReg[4]~62_combout ),
	.datac(\my_processor|data_writeReg[25]~78_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~79 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[25]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~15 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~14_combout )))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~15 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~50 (
// Equation(s):
// \my_processor|ALUOper|Add1~50_combout  = (\my_processor|dataA[25]~68_combout  & ((\my_processor|dataB[25]~6_combout  & (!\my_processor|ALUOper|Add1~49 )) # (!\my_processor|dataB[25]~6_combout  & (\my_processor|ALUOper|Add1~49  & VCC)))) # 
// (!\my_processor|dataA[25]~68_combout  & ((\my_processor|dataB[25]~6_combout  & ((\my_processor|ALUOper|Add1~49 ) # (GND))) # (!\my_processor|dataB[25]~6_combout  & (!\my_processor|ALUOper|Add1~49 ))))
// \my_processor|ALUOper|Add1~51  = CARRY((\my_processor|dataA[25]~68_combout  & (\my_processor|dataB[25]~6_combout  & !\my_processor|ALUOper|Add1~49 )) # (!\my_processor|dataA[25]~68_combout  & ((\my_processor|dataB[25]~6_combout ) # 
// (!\my_processor|ALUOper|Add1~49 ))))

	.dataa(\my_processor|dataA[25]~68_combout ),
	.datab(\my_processor|dataB[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~49 ),
	.combout(\my_processor|ALUOper|Add1~50_combout ),
	.cout(\my_processor|ALUOper|Add1~51 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~50 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~80 (
// Equation(s):
// \my_processor|data_writeReg[25]~80_combout  = (\my_processor|data_writeReg[2]~65_combout  & (((\my_processor|data_writeReg[2]~66_combout )))) # (!\my_processor|data_writeReg[2]~65_combout  & ((\my_processor|data_writeReg[2]~66_combout  & 
// (\my_processor|ALUOper|ShiftRight0~15_combout )) # (!\my_processor|data_writeReg[2]~66_combout  & ((\my_processor|ALUOper|Add1~50_combout )))))

	.dataa(\my_processor|data_writeReg[2]~65_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.datac(\my_processor|data_writeReg[2]~66_combout ),
	.datad(\my_processor|ALUOper|Add1~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~80 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[25]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~81 (
// Equation(s):
// \my_processor|data_writeReg[25]~81_combout  = (\my_processor|data_writeReg[2]~65_combout  & ((\my_processor|data_writeReg[25]~80_combout  & ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[25]~80_combout  & 
// (\my_processor|data_writeReg[25]~79_combout )))) # (!\my_processor|data_writeReg[2]~65_combout  & (((\my_processor|data_writeReg[25]~80_combout ))))

	.dataa(\my_processor|data_writeReg[25]~79_combout ),
	.datab(\my_processor|data_writeReg[2]~65_combout ),
	.datac(\my_processor|data_writeReg[25]~80_combout ),
	.datad(\my_processor|dataA[31]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~81 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[25]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~82 (
// Equation(s):
// \my_processor|data_writeReg[25]~82_combout  = (\my_processor|data_writeReg[2]~71_combout  & (((\my_processor|data_writeReg[2]~73_combout )))) # (!\my_processor|data_writeReg[2]~71_combout  & ((\my_processor|data_writeReg[2]~73_combout  & 
// (\my_processor|ALUOper|Add0~50_combout )) # (!\my_processor|data_writeReg[2]~73_combout  & ((\my_processor|data_writeReg[25]~81_combout )))))

	.dataa(\my_processor|data_writeReg[2]~71_combout ),
	.datab(\my_processor|ALUOper|Add0~50_combout ),
	.datac(\my_processor|data_writeReg[2]~73_combout ),
	.datad(\my_processor|data_writeReg[25]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~82 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[25]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~83 (
// Equation(s):
// \my_processor|data_writeReg[25]~83_combout  = (\my_processor|dataA[25]~68_combout  & ((\my_processor|data_writeReg[25]~82_combout ) # ((\my_processor|dataB[25]~6_combout  & \my_processor|data_writeReg[2]~71_combout )))) # 
// (!\my_processor|dataA[25]~68_combout  & (\my_processor|data_writeReg[25]~82_combout  & ((\my_processor|dataB[25]~6_combout ) # (!\my_processor|data_writeReg[2]~71_combout ))))

	.dataa(\my_processor|dataA[25]~68_combout ),
	.datab(\my_processor|dataB[25]~6_combout ),
	.datac(\my_processor|data_writeReg[25]~82_combout ),
	.datad(\my_processor|data_writeReg[2]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~83 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[25]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~84 (
// Equation(s):
// \my_processor|data_writeReg[25]~84_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [25] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[2]~61_combout  & \my_processor|data_writeReg[25]~83_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [25] & (\my_processor|data_writeReg[2]~61_combout  & (\my_processor|data_writeReg[25]~83_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|data_writeReg[25]~83_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~84 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[25]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~85 (
// Equation(s):
// \my_processor|data_writeReg[25]~85_combout  = (\my_processor|data_writeReg[25]~84_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[25]~84_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~85 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[25]~85 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~55 (
// Equation(s):
// \my_regfile|data_readRegA[25]~55_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [25])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~55 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~56 (
// Equation(s):
// \my_regfile|data_readRegA[25]~56_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [25])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [25] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~56 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[25]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~57 (
// Equation(s):
// \my_regfile|data_readRegA[25]~57_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [25] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~57 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~58 (
// Equation(s):
// \my_regfile|data_readRegA[25]~58_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~58 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~59 (
// Equation(s):
// \my_regfile|data_readRegA[25]~59_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [25]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~59 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~60 (
// Equation(s):
// \my_regfile|data_readRegA[25]~60_combout  = (\my_regfile|data_readRegA[25]~58_combout  & (\my_regfile|data_readRegA[25]~59_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [25]))))

	.dataa(\my_regfile|data_readRegA[25]~58_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.datad(\my_regfile|data_readRegA[25]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~60 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[25]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~61 (
// Equation(s):
// \my_regfile|data_readRegA[25]~61_combout  = (\my_regfile|data_readRegA[25]~55_combout  & (\my_regfile|data_readRegA[25]~56_combout  & (\my_regfile|data_readRegA[25]~57_combout  & \my_regfile|data_readRegA[25]~60_combout )))

	.dataa(\my_regfile|data_readRegA[25]~55_combout ),
	.datab(\my_regfile|data_readRegA[25]~56_combout ),
	.datac(\my_regfile|data_readRegA[25]~57_combout ),
	.datad(\my_regfile|data_readRegA[25]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~61 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~62 (
// Equation(s):
// \my_regfile|data_readRegA[25]~62_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [25] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~62 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~63 (
// Equation(s):
// \my_regfile|data_readRegA[25]~63_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [25] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~63 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~64 (
// Equation(s):
// \my_regfile|data_readRegA[25]~64_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [25] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~64 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~65 (
// Equation(s):
// \my_regfile|data_readRegA[25]~65_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [25] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~65 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~66 (
// Equation(s):
// \my_regfile|data_readRegA[25]~66_combout  = (\my_regfile|data_readRegA[25]~62_combout  & (\my_regfile|data_readRegA[25]~63_combout  & (\my_regfile|data_readRegA[25]~64_combout  & \my_regfile|data_readRegA[25]~65_combout )))

	.dataa(\my_regfile|data_readRegA[25]~62_combout ),
	.datab(\my_regfile|data_readRegA[25]~63_combout ),
	.datac(\my_regfile|data_readRegA[25]~64_combout ),
	.datad(\my_regfile|data_readRegA[25]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~66 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~67 (
// Equation(s):
// \my_regfile|data_readRegA[25]~67_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [25] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~67 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~68 (
// Equation(s):
// \my_regfile|data_readRegA[25]~68_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [25])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [25] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~68 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[25]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~69 (
// Equation(s):
// \my_regfile|data_readRegA[25]~69_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [25] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~69 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~70 (
// Equation(s):
// \my_regfile|data_readRegA[25]~70_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [25] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~70 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~71 (
// Equation(s):
// \my_regfile|data_readRegA[25]~71_combout  = (\my_regfile|data_readRegA[25]~67_combout  & (\my_regfile|data_readRegA[25]~68_combout  & (\my_regfile|data_readRegA[25]~69_combout  & \my_regfile|data_readRegA[25]~70_combout )))

	.dataa(\my_regfile|data_readRegA[25]~67_combout ),
	.datab(\my_regfile|data_readRegA[25]~68_combout ),
	.datac(\my_regfile|data_readRegA[25]~69_combout ),
	.datad(\my_regfile|data_readRegA[25]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~71 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~72 (
// Equation(s):
// \my_regfile|data_readRegA[25]~72_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [25] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~72 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~73 (
// Equation(s):
// \my_regfile|data_readRegA[25]~73_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [25] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [25])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~73 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~74 (
// Equation(s):
// \my_regfile|data_readRegA[25]~74_combout  = (\my_regfile|data_readRegA[25]~72_combout  & (\my_regfile|data_readRegA[25]~73_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [25]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[25]~72_combout ),
	.datab(\my_regfile|data_readRegA[25]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~74 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[25]~75 (
// Equation(s):
// \my_regfile|data_readRegA[25]~75_combout  = (\my_regfile|data_readRegA[25]~61_combout  & (\my_regfile|data_readRegA[25]~66_combout  & (\my_regfile|data_readRegA[25]~71_combout  & \my_regfile|data_readRegA[25]~74_combout )))

	.dataa(\my_regfile|data_readRegA[25]~61_combout ),
	.datab(\my_regfile|data_readRegA[25]~66_combout ),
	.datac(\my_regfile|data_readRegA[25]~71_combout ),
	.datad(\my_regfile|data_readRegA[25]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~75 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[25]~4 (
// Equation(s):
// \my_processor|dataA[25]~4_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[25]~75_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[25]~75_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[25]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[25]~4 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[25]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[25]~68 (
// Equation(s):
// \my_processor|dataA[25]~68_combout  = (\my_processor|dataA[25]~4_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[25]~76_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[25]~4_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[25]~76_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[25]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[25]~68 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[25]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~52 (
// Equation(s):
// \my_processor|ALUOper|Add0~52_combout  = ((\my_processor|dataA[26]~67_combout  $ (\my_processor|dataB[26]~5_combout  $ (!\my_processor|ALUOper|Add0~51 )))) # (GND)
// \my_processor|ALUOper|Add0~53  = CARRY((\my_processor|dataA[26]~67_combout  & ((\my_processor|dataB[26]~5_combout ) # (!\my_processor|ALUOper|Add0~51 ))) # (!\my_processor|dataA[26]~67_combout  & (\my_processor|dataB[26]~5_combout  & 
// !\my_processor|ALUOper|Add0~51 )))

	.dataa(\my_processor|dataA[26]~67_combout ),
	.datab(\my_processor|dataB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~51 ),
	.combout(\my_processor|ALUOper|Add0~52_combout ),
	.cout(\my_processor|ALUOper|Add0~53 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~22 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~21_combout )))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~22 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~77 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[23]~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[24]~3_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[23]~31_combout ),
	.datac(\my_processor|dataA[24]~3_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~77 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~78 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[25]~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[26]~67_combout )))

	.dataa(\my_processor|dataA[25]~68_combout ),
	.datab(\my_processor|dataA[26]~67_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~78 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~79 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~79_combout  = (\my_processor|ALUOper|ShiftLeft0~77_combout ) # ((\my_processor|ALUOper|ShiftLeft0~78_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~79 .lut_mask = 16'hAAEE;
defparam \my_processor|ALUOper|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~94 (
// Equation(s):
// \my_processor|data_writeReg[26]~94_combout  = (\my_processor|data_writeReg[1]~25_combout  & ((\my_processor|data_writeReg[4]~62_combout  & (\my_processor|ALUOper|ShiftLeft0~76_combout )) # (!\my_processor|data_writeReg[4]~62_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~79_combout ))))) # (!\my_processor|data_writeReg[1]~25_combout  & (((\my_processor|data_writeReg[4]~62_combout ))))

	.dataa(\my_processor|data_writeReg[1]~25_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.datac(\my_processor|data_writeReg[4]~62_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~94 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[26]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~85 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~84_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~82_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~85 .lut_mask = 16'h0ACA;
defparam \my_processor|ALUOper|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~95 (
// Equation(s):
// \my_processor|data_writeReg[26]~95_combout  = (\my_processor|data_writeReg[1]~25_combout  & (((\my_processor|data_writeReg[26]~94_combout )))) # (!\my_processor|data_writeReg[1]~25_combout  & ((\my_processor|data_writeReg[26]~94_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~85_combout ))) # (!\my_processor|data_writeReg[26]~94_combout  & (\my_processor|ALUOper|ShiftLeft0~75_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.datab(\my_processor|data_writeReg[1]~25_combout ),
	.datac(\my_processor|data_writeReg[26]~94_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~95 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[26]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~52 (
// Equation(s):
// \my_processor|ALUOper|Add1~52_combout  = ((\my_processor|dataA[26]~67_combout  $ (\my_processor|dataB[26]~5_combout  $ (\my_processor|ALUOper|Add1~51 )))) # (GND)
// \my_processor|ALUOper|Add1~53  = CARRY((\my_processor|dataA[26]~67_combout  & ((!\my_processor|ALUOper|Add1~51 ) # (!\my_processor|dataB[26]~5_combout ))) # (!\my_processor|dataA[26]~67_combout  & (!\my_processor|dataB[26]~5_combout  & 
// !\my_processor|ALUOper|Add1~51 )))

	.dataa(\my_processor|dataA[26]~67_combout ),
	.datab(\my_processor|dataB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~51 ),
	.combout(\my_processor|ALUOper|Add1~52_combout ),
	.cout(\my_processor|ALUOper|Add1~53 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~52 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~96 (
// Equation(s):
// \my_processor|data_writeReg[26]~96_combout  = (\my_processor|data_writeReg[2]~66_combout  & (((\my_processor|data_writeReg[2]~65_combout )))) # (!\my_processor|data_writeReg[2]~66_combout  & ((\my_processor|data_writeReg[2]~65_combout  & 
// (\my_processor|data_writeReg[26]~95_combout )) # (!\my_processor|data_writeReg[2]~65_combout  & ((\my_processor|ALUOper|Add1~52_combout )))))

	.dataa(\my_processor|data_writeReg[2]~66_combout ),
	.datab(\my_processor|data_writeReg[26]~95_combout ),
	.datac(\my_processor|data_writeReg[2]~65_combout ),
	.datad(\my_processor|ALUOper|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~96 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[26]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~97 (
// Equation(s):
// \my_processor|data_writeReg[26]~97_combout  = (\my_processor|data_writeReg[2]~66_combout  & ((\my_processor|data_writeReg[26]~96_combout  & ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[26]~96_combout  & 
// (\my_processor|ALUOper|ShiftRight0~22_combout )))) # (!\my_processor|data_writeReg[2]~66_combout  & (((\my_processor|data_writeReg[26]~96_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.datab(\my_processor|data_writeReg[2]~66_combout ),
	.datac(\my_processor|data_writeReg[26]~96_combout ),
	.datad(\my_processor|dataA[31]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~97 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[26]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~307 (
// Equation(s):
// \my_processor|data_writeReg[26]~307_combout  = (\my_processor|dataA[26]~9_combout ) # ((!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[26]~118_combout ) # (!\my_regfile|data_readRegA[31]~33_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~118_combout ),
	.datab(\my_regfile|data_readRegA[31]~33_combout ),
	.datac(\my_processor|checker|isI~combout ),
	.datad(\my_processor|dataA[26]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~307 .lut_mask = 16'hFF0B;
defparam \my_processor|data_writeReg[26]~307 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~98 (
// Equation(s):
// \my_processor|data_writeReg[26]~98_combout  = (\my_processor|data_writeReg[2]~73_combout  & (((\my_processor|dataB[26]~5_combout ) # (\my_processor|data_writeReg[26]~307_combout )) # (!\my_processor|data_writeReg[2]~71_combout ))) # 
// (!\my_processor|data_writeReg[2]~73_combout  & (\my_processor|data_writeReg[2]~71_combout  & (\my_processor|dataB[26]~5_combout  & \my_processor|data_writeReg[26]~307_combout )))

	.dataa(\my_processor|data_writeReg[2]~73_combout ),
	.datab(\my_processor|data_writeReg[2]~71_combout ),
	.datac(\my_processor|dataB[26]~5_combout ),
	.datad(\my_processor|data_writeReg[26]~307_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~98 .lut_mask = 16'hEAA2;
defparam \my_processor|data_writeReg[26]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~99 (
// Equation(s):
// \my_processor|data_writeReg[26]~99_combout  = (\my_processor|data_writeReg[2]~71_combout  & (((\my_processor|data_writeReg[26]~98_combout )))) # (!\my_processor|data_writeReg[2]~71_combout  & ((\my_processor|data_writeReg[26]~98_combout  & 
// (\my_processor|ALUOper|Add0~52_combout )) # (!\my_processor|data_writeReg[26]~98_combout  & ((\my_processor|data_writeReg[26]~97_combout )))))

	.dataa(\my_processor|ALUOper|Add0~52_combout ),
	.datab(\my_processor|data_writeReg[26]~97_combout ),
	.datac(\my_processor|data_writeReg[2]~71_combout ),
	.datad(\my_processor|data_writeReg[26]~98_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~99 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[26]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~100 (
// Equation(s):
// \my_processor|data_writeReg[26]~100_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [26] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[2]~61_combout  & \my_processor|data_writeReg[26]~99_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [26] & (\my_processor|data_writeReg[2]~61_combout  & (\my_processor|data_writeReg[26]~99_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|data_writeReg[26]~99_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~100 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[26]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~101 (
// Equation(s):
// \my_processor|data_writeReg[26]~101_combout  = (\my_processor|data_writeReg[26]~100_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[26]~100_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~101 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[26]~101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~101_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~98 (
// Equation(s):
// \my_regfile|data_readRegA[26]~98_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [26])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [26])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~98 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[26]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~99 (
// Equation(s):
// \my_regfile|data_readRegA[26]~99_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [26])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [26] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~99 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[26]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~100 (
// Equation(s):
// \my_regfile|data_readRegA[26]~100_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [26] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~100 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~101 (
// Equation(s):
// \my_regfile|data_readRegA[26]~101_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [26]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [26]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~101 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[26]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~102 (
// Equation(s):
// \my_regfile|data_readRegA[26]~102_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [26]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~102 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[26]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~103 (
// Equation(s):
// \my_regfile|data_readRegA[26]~103_combout  = (\my_regfile|data_readRegA[26]~101_combout  & (\my_regfile|data_readRegA[26]~102_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [26]))))

	.dataa(\my_regfile|data_readRegA[26]~101_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.datad(\my_regfile|data_readRegA[26]~102_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~103 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[26]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~104 (
// Equation(s):
// \my_regfile|data_readRegA[26]~104_combout  = (\my_regfile|data_readRegA[26]~98_combout  & (\my_regfile|data_readRegA[26]~99_combout  & (\my_regfile|data_readRegA[26]~100_combout  & \my_regfile|data_readRegA[26]~103_combout )))

	.dataa(\my_regfile|data_readRegA[26]~98_combout ),
	.datab(\my_regfile|data_readRegA[26]~99_combout ),
	.datac(\my_regfile|data_readRegA[26]~100_combout ),
	.datad(\my_regfile|data_readRegA[26]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~104 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~105 (
// Equation(s):
// \my_regfile|data_readRegA[26]~105_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [26] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~105 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~106 (
// Equation(s):
// \my_regfile|data_readRegA[26]~106_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [26] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~106 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~107 (
// Equation(s):
// \my_regfile|data_readRegA[26]~107_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [26] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~107 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~108 (
// Equation(s):
// \my_regfile|data_readRegA[26]~108_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [26] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~108 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~109 (
// Equation(s):
// \my_regfile|data_readRegA[26]~109_combout  = (\my_regfile|data_readRegA[26]~105_combout  & (\my_regfile|data_readRegA[26]~106_combout  & (\my_regfile|data_readRegA[26]~107_combout  & \my_regfile|data_readRegA[26]~108_combout )))

	.dataa(\my_regfile|data_readRegA[26]~105_combout ),
	.datab(\my_regfile|data_readRegA[26]~106_combout ),
	.datac(\my_regfile|data_readRegA[26]~107_combout ),
	.datad(\my_regfile|data_readRegA[26]~108_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~109 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~110 (
// Equation(s):
// \my_regfile|data_readRegA[26]~110_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [26] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~110 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~111 (
// Equation(s):
// \my_regfile|data_readRegA[26]~111_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [26])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [26] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~111 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~112 (
// Equation(s):
// \my_regfile|data_readRegA[26]~112_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [26] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~112 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~113 (
// Equation(s):
// \my_regfile|data_readRegA[26]~113_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [26] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~113 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~114 (
// Equation(s):
// \my_regfile|data_readRegA[26]~114_combout  = (\my_regfile|data_readRegA[26]~110_combout  & (\my_regfile|data_readRegA[26]~111_combout  & (\my_regfile|data_readRegA[26]~112_combout  & \my_regfile|data_readRegA[26]~113_combout )))

	.dataa(\my_regfile|data_readRegA[26]~110_combout ),
	.datab(\my_regfile|data_readRegA[26]~111_combout ),
	.datac(\my_regfile|data_readRegA[26]~112_combout ),
	.datad(\my_regfile|data_readRegA[26]~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~114 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~115 (
// Equation(s):
// \my_regfile|data_readRegA[26]~115_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [26] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~115 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~116 (
// Equation(s):
// \my_regfile|data_readRegA[26]~116_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [26] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [26])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [26]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~116 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~117 (
// Equation(s):
// \my_regfile|data_readRegA[26]~117_combout  = (\my_regfile|data_readRegA[26]~115_combout  & (\my_regfile|data_readRegA[26]~116_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [26]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~115_combout ),
	.datab(\my_regfile|data_readRegA[26]~116_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~117 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[26]~118 (
// Equation(s):
// \my_regfile|data_readRegA[26]~118_combout  = (\my_regfile|data_readRegA[26]~104_combout  & (\my_regfile|data_readRegA[26]~109_combout  & (\my_regfile|data_readRegA[26]~114_combout  & \my_regfile|data_readRegA[26]~117_combout )))

	.dataa(\my_regfile|data_readRegA[26]~104_combout ),
	.datab(\my_regfile|data_readRegA[26]~109_combout ),
	.datac(\my_regfile|data_readRegA[26]~114_combout ),
	.datad(\my_regfile|data_readRegA[26]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~118 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[26]~8 (
// Equation(s):
// \my_processor|dataA[26]~8_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[26]~118_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[26]~118_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[26]~8 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[26]~67 (
// Equation(s):
// \my_processor|dataA[26]~67_combout  = (\my_processor|dataA[26]~8_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[26]~118_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[26]~8_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[26]~118_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[26]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[26]~67 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[26]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~54 (
// Equation(s):
// \my_processor|ALUOper|Add0~54_combout  = (\my_processor|dataA[27]~7_combout  & ((\my_processor|dataB[27]~4_combout  & (\my_processor|ALUOper|Add0~53  & VCC)) # (!\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add0~53 )))) # 
// (!\my_processor|dataA[27]~7_combout  & ((\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add0~53 )) # (!\my_processor|dataB[27]~4_combout  & ((\my_processor|ALUOper|Add0~53 ) # (GND)))))
// \my_processor|ALUOper|Add0~55  = CARRY((\my_processor|dataA[27]~7_combout  & (!\my_processor|dataB[27]~4_combout  & !\my_processor|ALUOper|Add0~53 )) # (!\my_processor|dataA[27]~7_combout  & ((!\my_processor|ALUOper|Add0~53 ) # 
// (!\my_processor|dataB[27]~4_combout ))))

	.dataa(\my_processor|dataA[27]~7_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~53 ),
	.combout(\my_processor|ALUOper|Add0~54_combout ),
	.cout(\my_processor|ALUOper|Add0~55 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~68 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~41_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~68 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~69 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~13_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~69 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[25]~5 (
// Equation(s):
// \my_processor|dataA[25]~5_combout  = (\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[25]~76_combout ) # (!\my_regfile|data_readRegB[31]~33_combout )))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegB[25]~76_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[25]~5 .lut_mask = 16'h88AA;
defparam \my_processor|dataA[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~7 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[24]~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_processor|dataA[25]~4_combout ) # 
// (\my_processor|dataA[25]~5_combout ))))

	.dataa(\my_processor|dataA[24]~3_combout ),
	.datab(\my_processor|dataA[25]~4_combout ),
	.datac(\my_processor|dataA[25]~5_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~7 .lut_mask = 16'hAAFC;
defparam \my_processor|ALUOper|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~8 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_processor|dataA[26]~8_combout ) # (\my_processor|dataA[26]~9_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|dataA[27]~7_combout ))

	.dataa(\my_processor|dataA[27]~7_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[26]~8_combout ),
	.datad(\my_processor|dataA[26]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~8 .lut_mask = 16'hEEE2;
defparam \my_processor|ALUOper|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~9 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|ALUOper|ShiftLeft0~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|ALUOper|ShiftLeft0~8_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~9 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~86 (
// Equation(s):
// \my_processor|data_writeReg[27]~86_combout  = (\my_processor|data_writeReg[4]~62_combout  & (((!\my_processor|data_writeReg[1]~25_combout )))) # (!\my_processor|data_writeReg[4]~62_combout  & ((\my_processor|data_writeReg[1]~25_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~9_combout ))) # (!\my_processor|data_writeReg[1]~25_combout  & (\my_processor|ALUOper|ShiftLeft0~69_combout ))))

	.dataa(\my_processor|data_writeReg[4]~62_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.datac(\my_processor|data_writeReg[1]~25_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~86 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~71 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~26_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~70_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~71 .lut_mask = 16'h0ACA;
defparam \my_processor|ALUOper|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~87 (
// Equation(s):
// \my_processor|data_writeReg[27]~87_combout  = (\my_processor|data_writeReg[4]~62_combout  & ((\my_processor|data_writeReg[27]~86_combout  & ((\my_processor|ALUOper|ShiftLeft0~71_combout ))) # (!\my_processor|data_writeReg[27]~86_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~68_combout )))) # (!\my_processor|data_writeReg[4]~62_combout  & (((\my_processor|data_writeReg[27]~86_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.datab(\my_processor|data_writeReg[4]~62_combout ),
	.datac(\my_processor|data_writeReg[27]~86_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~87 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~18 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~17_combout )))))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~18 .lut_mask = 16'hAAAC;
defparam \my_processor|ALUOper|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~54 (
// Equation(s):
// \my_processor|ALUOper|Add1~54_combout  = (\my_processor|dataA[27]~7_combout  & ((\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add1~53 )) # (!\my_processor|dataB[27]~4_combout  & (\my_processor|ALUOper|Add1~53  & VCC)))) # 
// (!\my_processor|dataA[27]~7_combout  & ((\my_processor|dataB[27]~4_combout  & ((\my_processor|ALUOper|Add1~53 ) # (GND))) # (!\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add1~53 ))))
// \my_processor|ALUOper|Add1~55  = CARRY((\my_processor|dataA[27]~7_combout  & (\my_processor|dataB[27]~4_combout  & !\my_processor|ALUOper|Add1~53 )) # (!\my_processor|dataA[27]~7_combout  & ((\my_processor|dataB[27]~4_combout ) # 
// (!\my_processor|ALUOper|Add1~53 ))))

	.dataa(\my_processor|dataA[27]~7_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~53 ),
	.combout(\my_processor|ALUOper|Add1~54_combout ),
	.cout(\my_processor|ALUOper|Add1~55 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~54 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~88 (
// Equation(s):
// \my_processor|data_writeReg[27]~88_combout  = (\my_processor|data_writeReg[2]~65_combout  & (((\my_processor|data_writeReg[2]~66_combout )))) # (!\my_processor|data_writeReg[2]~65_combout  & ((\my_processor|data_writeReg[2]~66_combout  & 
// (\my_processor|ALUOper|ShiftRight0~18_combout )) # (!\my_processor|data_writeReg[2]~66_combout  & ((\my_processor|ALUOper|Add1~54_combout )))))

	.dataa(\my_processor|data_writeReg[2]~65_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.datac(\my_processor|data_writeReg[2]~66_combout ),
	.datad(\my_processor|ALUOper|Add1~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~88 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~89 (
// Equation(s):
// \my_processor|data_writeReg[27]~89_combout  = (\my_processor|data_writeReg[2]~65_combout  & ((\my_processor|data_writeReg[27]~88_combout  & ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[27]~88_combout  & 
// (\my_processor|data_writeReg[27]~87_combout )))) # (!\my_processor|data_writeReg[2]~65_combout  & (((\my_processor|data_writeReg[27]~88_combout ))))

	.dataa(\my_processor|data_writeReg[27]~87_combout ),
	.datab(\my_processor|data_writeReg[2]~65_combout ),
	.datac(\my_processor|data_writeReg[27]~88_combout ),
	.datad(\my_processor|dataA[31]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~89 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~90 (
// Equation(s):
// \my_processor|data_writeReg[27]~90_combout  = (\my_processor|data_writeReg[2]~71_combout  & (((\my_processor|data_writeReg[2]~73_combout )))) # (!\my_processor|data_writeReg[2]~71_combout  & ((\my_processor|data_writeReg[2]~73_combout  & 
// (\my_processor|ALUOper|Add0~54_combout )) # (!\my_processor|data_writeReg[2]~73_combout  & ((\my_processor|data_writeReg[27]~89_combout )))))

	.dataa(\my_processor|data_writeReg[2]~71_combout ),
	.datab(\my_processor|ALUOper|Add0~54_combout ),
	.datac(\my_processor|data_writeReg[2]~73_combout ),
	.datad(\my_processor|data_writeReg[27]~89_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~90 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~91 (
// Equation(s):
// \my_processor|data_writeReg[27]~91_combout  = (\my_processor|dataA[27]~7_combout  & ((\my_processor|data_writeReg[27]~90_combout ) # ((\my_processor|dataB[27]~4_combout  & \my_processor|data_writeReg[2]~71_combout )))) # 
// (!\my_processor|dataA[27]~7_combout  & (\my_processor|data_writeReg[27]~90_combout  & ((\my_processor|dataB[27]~4_combout ) # (!\my_processor|data_writeReg[2]~71_combout ))))

	.dataa(\my_processor|dataA[27]~7_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(\my_processor|data_writeReg[27]~90_combout ),
	.datad(\my_processor|data_writeReg[2]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~91 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~92 (
// Equation(s):
// \my_processor|data_writeReg[27]~92_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [27] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[2]~61_combout  & \my_processor|data_writeReg[27]~91_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|data_writeReg[2]~61_combout  & (\my_processor|data_writeReg[27]~91_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|data_writeReg[27]~91_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~92 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~93 (
// Equation(s):
// \my_processor|data_writeReg[27]~93_combout  = (\my_processor|data_writeReg[27]~92_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[27]~92_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~93 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~76 (
// Equation(s):
// \my_regfile|data_readRegA[27]~76_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [27])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [27])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~76 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[27]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~77 (
// Equation(s):
// \my_regfile|data_readRegA[27]~77_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [27]) # ((!\my_regfile|bca|bitcheck[5]~15_combout ) # (!\my_processor|ctrl_readRegA[4]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~77 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[27]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~78 (
// Equation(s):
// \my_regfile|data_readRegA[27]~78_combout  = (\my_regfile|data_readRegA[27]~76_combout  & (\my_regfile|data_readRegA[27]~77_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [27]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~76_combout ),
	.datab(\my_regfile|data_readRegA[27]~77_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[5]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~78 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[27]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~79 (
// Equation(s):
// \my_regfile|data_readRegA[27]~79_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [27]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~79 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[27]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~80 (
// Equation(s):
// \my_regfile|data_readRegA[27]~80_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[27]~79_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[27]~79_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~80 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[27]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~81 (
// Equation(s):
// \my_regfile|data_readRegA[27]~81_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [27])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [27] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~81 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[27]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~82 (
// Equation(s):
// \my_regfile|data_readRegA[27]~82_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [27] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~82 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~83 (
// Equation(s):
// \my_regfile|data_readRegA[27]~83_combout  = (\my_regfile|data_readRegA[27]~78_combout  & (\my_regfile|data_readRegA[27]~80_combout  & (\my_regfile|data_readRegA[27]~81_combout  & \my_regfile|data_readRegA[27]~82_combout )))

	.dataa(\my_regfile|data_readRegA[27]~78_combout ),
	.datab(\my_regfile|data_readRegA[27]~80_combout ),
	.datac(\my_regfile|data_readRegA[27]~81_combout ),
	.datad(\my_regfile|data_readRegA[27]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~83 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~84 (
// Equation(s):
// \my_regfile|data_readRegA[27]~84_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [27] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~84 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~85 (
// Equation(s):
// \my_regfile|data_readRegA[27]~85_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [27] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~85 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~86 (
// Equation(s):
// \my_regfile|data_readRegA[27]~86_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [27] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~86 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~87 (
// Equation(s):
// \my_regfile|data_readRegA[27]~87_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [27] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~87 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~88 (
// Equation(s):
// \my_regfile|data_readRegA[27]~88_combout  = (\my_regfile|data_readRegA[27]~84_combout  & (\my_regfile|data_readRegA[27]~85_combout  & (\my_regfile|data_readRegA[27]~86_combout  & \my_regfile|data_readRegA[27]~87_combout )))

	.dataa(\my_regfile|data_readRegA[27]~84_combout ),
	.datab(\my_regfile|data_readRegA[27]~85_combout ),
	.datac(\my_regfile|data_readRegA[27]~86_combout ),
	.datad(\my_regfile|data_readRegA[27]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~88 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~89 (
// Equation(s):
// \my_regfile|data_readRegA[27]~89_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [27] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~89 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~90 (
// Equation(s):
// \my_regfile|data_readRegA[27]~90_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [27])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [27] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~90 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[27]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~91 (
// Equation(s):
// \my_regfile|data_readRegA[27]~91_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [27] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~91 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~92 (
// Equation(s):
// \my_regfile|data_readRegA[27]~92_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [27] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~92 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~93 (
// Equation(s):
// \my_regfile|data_readRegA[27]~93_combout  = (\my_regfile|data_readRegA[27]~89_combout  & (\my_regfile|data_readRegA[27]~90_combout  & (\my_regfile|data_readRegA[27]~91_combout  & \my_regfile|data_readRegA[27]~92_combout )))

	.dataa(\my_regfile|data_readRegA[27]~89_combout ),
	.datab(\my_regfile|data_readRegA[27]~90_combout ),
	.datac(\my_regfile|data_readRegA[27]~91_combout ),
	.datad(\my_regfile|data_readRegA[27]~92_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~93 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~94 (
// Equation(s):
// \my_regfile|data_readRegA[27]~94_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [27] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~94 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~95 (
// Equation(s):
// \my_regfile|data_readRegA[27]~95_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [27] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [27])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~95 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~96 (
// Equation(s):
// \my_regfile|data_readRegA[27]~96_combout  = (\my_regfile|data_readRegA[27]~94_combout  & (\my_regfile|data_readRegA[27]~95_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [27]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[27]~94_combout ),
	.datab(\my_regfile|data_readRegA[27]~95_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~96 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[27]~97 (
// Equation(s):
// \my_regfile|data_readRegA[27]~97_combout  = (\my_regfile|data_readRegA[27]~83_combout  & (\my_regfile|data_readRegA[27]~88_combout  & (\my_regfile|data_readRegA[27]~93_combout  & \my_regfile|data_readRegA[27]~96_combout )))

	.dataa(\my_regfile|data_readRegA[27]~83_combout ),
	.datab(\my_regfile|data_readRegA[27]~88_combout ),
	.datac(\my_regfile|data_readRegA[27]~93_combout ),
	.datad(\my_regfile|data_readRegA[27]~96_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~97 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[27]~6 (
// Equation(s):
// \my_processor|dataA[27]~6_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[27]~97_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[27]~97_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[27]~6 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[27]~7 (
// Equation(s):
// \my_processor|dataA[27]~7_combout  = (\my_processor|dataA[27]~6_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[27]~97_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[27]~6_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[27]~97_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[27]~7 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~56 (
// Equation(s):
// \my_processor|ALUOper|Add0~56_combout  = ((\my_processor|dataA[28]~11_combout  $ (\my_processor|dataB[28]~3_combout  $ (!\my_processor|ALUOper|Add0~55 )))) # (GND)
// \my_processor|ALUOper|Add0~57  = CARRY((\my_processor|dataA[28]~11_combout  & ((\my_processor|dataB[28]~3_combout ) # (!\my_processor|ALUOper|Add0~55 ))) # (!\my_processor|dataA[28]~11_combout  & (\my_processor|dataB[28]~3_combout  & 
// !\my_processor|ALUOper|Add0~55 )))

	.dataa(\my_processor|dataA[28]~11_combout ),
	.datab(\my_processor|dataB[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~55 ),
	.combout(\my_processor|ALUOper|Add0~56_combout ),
	.cout(\my_processor|ALUOper|Add0~57 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~56 (
// Equation(s):
// \my_processor|ALUOper|Add1~56_combout  = ((\my_processor|dataA[28]~11_combout  $ (\my_processor|dataB[28]~3_combout  $ (\my_processor|ALUOper|Add1~55 )))) # (GND)
// \my_processor|ALUOper|Add1~57  = CARRY((\my_processor|dataA[28]~11_combout  & ((!\my_processor|ALUOper|Add1~55 ) # (!\my_processor|dataB[28]~3_combout ))) # (!\my_processor|dataA[28]~11_combout  & (!\my_processor|dataB[28]~3_combout  & 
// !\my_processor|ALUOper|Add1~55 )))

	.dataa(\my_processor|dataA[28]~11_combout ),
	.datab(\my_processor|dataB[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~55 ),
	.combout(\my_processor|ALUOper|Add1~56_combout ),
	.cout(\my_processor|ALUOper|Add1~57 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~56 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~23 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~4_combout )))))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~23 .lut_mask = 16'hAAAC;
defparam \my_processor|ALUOper|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~88 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~86_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~87_combout )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~88 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~89 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~89_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~89 .lut_mask = 16'h000F;
defparam \my_processor|ALUOper|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~102 (
// Equation(s):
// \my_processor|data_writeReg[2]~102_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~102 .lut_mask = 16'hAAEE;
defparam \my_processor|data_writeReg[2]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~90 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[27]~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[28]~11_combout )))

	.dataa(\my_processor|dataA[27]~7_combout ),
	.datab(\my_processor|dataA[28]~11_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~90 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~103 (
// Equation(s):
// \my_processor|data_writeReg[28]~103_combout  = (\my_processor|ALUOper|ShiftLeft0~89_combout  & ((\my_processor|data_writeReg[2]~102_combout  & (\my_processor|ALUOper|ShiftLeft0~78_combout )) # (!\my_processor|data_writeReg[2]~102_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~90_combout ))))) # (!\my_processor|ALUOper|ShiftLeft0~89_combout  & (((\my_processor|data_writeReg[2]~102_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.datac(\my_processor|data_writeReg[2]~102_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~103 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[28]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~104 (
// Equation(s):
// \my_processor|data_writeReg[28]~104_combout  = (\my_processor|ALUOper|ShiftLeft0~89_combout  & (((\my_processor|data_writeReg[28]~103_combout )))) # (!\my_processor|ALUOper|ShiftLeft0~89_combout  & ((\my_processor|data_writeReg[28]~103_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~91_combout ))) # (!\my_processor|data_writeReg[28]~103_combout  & (\my_processor|ALUOper|ShiftLeft0~43_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.datac(\my_processor|data_writeReg[28]~103_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~104 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[28]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~105 (
// Equation(s):
// \my_processor|data_writeReg[28]~105_combout  = (\my_processor|aulOper[0]~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|aulOper[0]~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|ALUOper|ShiftLeft0~88_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[28]~104_combout )))))

	.dataa(\my_processor|aulOper[0]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|data_writeReg[28]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~105 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[28]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~106 (
// Equation(s):
// \my_processor|data_writeReg[28]~106_combout  = (\my_processor|aulOper[0]~1_combout  & ((\my_processor|data_writeReg[28]~105_combout  & ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[28]~105_combout  & 
// (\my_processor|ALUOper|ShiftRight0~23_combout )))) # (!\my_processor|aulOper[0]~1_combout  & (((\my_processor|data_writeReg[28]~105_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.datab(\my_processor|aulOper[0]~1_combout ),
	.datac(\my_processor|data_writeReg[28]~105_combout ),
	.datad(\my_processor|dataA[31]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~106 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[28]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~108 (
// Equation(s):
// \my_processor|data_writeReg[28]~108_combout  = (\my_processor|dataA[28]~11_combout  & ((\my_processor|data_writeReg[4]~107_combout ) # ((\my_processor|dataB[28]~3_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[28]~11_combout  & (\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|dataB[28]~3_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[28]~11_combout ),
	.datab(\my_processor|dataB[28]~3_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~108 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[28]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~109 (
// Equation(s):
// \my_processor|data_writeReg[28]~109_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[28]~108_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[28]~108_combout  & 
// ((\my_processor|data_writeReg[28]~106_combout ))) # (!\my_processor|data_writeReg[28]~108_combout  & (\my_processor|ALUOper|Add1~56_combout ))))

	.dataa(\my_processor|ALUOper|Add1~56_combout ),
	.datab(\my_processor|data_writeReg[28]~106_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(\my_processor|data_writeReg[28]~108_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~109 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[28]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~110 (
// Equation(s):
// \my_processor|data_writeReg[28]~110_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~56_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[28]~109_combout )))

	.dataa(\my_processor|ALUOper|Add0~56_combout ),
	.datab(\my_processor|data_writeReg[28]~109_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~110 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[28]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~111 (
// Equation(s):
// \my_processor|data_writeReg[28]~111_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[28]~110_combout  & 
// !\my_processor|isWRstatus~2_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[28]~110_combout ),
	.datad(\my_processor|isWRstatus~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~111 .lut_mask = 16'h88B8;
defparam \my_processor|data_writeReg[28]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~112 (
// Equation(s):
// \my_processor|data_writeReg[28]~112_combout  = (\my_processor|data_writeReg[28]~111_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[28]~111_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~112 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[28]~112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~112_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~119 (
// Equation(s):
// \my_regfile|data_readRegA[28]~119_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [28])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~119 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[28]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~120 (
// Equation(s):
// \my_regfile|data_readRegA[28]~120_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [28])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [28] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~120 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[28]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~121 (
// Equation(s):
// \my_regfile|data_readRegA[28]~121_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [28] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~121 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~122 (
// Equation(s):
// \my_regfile|data_readRegA[28]~122_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [28]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~122 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[28]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~123 (
// Equation(s):
// \my_regfile|data_readRegA[28]~123_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [28]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~123 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[28]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~124 (
// Equation(s):
// \my_regfile|data_readRegA[28]~124_combout  = (\my_regfile|data_readRegA[28]~122_combout  & (\my_regfile|data_readRegA[28]~123_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [28]))))

	.dataa(\my_regfile|data_readRegA[28]~122_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.datad(\my_regfile|data_readRegA[28]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~124 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[28]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~125 (
// Equation(s):
// \my_regfile|data_readRegA[28]~125_combout  = (\my_regfile|data_readRegA[28]~119_combout  & (\my_regfile|data_readRegA[28]~120_combout  & (\my_regfile|data_readRegA[28]~121_combout  & \my_regfile|data_readRegA[28]~124_combout )))

	.dataa(\my_regfile|data_readRegA[28]~119_combout ),
	.datab(\my_regfile|data_readRegA[28]~120_combout ),
	.datac(\my_regfile|data_readRegA[28]~121_combout ),
	.datad(\my_regfile|data_readRegA[28]~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~125 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~126 (
// Equation(s):
// \my_regfile|data_readRegA[28]~126_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [28] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~126 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~127 (
// Equation(s):
// \my_regfile|data_readRegA[28]~127_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [28] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~127 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~128 (
// Equation(s):
// \my_regfile|data_readRegA[28]~128_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [28] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~128 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~129 (
// Equation(s):
// \my_regfile|data_readRegA[28]~129_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [28] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~129 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~130 (
// Equation(s):
// \my_regfile|data_readRegA[28]~130_combout  = (\my_regfile|data_readRegA[28]~126_combout  & (\my_regfile|data_readRegA[28]~127_combout  & (\my_regfile|data_readRegA[28]~128_combout  & \my_regfile|data_readRegA[28]~129_combout )))

	.dataa(\my_regfile|data_readRegA[28]~126_combout ),
	.datab(\my_regfile|data_readRegA[28]~127_combout ),
	.datac(\my_regfile|data_readRegA[28]~128_combout ),
	.datad(\my_regfile|data_readRegA[28]~129_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~130 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~131 (
// Equation(s):
// \my_regfile|data_readRegA[28]~131_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [28] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~131 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~132 (
// Equation(s):
// \my_regfile|data_readRegA[28]~132_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [28])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [28] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~132 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[28]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~133 (
// Equation(s):
// \my_regfile|data_readRegA[28]~133_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [28] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~133 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~134 (
// Equation(s):
// \my_regfile|data_readRegA[28]~134_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [28] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~134 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~135 (
// Equation(s):
// \my_regfile|data_readRegA[28]~135_combout  = (\my_regfile|data_readRegA[28]~131_combout  & (\my_regfile|data_readRegA[28]~132_combout  & (\my_regfile|data_readRegA[28]~133_combout  & \my_regfile|data_readRegA[28]~134_combout )))

	.dataa(\my_regfile|data_readRegA[28]~131_combout ),
	.datab(\my_regfile|data_readRegA[28]~132_combout ),
	.datac(\my_regfile|data_readRegA[28]~133_combout ),
	.datad(\my_regfile|data_readRegA[28]~134_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~135 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~136 (
// Equation(s):
// \my_regfile|data_readRegA[28]~136_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [28] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~136 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~137 (
// Equation(s):
// \my_regfile|data_readRegA[28]~137_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [28] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~137 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~138 (
// Equation(s):
// \my_regfile|data_readRegA[28]~138_combout  = (\my_regfile|data_readRegA[28]~136_combout  & (\my_regfile|data_readRegA[28]~137_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [28]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[28]~136_combout ),
	.datab(\my_regfile|data_readRegA[28]~137_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~138 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[28]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[28]~139 (
// Equation(s):
// \my_regfile|data_readRegA[28]~139_combout  = (\my_regfile|data_readRegA[28]~125_combout  & (\my_regfile|data_readRegA[28]~130_combout  & (\my_regfile|data_readRegA[28]~135_combout  & \my_regfile|data_readRegA[28]~138_combout )))

	.dataa(\my_regfile|data_readRegA[28]~125_combout ),
	.datab(\my_regfile|data_readRegA[28]~130_combout ),
	.datac(\my_regfile|data_readRegA[28]~135_combout ),
	.datad(\my_regfile|data_readRegA[28]~138_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~139 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[28]~10 (
// Equation(s):
// \my_processor|dataA[28]~10_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[28]~139_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[28]~139_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[28]~10 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[28]~11 (
// Equation(s):
// \my_processor|dataA[28]~11_combout  = (\my_processor|dataA[28]~10_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[28]~139_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[28]~10_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[28]~139_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[28]~11 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~58 (
// Equation(s):
// \my_processor|ALUOper|Add0~58_combout  = (\my_processor|dataA[29]~66_combout  & ((\my_processor|dataB[29]~2_combout  & (\my_processor|ALUOper|Add0~57  & VCC)) # (!\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add0~57 )))) # 
// (!\my_processor|dataA[29]~66_combout  & ((\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add0~57 )) # (!\my_processor|dataB[29]~2_combout  & ((\my_processor|ALUOper|Add0~57 ) # (GND)))))
// \my_processor|ALUOper|Add0~59  = CARRY((\my_processor|dataA[29]~66_combout  & (!\my_processor|dataB[29]~2_combout  & !\my_processor|ALUOper|Add0~57 )) # (!\my_processor|dataA[29]~66_combout  & ((!\my_processor|ALUOper|Add0~57 ) # 
// (!\my_processor|dataB[29]~2_combout ))))

	.dataa(\my_processor|dataA[29]~66_combout ),
	.datab(\my_processor|dataB[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~57 ),
	.combout(\my_processor|ALUOper|Add0~58_combout ),
	.cout(\my_processor|ALUOper|Add0~59 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[29]~13 (
// Equation(s):
// \my_processor|dataA[29]~13_combout  = (\my_regfile|data_readRegB[29]~161_combout  & ((\my_processor|checker|isAddi~1_combout ) # ((\my_processor|checker|isDmem~0_combout )))) # (!\my_regfile|data_readRegB[29]~161_combout  & 
// (!\my_regfile|data_readRegB[31]~33_combout  & ((\my_processor|checker|isAddi~1_combout ) # (\my_processor|checker|isDmem~0_combout ))))

	.dataa(\my_regfile|data_readRegB[29]~161_combout ),
	.datab(\my_processor|checker|isAddi~1_combout ),
	.datac(\my_processor|checker|isDmem~0_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[29]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[29]~13 .lut_mask = 16'hA8FC;
defparam \my_processor|dataA[29]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~10 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[28]~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (((\my_processor|dataA[29]~12_combout ) # 
// (\my_processor|dataA[29]~13_combout ))))

	.dataa(\my_processor|dataA[28]~11_combout ),
	.datab(\my_processor|dataA[29]~12_combout ),
	.datac(\my_processor|dataA[29]~13_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~10 .lut_mask = 16'hAAFC;
defparam \my_processor|ALUOper|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~113 (
// Equation(s):
// \my_processor|data_writeReg[29]~113_combout  = (\my_processor|data_writeReg[2]~102_combout  & (((!\my_processor|ALUOper|ShiftLeft0~89_combout )))) # (!\my_processor|data_writeReg[2]~102_combout  & ((\my_processor|ALUOper|ShiftLeft0~89_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~10_combout ))) # (!\my_processor|ALUOper|ShiftLeft0~89_combout  & (\my_processor|ALUOper|ShiftLeft0~59_combout ))))

	.dataa(\my_processor|data_writeReg[2]~102_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~113 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[29]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~114 (
// Equation(s):
// \my_processor|data_writeReg[29]~114_combout  = (\my_processor|data_writeReg[2]~102_combout  & ((\my_processor|data_writeReg[29]~113_combout  & ((\my_processor|ALUOper|ShiftLeft0~95_combout ))) # (!\my_processor|data_writeReg[29]~113_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~8_combout )))) # (!\my_processor|data_writeReg[2]~102_combout  & (((\my_processor|data_writeReg[29]~113_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.datab(\my_processor|data_writeReg[2]~102_combout ),
	.datac(\my_processor|data_writeReg[29]~113_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~114 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[29]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~115 (
// Equation(s):
// \my_processor|data_writeReg[29]~115_combout  = (\my_processor|aulOper[0]~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|aulOper[0]~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|ALUOper|ShiftLeft0~94_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[29]~114_combout )))))

	.dataa(\my_processor|aulOper[0]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|data_writeReg[29]~114_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~115 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[29]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~116 (
// Equation(s):
// \my_processor|data_writeReg[29]~116_combout  = (\my_processor|aulOper[0]~1_combout  & ((\my_processor|data_writeReg[29]~115_combout  & ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[29]~115_combout  & 
// (\my_processor|ALUOper|ShiftRight0~24_combout )))) # (!\my_processor|aulOper[0]~1_combout  & (((\my_processor|data_writeReg[29]~115_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.datab(\my_processor|aulOper[0]~1_combout ),
	.datac(\my_processor|data_writeReg[29]~115_combout ),
	.datad(\my_processor|dataA[31]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~116 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[29]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~58 (
// Equation(s):
// \my_processor|ALUOper|Add1~58_combout  = (\my_processor|dataA[29]~66_combout  & ((\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add1~57 )) # (!\my_processor|dataB[29]~2_combout  & (\my_processor|ALUOper|Add1~57  & VCC)))) # 
// (!\my_processor|dataA[29]~66_combout  & ((\my_processor|dataB[29]~2_combout  & ((\my_processor|ALUOper|Add1~57 ) # (GND))) # (!\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add1~57 ))))
// \my_processor|ALUOper|Add1~59  = CARRY((\my_processor|dataA[29]~66_combout  & (\my_processor|dataB[29]~2_combout  & !\my_processor|ALUOper|Add1~57 )) # (!\my_processor|dataA[29]~66_combout  & ((\my_processor|dataB[29]~2_combout ) # 
// (!\my_processor|ALUOper|Add1~57 ))))

	.dataa(\my_processor|dataA[29]~66_combout ),
	.datab(\my_processor|dataB[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~57 ),
	.combout(\my_processor|ALUOper|Add1~58_combout ),
	.cout(\my_processor|ALUOper|Add1~59 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~58 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~117 (
// Equation(s):
// \my_processor|data_writeReg[29]~117_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[4]~107_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[4]~107_combout  & 
// (\my_processor|data_writeReg[29]~116_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|ALUOper|Add1~58_combout )))))

	.dataa(\my_processor|data_writeReg[2]~69_combout ),
	.datab(\my_processor|data_writeReg[29]~116_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|ALUOper|Add1~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~117 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[29]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~118 (
// Equation(s):
// \my_processor|data_writeReg[29]~118_combout  = (\my_processor|dataA[29]~66_combout  & ((\my_processor|data_writeReg[29]~117_combout ) # ((\my_processor|dataB[29]~2_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[29]~66_combout  & (\my_processor|data_writeReg[29]~117_combout  & ((\my_processor|dataB[29]~2_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[29]~66_combout ),
	.datab(\my_processor|dataB[29]~2_combout ),
	.datac(\my_processor|data_writeReg[29]~117_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~118 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[29]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~119 (
// Equation(s):
// \my_processor|data_writeReg[29]~119_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~58_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[29]~118_combout )))

	.dataa(\my_processor|ALUOper|Add0~58_combout ),
	.datab(\my_processor|data_writeReg[29]~118_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~119 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[29]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~120 (
// Equation(s):
// \my_processor|data_writeReg[29]~120_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [29] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[31]~305_combout  & \my_processor|data_writeReg[29]~119_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [29] & (\my_processor|data_writeReg[31]~305_combout  & (\my_processor|data_writeReg[29]~119_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|data_writeReg[31]~305_combout ),
	.datac(\my_processor|data_writeReg[29]~119_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~120 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[29]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~121 (
// Equation(s):
// \my_processor|data_writeReg[29]~121_combout  = (\my_processor|data_writeReg[29]~120_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[29]~120_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~121 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[29]~121 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~140 (
// Equation(s):
// \my_regfile|data_readRegA[29]~140_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [29])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [29])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~140 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[29]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~141 (
// Equation(s):
// \my_regfile|data_readRegA[29]~141_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [29])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [29] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [29]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~141 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[29]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~142 (
// Equation(s):
// \my_regfile|data_readRegA[29]~142_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [29] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~142 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~143 (
// Equation(s):
// \my_regfile|data_readRegA[29]~143_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [29]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [29]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~143 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[29]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~144 (
// Equation(s):
// \my_regfile|data_readRegA[29]~144_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [29]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~144 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[29]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~145 (
// Equation(s):
// \my_regfile|data_readRegA[29]~145_combout  = (\my_regfile|data_readRegA[29]~143_combout  & (\my_regfile|data_readRegA[29]~144_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [29]))))

	.dataa(\my_regfile|data_readRegA[29]~143_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.datad(\my_regfile|data_readRegA[29]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~145 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[29]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~146 (
// Equation(s):
// \my_regfile|data_readRegA[29]~146_combout  = (\my_regfile|data_readRegA[29]~140_combout  & (\my_regfile|data_readRegA[29]~141_combout  & (\my_regfile|data_readRegA[29]~142_combout  & \my_regfile|data_readRegA[29]~145_combout )))

	.dataa(\my_regfile|data_readRegA[29]~140_combout ),
	.datab(\my_regfile|data_readRegA[29]~141_combout ),
	.datac(\my_regfile|data_readRegA[29]~142_combout ),
	.datad(\my_regfile|data_readRegA[29]~145_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~146 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~147 (
// Equation(s):
// \my_regfile|data_readRegA[29]~147_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [29] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~147 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~148 (
// Equation(s):
// \my_regfile|data_readRegA[29]~148_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [29] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~148 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~149 (
// Equation(s):
// \my_regfile|data_readRegA[29]~149_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [29] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~149 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~150 (
// Equation(s):
// \my_regfile|data_readRegA[29]~150_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [29] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~150 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~151 (
// Equation(s):
// \my_regfile|data_readRegA[29]~151_combout  = (\my_regfile|data_readRegA[29]~147_combout  & (\my_regfile|data_readRegA[29]~148_combout  & (\my_regfile|data_readRegA[29]~149_combout  & \my_regfile|data_readRegA[29]~150_combout )))

	.dataa(\my_regfile|data_readRegA[29]~147_combout ),
	.datab(\my_regfile|data_readRegA[29]~148_combout ),
	.datac(\my_regfile|data_readRegA[29]~149_combout ),
	.datad(\my_regfile|data_readRegA[29]~150_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~151 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~152 (
// Equation(s):
// \my_regfile|data_readRegA[29]~152_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [29] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~152 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~153 (
// Equation(s):
// \my_regfile|data_readRegA[29]~153_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [29])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [29] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [29]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~153 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[29]~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~154 (
// Equation(s):
// \my_regfile|data_readRegA[29]~154_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [29] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~154 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~155 (
// Equation(s):
// \my_regfile|data_readRegA[29]~155_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [29] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~155 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~156 (
// Equation(s):
// \my_regfile|data_readRegA[29]~156_combout  = (\my_regfile|data_readRegA[29]~152_combout  & (\my_regfile|data_readRegA[29]~153_combout  & (\my_regfile|data_readRegA[29]~154_combout  & \my_regfile|data_readRegA[29]~155_combout )))

	.dataa(\my_regfile|data_readRegA[29]~152_combout ),
	.datab(\my_regfile|data_readRegA[29]~153_combout ),
	.datac(\my_regfile|data_readRegA[29]~154_combout ),
	.datad(\my_regfile|data_readRegA[29]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~156 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~157 (
// Equation(s):
// \my_regfile|data_readRegA[29]~157_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [29] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~157 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~158 (
// Equation(s):
// \my_regfile|data_readRegA[29]~158_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [29] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [29])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~158 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[29]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~159 (
// Equation(s):
// \my_regfile|data_readRegA[29]~159_combout  = (\my_regfile|data_readRegA[29]~157_combout  & (\my_regfile|data_readRegA[29]~158_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [29]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[29]~157_combout ),
	.datab(\my_regfile|data_readRegA[29]~158_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~159 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[29]~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[29]~160 (
// Equation(s):
// \my_regfile|data_readRegA[29]~160_combout  = (\my_regfile|data_readRegA[29]~146_combout  & (\my_regfile|data_readRegA[29]~151_combout  & (\my_regfile|data_readRegA[29]~156_combout  & \my_regfile|data_readRegA[29]~159_combout )))

	.dataa(\my_regfile|data_readRegA[29]~146_combout ),
	.datab(\my_regfile|data_readRegA[29]~151_combout ),
	.datac(\my_regfile|data_readRegA[29]~156_combout ),
	.datad(\my_regfile|data_readRegA[29]~159_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~160 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[29]~12 (
// Equation(s):
// \my_processor|dataA[29]~12_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[29]~160_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[29]~160_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[29]~12 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[29]~66 (
// Equation(s):
// \my_processor|dataA[29]~66_combout  = (\my_processor|dataA[29]~12_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[29]~161_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[29]~12_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[29]~161_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[29]~66 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~60 (
// Equation(s):
// \my_processor|ALUOper|Add0~60_combout  = ((\my_processor|dataA[30]~15_combout  $ (\my_processor|dataB[30]~1_combout  $ (!\my_processor|ALUOper|Add0~59 )))) # (GND)
// \my_processor|ALUOper|Add0~61  = CARRY((\my_processor|dataA[30]~15_combout  & ((\my_processor|dataB[30]~1_combout ) # (!\my_processor|ALUOper|Add0~59 ))) # (!\my_processor|dataA[30]~15_combout  & (\my_processor|dataB[30]~1_combout  & 
// !\my_processor|ALUOper|Add0~59 )))

	.dataa(\my_processor|dataA[30]~15_combout ),
	.datab(\my_processor|dataB[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~59 ),
	.combout(\my_processor|ALUOper|Add0~60_combout ),
	.cout(\my_processor|ALUOper|Add0~61 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|aulOper[2]~0 (
// Equation(s):
// \my_processor|aulOper[2]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\my_processor|checker|isAddi~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aulOper[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[2]~0 .lut_mask = 16'h88AA;
defparam \my_processor|aulOper[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~122 (
// Equation(s):
// \my_processor|data_writeReg[1]~122_combout  = (\my_processor|ALUOper|Selector0~2_combout ) # ((\my_processor|aulOper[2]~0_combout  & \my_processor|aulOper[1]~2_combout ))

	.dataa(\my_processor|ALUOper|Selector0~2_combout ),
	.datab(\my_processor|aulOper[2]~0_combout ),
	.datac(\my_processor|aulOper[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~122 .lut_mask = 16'hEAEA;
defparam \my_processor|data_writeReg[1]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~60 (
// Equation(s):
// \my_processor|ALUOper|Add1~60_combout  = ((\my_processor|dataA[30]~15_combout  $ (\my_processor|dataB[30]~1_combout  $ (\my_processor|ALUOper|Add1~59 )))) # (GND)
// \my_processor|ALUOper|Add1~61  = CARRY((\my_processor|dataA[30]~15_combout  & ((!\my_processor|ALUOper|Add1~59 ) # (!\my_processor|dataB[30]~1_combout ))) # (!\my_processor|dataA[30]~15_combout  & (!\my_processor|dataB[30]~1_combout  & 
// !\my_processor|ALUOper|Add1~59 )))

	.dataa(\my_processor|dataA[30]~15_combout ),
	.datab(\my_processor|dataB[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~59 ),
	.combout(\my_processor|ALUOper|Add1~60_combout ),
	.cout(\my_processor|ALUOper|Add1~61 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~60 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector1~0 (
// Equation(s):
// \my_processor|ALUOper|Selector1~0_combout  = (\my_processor|aulOper[1]~2_combout  & (((\my_processor|aulOper[0]~1_combout )))) # (!\my_processor|aulOper[1]~2_combout  & ((\my_processor|aulOper[0]~1_combout  & (\my_processor|ALUOper|Add1~60_combout )) # 
// (!\my_processor|aulOper[0]~1_combout  & ((\my_processor|ALUOper|Add0~60_combout )))))

	.dataa(\my_processor|aulOper[1]~2_combout ),
	.datab(\my_processor|ALUOper|Add1~60_combout ),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(\my_processor|ALUOper|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~0 .lut_mask = 16'hE5E0;
defparam \my_processor|ALUOper|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector1~1 (
// Equation(s):
// \my_processor|ALUOper|Selector1~1_combout  = (\my_processor|dataA[30]~15_combout  & ((\my_processor|ALUOper|Selector1~0_combout ) # ((\my_processor|dataB[30]~1_combout  & \my_processor|aulOper[1]~2_combout )))) # (!\my_processor|dataA[30]~15_combout  & 
// (\my_processor|ALUOper|Selector1~0_combout  & ((\my_processor|dataB[30]~1_combout ) # (!\my_processor|aulOper[1]~2_combout ))))

	.dataa(\my_processor|dataA[30]~15_combout ),
	.datab(\my_processor|dataB[30]~1_combout ),
	.datac(\my_processor|ALUOper|Selector1~0_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~1 .lut_mask = 16'hE8F0;
defparam \my_processor|ALUOper|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~26 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~25_combout )))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~26 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~96 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~84_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~80_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~96 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~98 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~98_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~96_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~97_combout )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~98 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~99 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~99_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[29]~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_processor|dataA[30]~15_combout )))))

	.dataa(\my_processor|dataA[29]~66_combout ),
	.datab(\my_processor|dataA[30]~15_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~99 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~100 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~100_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~99_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftLeft0~90_combout 
// ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~100 .lut_mask = 16'h00EA;
defparam \my_processor|ALUOper|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~101 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~101_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~100_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// \my_processor|ALUOper|ShiftLeft0~79_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~101 .lut_mask = 16'h00EA;
defparam \my_processor|ALUOper|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~103 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~103_combout  = (\my_processor|ALUOper|ShiftLeft0~101_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~102_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~103 .lut_mask = 16'hEAEA;
defparam \my_processor|ALUOper|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector1~2 (
// Equation(s):
// \my_processor|ALUOper|Selector1~2_combout  = (\my_processor|aulOper[0]~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|aulOper[0]~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|ALUOper|ShiftLeft0~98_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|ALUOper|ShiftLeft0~103_combout )))))

	.dataa(\my_processor|aulOper[0]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~2 .lut_mask = 16'hE5E0;
defparam \my_processor|ALUOper|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector1~3 (
// Equation(s):
// \my_processor|ALUOper|Selector1~3_combout  = (\my_processor|aulOper[0]~1_combout  & ((\my_processor|ALUOper|Selector1~2_combout  & ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|ALUOper|Selector1~2_combout  & 
// (\my_processor|ALUOper|ShiftRight0~26_combout )))) # (!\my_processor|aulOper[0]~1_combout  & (((\my_processor|ALUOper|Selector1~2_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.datab(\my_processor|aulOper[0]~1_combout ),
	.datac(\my_processor|ALUOper|Selector1~2_combout ),
	.datad(\my_processor|dataA[31]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~3 .lut_mask = 16'hF838;
defparam \my_processor|ALUOper|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[30]~123 (
// Equation(s):
// \my_processor|data_writeReg[30]~123_combout  = (\my_processor|aulOper[2]~0_combout  & (((\my_processor|ALUOper|Selector1~3_combout  & !\my_processor|aulOper[1]~2_combout )))) # (!\my_processor|aulOper[2]~0_combout  & 
// (\my_processor|ALUOper|Selector1~1_combout ))

	.dataa(\my_processor|ALUOper|Selector1~1_combout ),
	.datab(\my_processor|ALUOper|Selector1~3_combout ),
	.datac(\my_processor|aulOper[2]~0_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~123 .lut_mask = 16'h0ACA;
defparam \my_processor|data_writeReg[30]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[30]~124 (
// Equation(s):
// \my_processor|data_writeReg[30]~124_combout  = (\my_processor|ALUOper|Add0~60_combout  & ((\my_processor|data_writeReg[1]~122_combout ) # ((\my_processor|data_writeReg[30]~123_combout  & !\my_processor|ALUOper|Selector0~2_combout )))) # 
// (!\my_processor|ALUOper|Add0~60_combout  & (((\my_processor|data_writeReg[30]~123_combout  & !\my_processor|ALUOper|Selector0~2_combout ))))

	.dataa(\my_processor|ALUOper|Add0~60_combout ),
	.datab(\my_processor|data_writeReg[1]~122_combout ),
	.datac(\my_processor|data_writeReg[30]~123_combout ),
	.datad(\my_processor|ALUOper|Selector0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~124 .lut_mask = 16'h88F8;
defparam \my_processor|data_writeReg[30]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[30]~125 (
// Equation(s):
// \my_processor|data_writeReg[30]~125_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[30]~124_combout  & \my_processor|data_writeReg[2]~61_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [30] & (\my_processor|data_writeReg[30]~124_combout  & (\my_processor|data_writeReg[2]~61_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|data_writeReg[30]~124_combout ),
	.datac(\my_processor|data_writeReg[2]~61_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~125 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[30]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[30]~126 (
// Equation(s):
// \my_processor|data_writeReg[30]~126_combout  = (\my_processor|data_writeReg[30]~125_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[30]~125_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~126 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[30]~126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~126_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~161 (
// Equation(s):
// \my_regfile|data_readRegA[30]~161_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [30])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~161 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[30]~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~162 (
// Equation(s):
// \my_regfile|data_readRegA[30]~162_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [30]) # ((!\my_regfile|bca|bitcheck[5]~15_combout ) # (!\my_processor|ctrl_readRegA[4]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~162 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[30]~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~163 (
// Equation(s):
// \my_regfile|data_readRegA[30]~163_combout  = (\my_regfile|data_readRegA[30]~161_combout  & (\my_regfile|data_readRegA[30]~162_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [30]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~161_combout ),
	.datab(\my_regfile|data_readRegA[30]~162_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[5]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~163 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[30]~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~164 (
// Equation(s):
// \my_regfile|data_readRegA[30]~164_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [30]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~164 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[30]~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~165 (
// Equation(s):
// \my_regfile|data_readRegA[30]~165_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[30]~164_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[30]~164_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~165 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[30]~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~166 (
// Equation(s):
// \my_regfile|data_readRegA[30]~166_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [30])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [30] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~166 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[30]~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~167 (
// Equation(s):
// \my_regfile|data_readRegA[30]~167_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [30] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~167 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~168 (
// Equation(s):
// \my_regfile|data_readRegA[30]~168_combout  = (\my_regfile|data_readRegA[30]~163_combout  & (\my_regfile|data_readRegA[30]~165_combout  & (\my_regfile|data_readRegA[30]~166_combout  & \my_regfile|data_readRegA[30]~167_combout )))

	.dataa(\my_regfile|data_readRegA[30]~163_combout ),
	.datab(\my_regfile|data_readRegA[30]~165_combout ),
	.datac(\my_regfile|data_readRegA[30]~166_combout ),
	.datad(\my_regfile|data_readRegA[30]~167_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~168 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~169 (
// Equation(s):
// \my_regfile|data_readRegA[30]~169_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [30] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~169 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~170 (
// Equation(s):
// \my_regfile|data_readRegA[30]~170_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [30] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~170 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~171 (
// Equation(s):
// \my_regfile|data_readRegA[30]~171_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [30] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~171 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~172 (
// Equation(s):
// \my_regfile|data_readRegA[30]~172_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [30] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~172 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~173 (
// Equation(s):
// \my_regfile|data_readRegA[30]~173_combout  = (\my_regfile|data_readRegA[30]~169_combout  & (\my_regfile|data_readRegA[30]~170_combout  & (\my_regfile|data_readRegA[30]~171_combout  & \my_regfile|data_readRegA[30]~172_combout )))

	.dataa(\my_regfile|data_readRegA[30]~169_combout ),
	.datab(\my_regfile|data_readRegA[30]~170_combout ),
	.datac(\my_regfile|data_readRegA[30]~171_combout ),
	.datad(\my_regfile|data_readRegA[30]~172_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~173 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~174 (
// Equation(s):
// \my_regfile|data_readRegA[30]~174_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [30] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~174 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~175 (
// Equation(s):
// \my_regfile|data_readRegA[30]~175_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [30])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [30] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~175 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[30]~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~176 (
// Equation(s):
// \my_regfile|data_readRegA[30]~176_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [30] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~176 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~177 (
// Equation(s):
// \my_regfile|data_readRegA[30]~177_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [30] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~177 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~178 (
// Equation(s):
// \my_regfile|data_readRegA[30]~178_combout  = (\my_regfile|data_readRegA[30]~174_combout  & (\my_regfile|data_readRegA[30]~175_combout  & (\my_regfile|data_readRegA[30]~176_combout  & \my_regfile|data_readRegA[30]~177_combout )))

	.dataa(\my_regfile|data_readRegA[30]~174_combout ),
	.datab(\my_regfile|data_readRegA[30]~175_combout ),
	.datac(\my_regfile|data_readRegA[30]~176_combout ),
	.datad(\my_regfile|data_readRegA[30]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~178 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~179 (
// Equation(s):
// \my_regfile|data_readRegA[30]~179_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [30] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~179 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~180 (
// Equation(s):
// \my_regfile|data_readRegA[30]~180_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [30] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~180 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~181 (
// Equation(s):
// \my_regfile|data_readRegA[30]~181_combout  = (\my_regfile|data_readRegA[30]~179_combout  & (\my_regfile|data_readRegA[30]~180_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [30]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[30]~179_combout ),
	.datab(\my_regfile|data_readRegA[30]~180_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~181 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[30]~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[30]~182 (
// Equation(s):
// \my_regfile|data_readRegA[30]~182_combout  = (\my_regfile|data_readRegA[30]~168_combout  & (\my_regfile|data_readRegA[30]~173_combout  & (\my_regfile|data_readRegA[30]~178_combout  & \my_regfile|data_readRegA[30]~181_combout )))

	.dataa(\my_regfile|data_readRegA[30]~168_combout ),
	.datab(\my_regfile|data_readRegA[30]~173_combout ),
	.datac(\my_regfile|data_readRegA[30]~178_combout ),
	.datad(\my_regfile|data_readRegA[30]~181_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~182 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[30]~14 (
// Equation(s):
// \my_processor|dataA[30]~14_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[30]~182_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[30]~182_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[30]~14 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[30]~15 (
// Equation(s):
// \my_processor|dataA[30]~15_combout  = (\my_processor|dataA[30]~14_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[30]~183_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[30]~14_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[30]~183_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[30]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[30]~15 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[30]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~62 (
// Equation(s):
// \my_processor|ALUOper|Add0~62_combout  = (\my_processor|dataA[31]~1_combout  & ((\my_processor|dataB[31]~0_combout  & (\my_processor|ALUOper|Add0~61  & VCC)) # (!\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add0~61 )))) # 
// (!\my_processor|dataA[31]~1_combout  & ((\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add0~61 )) # (!\my_processor|dataB[31]~0_combout  & ((\my_processor|ALUOper|Add0~61 ) # (GND)))))
// \my_processor|ALUOper|Add0~63  = CARRY((\my_processor|dataA[31]~1_combout  & (!\my_processor|dataB[31]~0_combout  & !\my_processor|ALUOper|Add0~61 )) # (!\my_processor|dataA[31]~1_combout  & ((!\my_processor|ALUOper|Add0~61 ) # 
// (!\my_processor|dataB[31]~0_combout ))))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~61 ),
	.combout(\my_processor|ALUOper|Add0~62_combout ),
	.cout(\my_processor|ALUOper|Add0~63 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~62 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~4 (
// Equation(s):
// \my_processor|ALUOper|Selector0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|ALUOper|ShiftLeft0~10_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|dataA[30]~15_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[30]~15_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~4 .lut_mask = 16'hAAC0;
defparam \my_processor|ALUOper|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~5 (
// Equation(s):
// \my_processor|ALUOper|Selector0~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~9_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|Selector0~4_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.datab(\my_processor|ALUOper|Selector0~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~5 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~6 (
// Equation(s):
// \my_processor|ALUOper|Selector0~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|ALUOper|Selector0~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~16_combout 
// ))))

	.dataa(\my_processor|ALUOper|Selector0~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~6 .lut_mask = 16'h00EA;
defparam \my_processor|ALUOper|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~13 (
// Equation(s):
// \my_processor|ALUOper|Selector0~13_combout  = (!\my_processor|aulOper[0]~1_combout  & ((\my_processor|ALUOper|Selector0~6_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|ALUOper|ShiftLeft0~33_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.datad(\my_processor|aulOper[0]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~13 .lut_mask = 16'h00EA;
defparam \my_processor|ALUOper|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~14 (
// Equation(s):
// \my_processor|ALUOper|Selector0~14_combout  = (\my_processor|aulOper[1]~2_combout  & (\my_processor|ALUOper|Add0~62_combout )) # (!\my_processor|aulOper[1]~2_combout  & (((\my_processor|ALUOper|Selector0~3_combout ) # 
// (\my_processor|ALUOper|Selector0~13_combout ))))

	.dataa(\my_processor|ALUOper|Add0~62_combout ),
	.datab(\my_processor|ALUOper|Selector0~3_combout ),
	.datac(\my_processor|ALUOper|Selector0~13_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~14 .lut_mask = 16'hAAFC;
defparam \my_processor|ALUOper|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~62 (
// Equation(s):
// \my_processor|ALUOper|Add1~62_combout  = (\my_processor|dataA[31]~1_combout  & ((\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add1~61 )) # (!\my_processor|dataB[31]~0_combout  & (\my_processor|ALUOper|Add1~61  & VCC)))) # 
// (!\my_processor|dataA[31]~1_combout  & ((\my_processor|dataB[31]~0_combout  & ((\my_processor|ALUOper|Add1~61 ) # (GND))) # (!\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add1~61 ))))
// \my_processor|ALUOper|Add1~63  = CARRY((\my_processor|dataA[31]~1_combout  & (\my_processor|dataB[31]~0_combout  & !\my_processor|ALUOper|Add1~61 )) # (!\my_processor|dataA[31]~1_combout  & ((\my_processor|dataB[31]~0_combout ) # 
// (!\my_processor|ALUOper|Add1~61 ))))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~61 ),
	.combout(\my_processor|ALUOper|Add1~62_combout ),
	.cout(\my_processor|ALUOper|Add1~63 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~62 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~10 (
// Equation(s):
// \my_processor|ALUOper|Selector0~10_combout  = (\my_processor|dataA[31]~1_combout  & ((\my_processor|aulOper[0]~1_combout ) # ((\my_processor|dataB[31]~0_combout  & \my_processor|aulOper[1]~2_combout )))) # (!\my_processor|dataA[31]~1_combout  & 
// (\my_processor|aulOper[0]~1_combout  & ((\my_processor|dataB[31]~0_combout ) # (!\my_processor|aulOper[1]~2_combout ))))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~10 .lut_mask = 16'hE8F0;
defparam \my_processor|ALUOper|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~11 (
// Equation(s):
// \my_processor|ALUOper|Selector0~11_combout  = (\my_processor|aulOper[1]~2_combout  & (((\my_processor|ALUOper|Selector0~10_combout )))) # (!\my_processor|aulOper[1]~2_combout  & ((\my_processor|ALUOper|Selector0~10_combout  & 
// (\my_processor|ALUOper|Add1~62_combout )) # (!\my_processor|ALUOper|Selector0~10_combout  & ((\my_processor|ALUOper|Add0~62_combout )))))

	.dataa(\my_processor|aulOper[1]~2_combout ),
	.datab(\my_processor|ALUOper|Add1~62_combout ),
	.datac(\my_processor|ALUOper|Add0~62_combout ),
	.datad(\my_processor|ALUOper|Selector0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~11 .lut_mask = 16'hEE50;
defparam \my_processor|ALUOper|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~12 (
// Equation(s):
// \my_processor|ALUOper|Selector0~12_combout  = (\my_processor|ALUOper|Selector0~2_combout  & (\my_processor|ALUOper|Add0~62_combout )) # (!\my_processor|ALUOper|Selector0~2_combout  & (((\my_processor|ALUOper|Selector0~11_combout  & 
// !\my_processor|aulOper[2]~0_combout ))))

	.dataa(\my_processor|ALUOper|Add0~62_combout ),
	.datab(\my_processor|ALUOper|Selector0~2_combout ),
	.datac(\my_processor|ALUOper|Selector0~11_combout ),
	.datad(\my_processor|aulOper[2]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~12 .lut_mask = 16'h88B8;
defparam \my_processor|ALUOper|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add1~64 (
// Equation(s):
// \my_processor|ALUOper|Add1~64_combout  = \my_processor|dataA[31]~1_combout  $ (\my_processor|dataB[31]~0_combout  $ (\my_processor|ALUOper|Add1~63 ))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|ALUOper|Add1~63 ),
	.combout(\my_processor|ALUOper|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~64 .lut_mask = 16'h9696;
defparam \my_processor|ALUOper|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Add0~64 (
// Equation(s):
// \my_processor|ALUOper|Add0~64_combout  = \my_processor|dataA[31]~1_combout  $ (\my_processor|dataB[31]~0_combout  $ (!\my_processor|ALUOper|Add0~63 ))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|ALUOper|Add0~63 ),
	.combout(\my_processor|ALUOper|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~64 .lut_mask = 16'h6969;
defparam \my_processor|ALUOper|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Decoder0~0 (
// Equation(s):
// \my_processor|ALUOper|Decoder0~0_combout  = (\my_processor|aulOper[0]~1_combout  & (!\my_processor|aulOper[2]~0_combout  & (!\my_processor|ALUOper|Selector0~2_combout  & !\my_processor|aulOper[1]~2_combout )))

	.dataa(\my_processor|aulOper[0]~1_combout ),
	.datab(\my_processor|aulOper[2]~0_combout ),
	.datac(\my_processor|ALUOper|Selector0~2_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Decoder0~0 .lut_mask = 16'h0002;
defparam \my_processor|ALUOper|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector32~0 (
// Equation(s):
// \my_processor|ALUOper|Selector32~0_combout  = (\my_processor|ALUOper|Decoder0~0_combout  & (\my_processor|ALUOper|Add1~64_combout )) # (!\my_processor|ALUOper|Decoder0~0_combout  & ((\my_processor|ALUOper|Add0~64_combout )))

	.dataa(\my_processor|ALUOper|Add1~64_combout ),
	.datab(\my_processor|ALUOper|Add0~64_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector32~0 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|overflow (
// Equation(s):
// \my_processor|ALUOper|overflow~combout  = \my_processor|ALUOper|Selector32~0_combout  $ (((\my_processor|ALUOper|Selector0~12_combout ) # ((\my_processor|ALUOper|Selector0~14_combout  & \my_processor|ALUOper|Selector0~15_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~14_combout ),
	.datab(\my_processor|ALUOper|Selector0~15_combout ),
	.datac(\my_processor|ALUOper|Selector0~12_combout ),
	.datad(\my_processor|ALUOper|Selector32~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|overflow~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|overflow .lut_mask = 16'h07F8;
defparam \my_processor|ALUOper|overflow .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[31]~305 (
// Equation(s):
// \my_processor|data_writeReg[31]~305_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_processor|checker|isLw~0_combout  & ((!\my_processor|isWRstatus~3_combout ) # (!\my_processor|ALUOper|overflow~combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (((!\my_processor|isWRstatus~3_combout ) # (!\my_processor|ALUOper|overflow~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_processor|ALUOper|overflow~combout ),
	.datad(\my_processor|isWRstatus~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~305 .lut_mask = 16'h0777;
defparam \my_processor|data_writeReg[31]~305 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~80 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~78_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~79_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~80 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~50 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~49_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~50 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~211 (
// Equation(s):
// \my_processor|data_writeReg[11]~211_combout  = (\my_processor|data_writeReg[10]~311_combout  & (((\my_processor|data_writeReg[10]~189_combout )))) # (!\my_processor|data_writeReg[10]~311_combout  & ((\my_processor|data_writeReg[10]~189_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~18_combout ))) # (!\my_processor|data_writeReg[10]~189_combout  & (\my_processor|ALUOper|ShiftLeft0~71_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.datac(\my_processor|data_writeReg[10]~311_combout ),
	.datad(\my_processor|data_writeReg[10]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~211 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[11]~211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~212 (
// Equation(s):
// \my_processor|data_writeReg[11]~212_combout  = (\my_processor|data_writeReg[10]~188_combout  & (((\my_processor|data_writeReg[11]~211_combout )))) # (!\my_processor|data_writeReg[10]~188_combout  & ((\my_processor|data_writeReg[11]~211_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~50_combout ))) # (!\my_processor|data_writeReg[11]~211_combout  & (\my_processor|ALUOper|ShiftRight0~80_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.datac(\my_processor|data_writeReg[10]~188_combout ),
	.datad(\my_processor|data_writeReg[11]~211_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~212 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[11]~212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~213 (
// Equation(s):
// \my_processor|data_writeReg[11]~213_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[4]~107_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[4]~107_combout  & 
// (\my_processor|data_writeReg[11]~212_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|ALUOper|Add1~22_combout )))))

	.dataa(\my_processor|data_writeReg[2]~69_combout ),
	.datab(\my_processor|data_writeReg[11]~212_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|ALUOper|Add1~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~213 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[11]~213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~214 (
// Equation(s):
// \my_processor|data_writeReg[11]~214_combout  = (\my_processor|dataA[11]~39_combout  & ((\my_processor|data_writeReg[11]~213_combout ) # ((\my_processor|dataB[11]~20_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[11]~39_combout  & (\my_processor|data_writeReg[11]~213_combout  & ((\my_processor|dataB[11]~20_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[11]~39_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(\my_processor|data_writeReg[11]~213_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~214 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[11]~214 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~215 (
// Equation(s):
// \my_processor|data_writeReg[11]~215_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~22_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[11]~214_combout )))

	.dataa(\my_processor|ALUOper|Add0~22_combout ),
	.datab(\my_processor|data_writeReg[11]~214_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~215 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[11]~215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~216 (
// Equation(s):
// \my_processor|data_writeReg[11]~216_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[31]~305_combout  & \my_processor|data_writeReg[11]~215_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|data_writeReg[31]~305_combout  & (\my_processor|data_writeReg[11]~215_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|data_writeReg[31]~305_combout ),
	.datac(\my_processor|data_writeReg[11]~215_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~216 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[11]~216 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~217 (
// Equation(s):
// \my_processor|data_writeReg[11]~217_combout  = (\my_processor|data_writeReg[11]~216_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[11]~216_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~217 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[11]~217 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~217_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~425 (
// Equation(s):
// \my_regfile|data_readRegB[11]~425_combout  = ((\my_processor|ctrl_readRegB[4]~0_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [11])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [11])))) # 
// (!\my_regfile|bcb|bitcheck[17]~6_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.datac(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datad(\my_regfile|bcb|bitcheck[17]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~425 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegB[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~426 (
// Equation(s):
// \my_regfile|data_readRegB[11]~426_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # ((!\my_regfile|bcb|bitcheck[5]~9_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[21]~8_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # (!\my_regfile|bcb|bitcheck[5]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.datac(\my_regfile|bcb|bitcheck[5]~9_combout ),
	.datad(\my_regfile|bcb|bitcheck[21]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~426 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegB[11]~426 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~427 (
// Equation(s):
// \my_regfile|data_readRegB[11]~427_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [11]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~427 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~428 (
// Equation(s):
// \my_regfile|data_readRegB[11]~428_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [11])))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~428 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegB[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~429 (
// Equation(s):
// \my_regfile|data_readRegB[11]~429_combout  = (\my_regfile|data_readRegB[11]~425_combout  & (\my_regfile|data_readRegB[11]~426_combout  & (\my_regfile|data_readRegB[11]~427_combout  & \my_regfile|data_readRegB[11]~428_combout )))

	.dataa(\my_regfile|data_readRegB[11]~425_combout ),
	.datab(\my_regfile|data_readRegB[11]~426_combout ),
	.datac(\my_regfile|data_readRegB[11]~427_combout ),
	.datad(\my_regfile|data_readRegB[11]~428_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~429 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~430 (
// Equation(s):
// \my_regfile|data_readRegB[11]~430_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [11])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [11] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [11]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~430 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~431 (
// Equation(s):
// \my_regfile|data_readRegB[11]~431_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [11] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~431 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~431 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~432 (
// Equation(s):
// \my_regfile|data_readRegB[11]~432_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [11] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~432 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~432 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~433 (
// Equation(s):
// \my_regfile|data_readRegB[11]~433_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [11] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~433 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~433 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~434 (
// Equation(s):
// \my_regfile|data_readRegB[11]~434_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [11] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~434 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~434 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~435 (
// Equation(s):
// \my_regfile|data_readRegB[11]~435_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [11] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [11] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~435 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[11]~435 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~436 (
// Equation(s):
// \my_regfile|data_readRegB[11]~436_combout  = (\my_regfile|data_readRegB[11]~432_combout  & (\my_regfile|data_readRegB[11]~433_combout  & (\my_regfile|data_readRegB[11]~434_combout  & \my_regfile|data_readRegB[11]~435_combout )))

	.dataa(\my_regfile|data_readRegB[11]~432_combout ),
	.datab(\my_regfile|data_readRegB[11]~433_combout ),
	.datac(\my_regfile|data_readRegB[11]~434_combout ),
	.datad(\my_regfile|data_readRegB[11]~435_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~436 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~436 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[11]~437 (
// Equation(s):
// \my_regfile|data_readRegB[11]~437_combout  = (\my_regfile|data_readRegB[11]~429_combout  & (\my_regfile|data_readRegB[11]~430_combout  & (\my_regfile|data_readRegB[11]~431_combout  & \my_regfile|data_readRegB[11]~436_combout )))

	.dataa(\my_regfile|data_readRegB[11]~429_combout ),
	.datab(\my_regfile|data_readRegB[11]~430_combout ),
	.datac(\my_regfile|data_readRegB[11]~431_combout ),
	.datad(\my_regfile|data_readRegB[11]~436_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~437 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[11]~437 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[11]~38 (
// Equation(s):
// \my_processor|dataA[11]~38_combout  = ((\my_regfile|data_readRegB[11]~437_combout  & (\my_regfile|data_readRegB[11]~442_combout  & \my_regfile|data_readRegB[11]~445_combout ))) # (!\my_regfile|data_readRegB[31]~33_combout )

	.dataa(\my_regfile|data_readRegB[11]~437_combout ),
	.datab(\my_regfile|data_readRegB[11]~442_combout ),
	.datac(\my_regfile|data_readRegB[11]~445_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[11]~38 .lut_mask = 16'h80FF;
defparam \my_processor|dataA[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[11]~39 (
// Equation(s):
// \my_processor|dataA[11]~39_combout  = (\my_processor|checker|isI~combout  & (\my_processor|dataA[11]~38_combout )) # (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegA[11]~441_combout ) # (!\my_regfile|data_readRegA[31]~33_combout ))))

	.dataa(\my_processor|dataA[11]~38_combout ),
	.datab(\my_regfile|data_readRegA[11]~441_combout ),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[11]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[11]~39 .lut_mask = 16'hAACF;
defparam \my_processor|dataA[11]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~14 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~14_combout  = (\my_processor|dataA[7]~65_combout  & ((\my_processor|dataB[7]~24_combout  & (\my_processor|getDmemAddr|Add0~13  & VCC)) # (!\my_processor|dataB[7]~24_combout  & (!\my_processor|getDmemAddr|Add0~13 )))) # 
// (!\my_processor|dataA[7]~65_combout  & ((\my_processor|dataB[7]~24_combout  & (!\my_processor|getDmemAddr|Add0~13 )) # (!\my_processor|dataB[7]~24_combout  & ((\my_processor|getDmemAddr|Add0~13 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~15  = CARRY((\my_processor|dataA[7]~65_combout  & (!\my_processor|dataB[7]~24_combout  & !\my_processor|getDmemAddr|Add0~13 )) # (!\my_processor|dataA[7]~65_combout  & ((!\my_processor|getDmemAddr|Add0~13 ) # 
// (!\my_processor|dataB[7]~24_combout ))))

	.dataa(\my_processor|dataA[7]~65_combout ),
	.datab(\my_processor|dataB[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~13 ),
	.combout(\my_processor|getDmemAddr|Add0~14_combout ),
	.cout(\my_processor|getDmemAddr|Add0~15 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~16 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~16_combout  = ((\my_processor|dataA[8]~33_combout  $ (\my_processor|dataB[8]~23_combout  $ (!\my_processor|getDmemAddr|Add0~15 )))) # (GND)
// \my_processor|getDmemAddr|Add0~17  = CARRY((\my_processor|dataA[8]~33_combout  & ((\my_processor|dataB[8]~23_combout ) # (!\my_processor|getDmemAddr|Add0~15 ))) # (!\my_processor|dataA[8]~33_combout  & (\my_processor|dataB[8]~23_combout  & 
// !\my_processor|getDmemAddr|Add0~15 )))

	.dataa(\my_processor|dataA[8]~33_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~15 ),
	.combout(\my_processor|getDmemAddr|Add0~16_combout ),
	.cout(\my_processor|getDmemAddr|Add0~17 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~18 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~18_combout  = (\my_processor|dataA[9]~37_combout  & ((\my_processor|dataB[9]~22_combout  & (\my_processor|getDmemAddr|Add0~17  & VCC)) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|getDmemAddr|Add0~17 )))) # 
// (!\my_processor|dataA[9]~37_combout  & ((\my_processor|dataB[9]~22_combout  & (!\my_processor|getDmemAddr|Add0~17 )) # (!\my_processor|dataB[9]~22_combout  & ((\my_processor|getDmemAddr|Add0~17 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~19  = CARRY((\my_processor|dataA[9]~37_combout  & (!\my_processor|dataB[9]~22_combout  & !\my_processor|getDmemAddr|Add0~17 )) # (!\my_processor|dataA[9]~37_combout  & ((!\my_processor|getDmemAddr|Add0~17 ) # 
// (!\my_processor|dataB[9]~22_combout ))))

	.dataa(\my_processor|dataA[9]~37_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~17 ),
	.combout(\my_processor|getDmemAddr|Add0~18_combout ),
	.cout(\my_processor|getDmemAddr|Add0~19 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~20 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~20_combout  = ((\my_processor|dataA[10]~35_combout  $ (\my_processor|dataB[10]~21_combout  $ (!\my_processor|getDmemAddr|Add0~19 )))) # (GND)
// \my_processor|getDmemAddr|Add0~21  = CARRY((\my_processor|dataA[10]~35_combout  & ((\my_processor|dataB[10]~21_combout ) # (!\my_processor|getDmemAddr|Add0~19 ))) # (!\my_processor|dataA[10]~35_combout  & (\my_processor|dataB[10]~21_combout  & 
// !\my_processor|getDmemAddr|Add0~19 )))

	.dataa(\my_processor|dataA[10]~35_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~19 ),
	.combout(\my_processor|getDmemAddr|Add0~20_combout ),
	.cout(\my_processor|getDmemAddr|Add0~21 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~22 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~22_combout  = \my_processor|dataA[11]~39_combout  $ (\my_processor|dataB[11]~20_combout  $ (\my_processor|getDmemAddr|Add0~21 ))

	.dataa(\my_processor|dataA[11]~39_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|getDmemAddr|Add0~21 ),
	.combout(\my_processor|getDmemAddr|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~22 .lut_mask = 16'h9696;
defparam \my_processor|getDmemAddr|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[11]~23 (
// Equation(s):
// \my_processor|address_dmem[11]~23_combout  = (\my_processor|getDmemAddr|Add0~22_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[11]~23 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[10]~43_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~70 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~69_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~70 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~71 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[13]~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[11]~39_combout )))

	.dataa(\my_processor|dataA[13]~45_combout ),
	.datab(\my_processor|dataA[11]~39_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~71 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~73 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~71_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~72_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~73 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~74 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~70_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~73_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~74 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~197 (
// Equation(s):
// \my_processor|data_writeReg[10]~197_combout  = (\my_processor|data_writeReg[10]~311_combout  & (((\my_processor|data_writeReg[10]~189_combout )))) # (!\my_processor|data_writeReg[10]~311_combout  & ((\my_processor|data_writeReg[10]~189_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~22_combout ))) # (!\my_processor|data_writeReg[10]~189_combout  & (\my_processor|ALUOper|ShiftLeft0~85_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.datac(\my_processor|data_writeReg[10]~311_combout ),
	.datad(\my_processor|data_writeReg[10]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~197 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[10]~197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~198 (
// Equation(s):
// \my_processor|data_writeReg[10]~198_combout  = (\my_processor|data_writeReg[10]~188_combout  & (((\my_processor|data_writeReg[10]~197_combout )))) # (!\my_processor|data_writeReg[10]~188_combout  & ((\my_processor|data_writeReg[10]~197_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~33_combout ))) # (!\my_processor|data_writeReg[10]~197_combout  & (\my_processor|ALUOper|ShiftRight0~74_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.datac(\my_processor|data_writeReg[10]~188_combout ),
	.datad(\my_processor|data_writeReg[10]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~198 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[10]~198 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~199 (
// Equation(s):
// \my_processor|data_writeReg[10]~199_combout  = (\my_processor|dataA[10]~35_combout  & ((\my_processor|data_writeReg[4]~107_combout ) # ((\my_processor|dataB[10]~21_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[10]~35_combout  & (\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|dataB[10]~21_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[10]~35_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~199 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[10]~199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~200 (
// Equation(s):
// \my_processor|data_writeReg[10]~200_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[10]~199_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[10]~199_combout  & 
// ((\my_processor|data_writeReg[10]~198_combout ))) # (!\my_processor|data_writeReg[10]~199_combout  & (\my_processor|ALUOper|Add1~20_combout ))))

	.dataa(\my_processor|ALUOper|Add1~20_combout ),
	.datab(\my_processor|data_writeReg[10]~198_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(\my_processor|data_writeReg[10]~199_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~200 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[10]~200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~201 (
// Equation(s):
// \my_processor|data_writeReg[10]~201_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~20_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[10]~200_combout )))

	.dataa(\my_processor|ALUOper|Add0~20_combout ),
	.datab(\my_processor|data_writeReg[10]~200_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~201 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[10]~201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~202 (
// Equation(s):
// \my_processor|data_writeReg[10]~202_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[10]~201_combout  & 
// !\my_processor|isWRstatus~2_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[10]~201_combout ),
	.datad(\my_processor|isWRstatus~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~202 .lut_mask = 16'h88B8;
defparam \my_processor|data_writeReg[10]~202 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~203 (
// Equation(s):
// \my_processor|data_writeReg[10]~203_combout  = (\my_processor|data_writeReg[10]~202_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[10]~202_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~203 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[10]~203 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~203_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~378 (
// Equation(s):
// \my_regfile|data_readRegA[10]~378_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [10])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [10])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~378 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[10]~378 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~379 (
// Equation(s):
// \my_regfile|data_readRegA[10]~379_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [10])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [10] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [10]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~379 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[10]~379 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~380 (
// Equation(s):
// \my_regfile|data_readRegA[10]~380_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [10] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~380 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~380 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~381 (
// Equation(s):
// \my_regfile|data_readRegA[10]~381_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~381 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[10]~381 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~382 (
// Equation(s):
// \my_regfile|data_readRegA[10]~382_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [10]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~382 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[10]~382 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~383 (
// Equation(s):
// \my_regfile|data_readRegA[10]~383_combout  = (\my_regfile|data_readRegA[10]~381_combout  & (\my_regfile|data_readRegA[10]~382_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [10]))))

	.dataa(\my_regfile|data_readRegA[10]~381_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.datad(\my_regfile|data_readRegA[10]~382_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~383 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[10]~383 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~384 (
// Equation(s):
// \my_regfile|data_readRegA[10]~384_combout  = (\my_regfile|data_readRegA[10]~378_combout  & (\my_regfile|data_readRegA[10]~379_combout  & (\my_regfile|data_readRegA[10]~380_combout  & \my_regfile|data_readRegA[10]~383_combout )))

	.dataa(\my_regfile|data_readRegA[10]~378_combout ),
	.datab(\my_regfile|data_readRegA[10]~379_combout ),
	.datac(\my_regfile|data_readRegA[10]~380_combout ),
	.datad(\my_regfile|data_readRegA[10]~383_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~384 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~384 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~385 (
// Equation(s):
// \my_regfile|data_readRegA[10]~385_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [10] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~385 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~385 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~386 (
// Equation(s):
// \my_regfile|data_readRegA[10]~386_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [10] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~386 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~386 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~387 (
// Equation(s):
// \my_regfile|data_readRegA[10]~387_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [10] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~387 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~387 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~388 (
// Equation(s):
// \my_regfile|data_readRegA[10]~388_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [10] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~388 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~388 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~389 (
// Equation(s):
// \my_regfile|data_readRegA[10]~389_combout  = (\my_regfile|data_readRegA[10]~385_combout  & (\my_regfile|data_readRegA[10]~386_combout  & (\my_regfile|data_readRegA[10]~387_combout  & \my_regfile|data_readRegA[10]~388_combout )))

	.dataa(\my_regfile|data_readRegA[10]~385_combout ),
	.datab(\my_regfile|data_readRegA[10]~386_combout ),
	.datac(\my_regfile|data_readRegA[10]~387_combout ),
	.datad(\my_regfile|data_readRegA[10]~388_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~389 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~389 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~390 (
// Equation(s):
// \my_regfile|data_readRegA[10]~390_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [10] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~390 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~390 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~391 (
// Equation(s):
// \my_regfile|data_readRegA[10]~391_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [10])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [10] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [10]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~391 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[10]~391 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~392 (
// Equation(s):
// \my_regfile|data_readRegA[10]~392_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [10] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~392 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~392 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~393 (
// Equation(s):
// \my_regfile|data_readRegA[10]~393_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [10] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~393 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~393 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~394 (
// Equation(s):
// \my_regfile|data_readRegA[10]~394_combout  = (\my_regfile|data_readRegA[10]~390_combout  & (\my_regfile|data_readRegA[10]~391_combout  & (\my_regfile|data_readRegA[10]~392_combout  & \my_regfile|data_readRegA[10]~393_combout )))

	.dataa(\my_regfile|data_readRegA[10]~390_combout ),
	.datab(\my_regfile|data_readRegA[10]~391_combout ),
	.datac(\my_regfile|data_readRegA[10]~392_combout ),
	.datad(\my_regfile|data_readRegA[10]~393_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~394 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~394 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~395 (
// Equation(s):
// \my_regfile|data_readRegA[10]~395_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [10] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~395 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~395 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~396 (
// Equation(s):
// \my_regfile|data_readRegA[10]~396_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [10] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [10])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [10] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~396 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[10]~396 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~397 (
// Equation(s):
// \my_regfile|data_readRegA[10]~397_combout  = (\my_regfile|data_readRegA[10]~395_combout  & (\my_regfile|data_readRegA[10]~396_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [10]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[10]~395_combout ),
	.datab(\my_regfile|data_readRegA[10]~396_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~397 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[10]~397 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[10]~398 (
// Equation(s):
// \my_regfile|data_readRegA[10]~398_combout  = (\my_regfile|data_readRegA[10]~384_combout  & (\my_regfile|data_readRegA[10]~389_combout  & (\my_regfile|data_readRegA[10]~394_combout  & \my_regfile|data_readRegA[10]~397_combout )))

	.dataa(\my_regfile|data_readRegA[10]~384_combout ),
	.datab(\my_regfile|data_readRegA[10]~389_combout ),
	.datac(\my_regfile|data_readRegA[10]~394_combout ),
	.datad(\my_regfile|data_readRegA[10]~397_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~398 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~398 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[10]~34 (
// Equation(s):
// \my_processor|dataA[10]~34_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[10]~398_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[10]~398_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[10]~34 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[10]~35 (
// Equation(s):
// \my_processor|dataA[10]~35_combout  = (\my_processor|dataA[10]~34_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[10]~402_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[10]~34_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[10]~402_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[10]~35 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[10]~22 (
// Equation(s):
// \my_processor|address_dmem[10]~22_combout  = (\my_processor|getDmemAddr|Add0~20_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[10]~22 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[9]~42_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~77 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~75_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~76_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~77 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~204 (
// Equation(s):
// \my_processor|data_writeReg[9]~204_combout  = (\my_processor|data_writeReg[10]~311_combout  & (((\my_processor|data_writeReg[10]~189_combout )))) # (!\my_processor|data_writeReg[10]~311_combout  & ((\my_processor|data_writeReg[10]~189_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~15_combout ))) # (!\my_processor|data_writeReg[10]~189_combout  & (\my_processor|ALUOper|ShiftLeft0~66_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.datac(\my_processor|data_writeReg[10]~311_combout ),
	.datad(\my_processor|data_writeReg[10]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~204 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[9]~204 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~205 (
// Equation(s):
// \my_processor|data_writeReg[9]~205_combout  = (\my_processor|data_writeReg[10]~188_combout  & (((\my_processor|data_writeReg[9]~204_combout )))) # (!\my_processor|data_writeReg[10]~188_combout  & ((\my_processor|data_writeReg[9]~204_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~45_combout ))) # (!\my_processor|data_writeReg[9]~204_combout  & (\my_processor|ALUOper|ShiftRight0~77_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.datac(\my_processor|data_writeReg[10]~188_combout ),
	.datad(\my_processor|data_writeReg[9]~204_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~205 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[9]~205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~206 (
// Equation(s):
// \my_processor|data_writeReg[9]~206_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[4]~107_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[4]~107_combout  & 
// (\my_processor|data_writeReg[9]~205_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|ALUOper|Add1~18_combout )))))

	.dataa(\my_processor|data_writeReg[2]~69_combout ),
	.datab(\my_processor|data_writeReg[9]~205_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|ALUOper|Add1~18_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~206 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[9]~206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~207 (
// Equation(s):
// \my_processor|data_writeReg[9]~207_combout  = (\my_processor|dataA[9]~37_combout  & ((\my_processor|data_writeReg[9]~206_combout ) # ((\my_processor|dataB[9]~22_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[9]~37_combout  & (\my_processor|data_writeReg[9]~206_combout  & ((\my_processor|dataB[9]~22_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[9]~37_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(\my_processor|data_writeReg[9]~206_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~207 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[9]~207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~208 (
// Equation(s):
// \my_processor|data_writeReg[9]~208_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~18_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[9]~207_combout )))

	.dataa(\my_processor|ALUOper|Add0~18_combout ),
	.datab(\my_processor|data_writeReg[9]~207_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~208 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[9]~208 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~209 (
// Equation(s):
// \my_processor|data_writeReg[9]~209_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[31]~305_combout  & \my_processor|data_writeReg[9]~208_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|data_writeReg[31]~305_combout  & (\my_processor|data_writeReg[9]~208_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|data_writeReg[31]~305_combout ),
	.datac(\my_processor|data_writeReg[9]~208_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~209 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[9]~209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~210 (
// Equation(s):
// \my_processor|data_writeReg[9]~210_combout  = (\my_processor|data_writeReg[9]~209_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[9]~209_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~210 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[9]~210 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~210_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~399 (
// Equation(s):
// \my_regfile|data_readRegA[9]~399_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [9])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [9])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~399 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[9]~399 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~400 (
// Equation(s):
// \my_regfile|data_readRegA[9]~400_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [9])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [9] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [9]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~400 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[9]~400 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~401 (
// Equation(s):
// \my_regfile|data_readRegA[9]~401_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [9] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~401 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~401 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~402 (
// Equation(s):
// \my_regfile|data_readRegA[9]~402_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [9]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [9]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~402 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[9]~402 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~403 (
// Equation(s):
// \my_regfile|data_readRegA[9]~403_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [9]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~403 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[9]~403 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~404 (
// Equation(s):
// \my_regfile|data_readRegA[9]~404_combout  = (\my_regfile|data_readRegA[9]~402_combout  & (\my_regfile|data_readRegA[9]~403_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [9]))))

	.dataa(\my_regfile|data_readRegA[9]~402_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.datad(\my_regfile|data_readRegA[9]~403_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~404 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[9]~404 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~405 (
// Equation(s):
// \my_regfile|data_readRegA[9]~405_combout  = (\my_regfile|data_readRegA[9]~399_combout  & (\my_regfile|data_readRegA[9]~400_combout  & (\my_regfile|data_readRegA[9]~401_combout  & \my_regfile|data_readRegA[9]~404_combout )))

	.dataa(\my_regfile|data_readRegA[9]~399_combout ),
	.datab(\my_regfile|data_readRegA[9]~400_combout ),
	.datac(\my_regfile|data_readRegA[9]~401_combout ),
	.datad(\my_regfile|data_readRegA[9]~404_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~405 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~405 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~406 (
// Equation(s):
// \my_regfile|data_readRegA[9]~406_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [9] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~406 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~406 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~407 (
// Equation(s):
// \my_regfile|data_readRegA[9]~407_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [9] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~407 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~407 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~408 (
// Equation(s):
// \my_regfile|data_readRegA[9]~408_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [9] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~408 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~408 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~409 (
// Equation(s):
// \my_regfile|data_readRegA[9]~409_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [9] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~409 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~409 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~410 (
// Equation(s):
// \my_regfile|data_readRegA[9]~410_combout  = (\my_regfile|data_readRegA[9]~406_combout  & (\my_regfile|data_readRegA[9]~407_combout  & (\my_regfile|data_readRegA[9]~408_combout  & \my_regfile|data_readRegA[9]~409_combout )))

	.dataa(\my_regfile|data_readRegA[9]~406_combout ),
	.datab(\my_regfile|data_readRegA[9]~407_combout ),
	.datac(\my_regfile|data_readRegA[9]~408_combout ),
	.datad(\my_regfile|data_readRegA[9]~409_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~410 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~410 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~411 (
// Equation(s):
// \my_regfile|data_readRegA[9]~411_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [9] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~411 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~411 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~412 (
// Equation(s):
// \my_regfile|data_readRegA[9]~412_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [9])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [9] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [9]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~412 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[9]~412 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~413 (
// Equation(s):
// \my_regfile|data_readRegA[9]~413_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [9] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~413 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~413 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~414 (
// Equation(s):
// \my_regfile|data_readRegA[9]~414_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [9] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~414 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~414 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~415 (
// Equation(s):
// \my_regfile|data_readRegA[9]~415_combout  = (\my_regfile|data_readRegA[9]~411_combout  & (\my_regfile|data_readRegA[9]~412_combout  & (\my_regfile|data_readRegA[9]~413_combout  & \my_regfile|data_readRegA[9]~414_combout )))

	.dataa(\my_regfile|data_readRegA[9]~411_combout ),
	.datab(\my_regfile|data_readRegA[9]~412_combout ),
	.datac(\my_regfile|data_readRegA[9]~413_combout ),
	.datad(\my_regfile|data_readRegA[9]~414_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~415 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~415 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~416 (
// Equation(s):
// \my_regfile|data_readRegA[9]~416_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [9] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~416 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~416 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~417 (
// Equation(s):
// \my_regfile|data_readRegA[9]~417_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [9] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [9])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~417 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~417 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~418 (
// Equation(s):
// \my_regfile|data_readRegA[9]~418_combout  = (\my_regfile|data_readRegA[9]~416_combout  & (\my_regfile|data_readRegA[9]~417_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [9]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[9]~416_combout ),
	.datab(\my_regfile|data_readRegA[9]~417_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~418 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[9]~418 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[9]~419 (
// Equation(s):
// \my_regfile|data_readRegA[9]~419_combout  = (\my_regfile|data_readRegA[9]~405_combout  & (\my_regfile|data_readRegA[9]~410_combout  & (\my_regfile|data_readRegA[9]~415_combout  & \my_regfile|data_readRegA[9]~418_combout )))

	.dataa(\my_regfile|data_readRegA[9]~405_combout ),
	.datab(\my_regfile|data_readRegA[9]~410_combout ),
	.datac(\my_regfile|data_readRegA[9]~415_combout ),
	.datad(\my_regfile|data_readRegA[9]~418_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~419 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~419 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[9]~36 (
// Equation(s):
// \my_processor|dataA[9]~36_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[9]~419_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[9]~419_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[9]~36 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[9]~37 (
// Equation(s):
// \my_processor|dataA[9]~37_combout  = (\my_processor|dataA[9]~36_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[9]~424_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[9]~36_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[9]~424_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[9]~37 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[9]~21 (
// Equation(s):
// \my_processor|address_dmem[9]~21_combout  = (\my_processor|getDmemAddr|Add0~18_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[9]~21 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[8]~41_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~63 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~62_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~63 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~64 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[11]~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~37_combout )))

	.dataa(\my_processor|dataA[11]~39_combout ),
	.datab(\my_processor|dataA[9]~37_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~64 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~65 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[10]~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[8]~33_combout )))

	.dataa(\my_processor|dataA[10]~35_combout ),
	.datab(\my_processor|dataA[8]~33_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~65 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~66 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~65_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~66 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~67 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~66_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~67 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~190 (
// Equation(s):
// \my_processor|data_writeReg[8]~190_combout  = (\my_processor|data_writeReg[10]~311_combout  & (((\my_processor|data_writeReg[10]~189_combout )))) # (!\my_processor|data_writeReg[10]~311_combout  & ((\my_processor|data_writeReg[10]~189_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~9_combout ))) # (!\my_processor|data_writeReg[10]~189_combout  & (\my_processor|ALUOper|ShiftLeft0~50_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.datac(\my_processor|data_writeReg[10]~311_combout ),
	.datad(\my_processor|data_writeReg[10]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~190 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[8]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~191 (
// Equation(s):
// \my_processor|data_writeReg[8]~191_combout  = (\my_processor|data_writeReg[10]~188_combout  & (((\my_processor|data_writeReg[8]~190_combout )))) # (!\my_processor|data_writeReg[10]~188_combout  & ((\my_processor|data_writeReg[8]~190_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~41_combout ))) # (!\my_processor|data_writeReg[8]~190_combout  & (\my_processor|ALUOper|ShiftRight0~67_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.datac(\my_processor|data_writeReg[10]~188_combout ),
	.datad(\my_processor|data_writeReg[8]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~191 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[8]~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~192 (
// Equation(s):
// \my_processor|data_writeReg[8]~192_combout  = (\my_processor|dataA[8]~33_combout  & ((\my_processor|data_writeReg[4]~107_combout ) # ((\my_processor|dataB[8]~23_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[8]~33_combout  & (\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|dataB[8]~23_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[8]~33_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~192 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[8]~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~193 (
// Equation(s):
// \my_processor|data_writeReg[8]~193_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[8]~192_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[8]~192_combout  & 
// ((\my_processor|data_writeReg[8]~191_combout ))) # (!\my_processor|data_writeReg[8]~192_combout  & (\my_processor|ALUOper|Add1~16_combout ))))

	.dataa(\my_processor|ALUOper|Add1~16_combout ),
	.datab(\my_processor|data_writeReg[8]~191_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(\my_processor|data_writeReg[8]~192_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~193 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[8]~193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~194 (
// Equation(s):
// \my_processor|data_writeReg[8]~194_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~16_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[8]~193_combout )))

	.dataa(\my_processor|ALUOper|Add0~16_combout ),
	.datab(\my_processor|data_writeReg[8]~193_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~194 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[8]~194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~195 (
// Equation(s):
// \my_processor|data_writeReg[8]~195_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[8]~194_combout  & 
// !\my_processor|isWRstatus~2_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[8]~194_combout ),
	.datad(\my_processor|isWRstatus~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~195 .lut_mask = 16'h88B8;
defparam \my_processor|data_writeReg[8]~195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~196 (
// Equation(s):
// \my_processor|data_writeReg[8]~196_combout  = (\my_processor|data_writeReg[8]~195_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[8]~195_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~196 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[8]~196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~196_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~357 (
// Equation(s):
// \my_regfile|data_readRegA[8]~357_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [8])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [8])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~357 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[8]~357 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~358 (
// Equation(s):
// \my_regfile|data_readRegA[8]~358_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [8])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [8] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [8]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~358 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[8]~358 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~359 (
// Equation(s):
// \my_regfile|data_readRegA[8]~359_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [8] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~359 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~359 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~360 (
// Equation(s):
// \my_regfile|data_readRegA[8]~360_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [8]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~360 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[8]~360 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~361 (
// Equation(s):
// \my_regfile|data_readRegA[8]~361_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~361 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[8]~361 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~362 (
// Equation(s):
// \my_regfile|data_readRegA[8]~362_combout  = (\my_regfile|data_readRegA[8]~360_combout  & (\my_regfile|data_readRegA[8]~361_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [8]))))

	.dataa(\my_regfile|data_readRegA[8]~360_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.datad(\my_regfile|data_readRegA[8]~361_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~362 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[8]~362 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~363 (
// Equation(s):
// \my_regfile|data_readRegA[8]~363_combout  = (\my_regfile|data_readRegA[8]~357_combout  & (\my_regfile|data_readRegA[8]~358_combout  & (\my_regfile|data_readRegA[8]~359_combout  & \my_regfile|data_readRegA[8]~362_combout )))

	.dataa(\my_regfile|data_readRegA[8]~357_combout ),
	.datab(\my_regfile|data_readRegA[8]~358_combout ),
	.datac(\my_regfile|data_readRegA[8]~359_combout ),
	.datad(\my_regfile|data_readRegA[8]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~363 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~363 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~364 (
// Equation(s):
// \my_regfile|data_readRegA[8]~364_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [8] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~364 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~364 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~365 (
// Equation(s):
// \my_regfile|data_readRegA[8]~365_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [8] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~365 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~365 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~366 (
// Equation(s):
// \my_regfile|data_readRegA[8]~366_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [8] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~366 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~366 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~367 (
// Equation(s):
// \my_regfile|data_readRegA[8]~367_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [8] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~367 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~367 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~368 (
// Equation(s):
// \my_regfile|data_readRegA[8]~368_combout  = (\my_regfile|data_readRegA[8]~364_combout  & (\my_regfile|data_readRegA[8]~365_combout  & (\my_regfile|data_readRegA[8]~366_combout  & \my_regfile|data_readRegA[8]~367_combout )))

	.dataa(\my_regfile|data_readRegA[8]~364_combout ),
	.datab(\my_regfile|data_readRegA[8]~365_combout ),
	.datac(\my_regfile|data_readRegA[8]~366_combout ),
	.datad(\my_regfile|data_readRegA[8]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~368 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~368 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~369 (
// Equation(s):
// \my_regfile|data_readRegA[8]~369_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [8] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~369 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~369 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~370 (
// Equation(s):
// \my_regfile|data_readRegA[8]~370_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [8])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [8] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [8]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~370 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[8]~370 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~371 (
// Equation(s):
// \my_regfile|data_readRegA[8]~371_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [8] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~371 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~371 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~372 (
// Equation(s):
// \my_regfile|data_readRegA[8]~372_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [8] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~372 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~372 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~373 (
// Equation(s):
// \my_regfile|data_readRegA[8]~373_combout  = (\my_regfile|data_readRegA[8]~369_combout  & (\my_regfile|data_readRegA[8]~370_combout  & (\my_regfile|data_readRegA[8]~371_combout  & \my_regfile|data_readRegA[8]~372_combout )))

	.dataa(\my_regfile|data_readRegA[8]~369_combout ),
	.datab(\my_regfile|data_readRegA[8]~370_combout ),
	.datac(\my_regfile|data_readRegA[8]~371_combout ),
	.datad(\my_regfile|data_readRegA[8]~372_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~373 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~373 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~374 (
// Equation(s):
// \my_regfile|data_readRegA[8]~374_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [8] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~374 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~374 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~375 (
// Equation(s):
// \my_regfile|data_readRegA[8]~375_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [8] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~375 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~375 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~376 (
// Equation(s):
// \my_regfile|data_readRegA[8]~376_combout  = (\my_regfile|data_readRegA[8]~374_combout  & (\my_regfile|data_readRegA[8]~375_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [8]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[8]~374_combout ),
	.datab(\my_regfile|data_readRegA[8]~375_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~376 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[8]~376 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[8]~377 (
// Equation(s):
// \my_regfile|data_readRegA[8]~377_combout  = (\my_regfile|data_readRegA[8]~363_combout  & (\my_regfile|data_readRegA[8]~368_combout  & (\my_regfile|data_readRegA[8]~373_combout  & \my_regfile|data_readRegA[8]~376_combout )))

	.dataa(\my_regfile|data_readRegA[8]~363_combout ),
	.datab(\my_regfile|data_readRegA[8]~368_combout ),
	.datac(\my_regfile|data_readRegA[8]~373_combout ),
	.datad(\my_regfile|data_readRegA[8]~376_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~377 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~377 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[8]~32 (
// Equation(s):
// \my_processor|dataA[8]~32_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[8]~377_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[8]~377_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[8]~32 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[8]~33 (
// Equation(s):
// \my_processor|dataA[8]~33_combout  = (\my_processor|dataA[8]~32_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[8]~380_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[8]~32_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[8]~380_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[8]~33 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[8]~20 (
// Equation(s):
// \my_processor|address_dmem[8]~20_combout  = (\my_processor|getDmemAddr|Add0~16_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[8]~20 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[14]~47_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~82 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~32_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~70_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~82 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~225 (
// Equation(s):
// \my_processor|data_writeReg[14]~225_combout  = (\my_processor|data_writeReg[10]~311_combout  & (((\my_processor|data_writeReg[10]~189_combout )))) # (!\my_processor|data_writeReg[10]~311_combout  & ((\my_processor|data_writeReg[10]~189_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~26_combout ))) # (!\my_processor|data_writeReg[10]~189_combout  & (\my_processor|ALUOper|ShiftLeft0~98_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.datac(\my_processor|data_writeReg[10]~311_combout ),
	.datad(\my_processor|data_writeReg[10]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~225 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[14]~225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~226 (
// Equation(s):
// \my_processor|data_writeReg[14]~226_combout  = (\my_processor|data_writeReg[10]~188_combout  & (((\my_processor|data_writeReg[14]~225_combout )))) # (!\my_processor|data_writeReg[10]~188_combout  & ((\my_processor|data_writeReg[14]~225_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~55_combout ))) # (!\my_processor|data_writeReg[14]~225_combout  & (\my_processor|ALUOper|ShiftRight0~82_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.datac(\my_processor|data_writeReg[10]~188_combout ),
	.datad(\my_processor|data_writeReg[14]~225_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~226 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[14]~226 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~227 (
// Equation(s):
// \my_processor|data_writeReg[14]~227_combout  = (\my_processor|dataA[14]~43_combout  & ((\my_processor|data_writeReg[4]~107_combout ) # ((\my_processor|dataB[14]~17_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[14]~43_combout  & (\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|dataB[14]~17_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[14]~43_combout ),
	.datab(\my_processor|dataB[14]~17_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~227 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[14]~227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~228 (
// Equation(s):
// \my_processor|data_writeReg[14]~228_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[14]~227_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[14]~227_combout  & 
// ((\my_processor|data_writeReg[14]~226_combout ))) # (!\my_processor|data_writeReg[14]~227_combout  & (\my_processor|ALUOper|Add1~28_combout ))))

	.dataa(\my_processor|ALUOper|Add1~28_combout ),
	.datab(\my_processor|data_writeReg[14]~226_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(\my_processor|data_writeReg[14]~227_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~228 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[14]~228 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~229 (
// Equation(s):
// \my_processor|data_writeReg[14]~229_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~28_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[14]~228_combout )))

	.dataa(\my_processor|ALUOper|Add0~28_combout ),
	.datab(\my_processor|data_writeReg[14]~228_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~229 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[14]~229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~230 (
// Equation(s):
// \my_processor|data_writeReg[14]~230_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[14]~229_combout  & 
// !\my_processor|isWRstatus~2_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[14]~229_combout ),
	.datad(\my_processor|isWRstatus~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~230 .lut_mask = 16'h88B8;
defparam \my_processor|data_writeReg[14]~230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~231 (
// Equation(s):
// \my_processor|data_writeReg[14]~231_combout  = (\my_processor|data_writeReg[14]~230_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[14]~230_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~231 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[14]~231 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~231_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~464 (
// Equation(s):
// \my_regfile|data_readRegA[14]~464_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [14])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [14])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~464 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[14]~464 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~465 (
// Equation(s):
// \my_regfile|data_readRegA[14]~465_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [14])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [14] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [14]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~465 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[14]~465 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~466 (
// Equation(s):
// \my_regfile|data_readRegA[14]~466_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [14] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~466 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~466 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~467 (
// Equation(s):
// \my_regfile|data_readRegA[14]~467_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [14]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [14]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~467 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[14]~467 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~468 (
// Equation(s):
// \my_regfile|data_readRegA[14]~468_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [14]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~468 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[14]~468 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~469 (
// Equation(s):
// \my_regfile|data_readRegA[14]~469_combout  = (\my_regfile|data_readRegA[14]~467_combout  & (\my_regfile|data_readRegA[14]~468_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [14]))))

	.dataa(\my_regfile|data_readRegA[14]~467_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.datad(\my_regfile|data_readRegA[14]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~469 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[14]~469 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~470 (
// Equation(s):
// \my_regfile|data_readRegA[14]~470_combout  = (\my_regfile|data_readRegA[14]~464_combout  & (\my_regfile|data_readRegA[14]~465_combout  & (\my_regfile|data_readRegA[14]~466_combout  & \my_regfile|data_readRegA[14]~469_combout )))

	.dataa(\my_regfile|data_readRegA[14]~464_combout ),
	.datab(\my_regfile|data_readRegA[14]~465_combout ),
	.datac(\my_regfile|data_readRegA[14]~466_combout ),
	.datad(\my_regfile|data_readRegA[14]~469_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~470 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~470 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~471 (
// Equation(s):
// \my_regfile|data_readRegA[14]~471_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [14] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~471 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~471 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~472 (
// Equation(s):
// \my_regfile|data_readRegA[14]~472_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [14] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~472 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~472 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~473 (
// Equation(s):
// \my_regfile|data_readRegA[14]~473_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [14] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~473 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~473 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~474 (
// Equation(s):
// \my_regfile|data_readRegA[14]~474_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [14] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~474 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~474 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~475 (
// Equation(s):
// \my_regfile|data_readRegA[14]~475_combout  = (\my_regfile|data_readRegA[14]~471_combout  & (\my_regfile|data_readRegA[14]~472_combout  & (\my_regfile|data_readRegA[14]~473_combout  & \my_regfile|data_readRegA[14]~474_combout )))

	.dataa(\my_regfile|data_readRegA[14]~471_combout ),
	.datab(\my_regfile|data_readRegA[14]~472_combout ),
	.datac(\my_regfile|data_readRegA[14]~473_combout ),
	.datad(\my_regfile|data_readRegA[14]~474_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~475 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~475 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~476 (
// Equation(s):
// \my_regfile|data_readRegA[14]~476_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [14] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~476 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~476 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~477 (
// Equation(s):
// \my_regfile|data_readRegA[14]~477_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [14])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [14] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [14]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~477 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[14]~477 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~478 (
// Equation(s):
// \my_regfile|data_readRegA[14]~478_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [14] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~478 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~478 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~479 (
// Equation(s):
// \my_regfile|data_readRegA[14]~479_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [14] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~479 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~479 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~480 (
// Equation(s):
// \my_regfile|data_readRegA[14]~480_combout  = (\my_regfile|data_readRegA[14]~476_combout  & (\my_regfile|data_readRegA[14]~477_combout  & (\my_regfile|data_readRegA[14]~478_combout  & \my_regfile|data_readRegA[14]~479_combout )))

	.dataa(\my_regfile|data_readRegA[14]~476_combout ),
	.datab(\my_regfile|data_readRegA[14]~477_combout ),
	.datac(\my_regfile|data_readRegA[14]~478_combout ),
	.datad(\my_regfile|data_readRegA[14]~479_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~480 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~480 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~481 (
// Equation(s):
// \my_regfile|data_readRegA[14]~481_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [14] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~481 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~481 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~482 (
// Equation(s):
// \my_regfile|data_readRegA[14]~482_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [14] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~482 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~482 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~483 (
// Equation(s):
// \my_regfile|data_readRegA[14]~483_combout  = (\my_regfile|data_readRegA[14]~481_combout  & (\my_regfile|data_readRegA[14]~482_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [14]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[14]~481_combout ),
	.datab(\my_regfile|data_readRegA[14]~482_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~483 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[14]~483 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[14]~484 (
// Equation(s):
// \my_regfile|data_readRegA[14]~484_combout  = (\my_regfile|data_readRegA[14]~470_combout  & (\my_regfile|data_readRegA[14]~475_combout  & (\my_regfile|data_readRegA[14]~480_combout  & \my_regfile|data_readRegA[14]~483_combout )))

	.dataa(\my_regfile|data_readRegA[14]~470_combout ),
	.datab(\my_regfile|data_readRegA[14]~475_combout ),
	.datac(\my_regfile|data_readRegA[14]~480_combout ),
	.datad(\my_regfile|data_readRegA[14]~483_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~484 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~484 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[14]~42 (
// Equation(s):
// \my_processor|dataA[14]~42_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[14]~484_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[14]~484_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[14]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[14]~42 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[14]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[14]~43 (
// Equation(s):
// \my_processor|dataA[14]~43_combout  = (\my_processor|dataA[14]~42_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[14]~488_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[14]~42_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[14]~488_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[14]~43 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[14]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~62 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[14]~43_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[12]~41_combout )))

	.dataa(\my_processor|dataA[14]~43_combout ),
	.datab(\my_processor|dataA[12]~41_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~62 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~79 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~71_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~79 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~94 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[9]~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[7]~65_combout )))

	.dataa(\my_processor|dataA[9]~37_combout ),
	.datab(\my_processor|dataA[7]~65_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~94 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~96 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~94_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~96 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~300 (
// Equation(s):
// \my_processor|data_writeReg[7]~300_combout  = (\my_processor|data_writeReg[4]~62_combout  & (((!\my_processor|data_writeReg[1]~25_combout )))) # (!\my_processor|data_writeReg[4]~62_combout  & ((\my_processor|data_writeReg[1]~25_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~96_combout ))) # (!\my_processor|data_writeReg[1]~25_combout  & (\my_processor|ALUOper|ShiftRight0~84_combout ))))

	.dataa(\my_processor|data_writeReg[4]~62_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.datac(\my_processor|data_writeReg[1]~25_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~300 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[7]~300 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~301 (
// Equation(s):
// \my_processor|data_writeReg[7]~301_combout  = (\my_processor|data_writeReg[4]~62_combout  & ((\my_processor|data_writeReg[7]~300_combout  & ((\my_processor|ALUOper|ShiftRight0~60_combout ))) # (!\my_processor|data_writeReg[7]~300_combout  & 
// (\my_processor|ALUOper|ShiftRight0~79_combout )))) # (!\my_processor|data_writeReg[4]~62_combout  & (((\my_processor|data_writeReg[7]~300_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.datab(\my_processor|data_writeReg[4]~62_combout ),
	.datac(\my_processor|data_writeReg[7]~300_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~301 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[7]~301 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[7]~40 (
// Equation(s):
// \my_processor|data[7]~40_combout  = (\my_regfile|data_readRegA[7]~696_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[7]~696_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[7]~40 .lut_mask = 16'hAAFF;
defparam \my_processor|data[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[7]~40_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~280 (
// Equation(s):
// \my_processor|data_writeReg[4]~280_combout  = (\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[2]~66_combout  & (!\my_processor|isWRstatus~2_combout  & !\my_processor|data_writeReg[2]~72_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[2]~66_combout ),
	.datac(\my_processor|isWRstatus~2_combout ),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~280 .lut_mask = 16'hAAAE;
defparam \my_processor|data_writeReg[4]~280 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~302 (
// Equation(s):
// \my_processor|data_writeReg[7]~302_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[4]~280_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [7]))) # (!\my_processor|data_writeReg[4]~280_combout  & 
// (\my_processor|ALUOper|Add0~14_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[4]~280_combout ))))

	.dataa(\my_processor|ALUOper|Add0~14_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[4]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~302 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[7]~302 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~303 (
// Equation(s):
// \my_processor|data_writeReg[7]~303_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[7]~302_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[7]~302_combout  & 
// ((\my_processor|data_writeReg[7]~301_combout ))) # (!\my_processor|data_writeReg[7]~302_combout  & (\my_processor|data_writeReg[7]~299_combout ))))

	.dataa(\my_processor|data_writeReg[7]~299_combout ),
	.datab(\my_processor|data_writeReg[7]~301_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[7]~302_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~303 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[7]~303 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~304 (
// Equation(s):
// \my_processor|data_writeReg[7]~304_combout  = (\my_processor|data_writeReg[7]~303_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[7]~303_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~304 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[7]~304 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~304_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~675 (
// Equation(s):
// \my_regfile|data_readRegA[7]~675_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [7])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [7])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~675 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[7]~675 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~676 (
// Equation(s):
// \my_regfile|data_readRegA[7]~676_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [7]) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~676 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[7]~676 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~677 (
// Equation(s):
// \my_regfile|data_readRegA[7]~677_combout  = (\my_regfile|data_readRegA[7]~675_combout  & (\my_regfile|data_readRegA[7]~676_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [7]) # (!\my_regfile|bca|bitcheck[21]~16_combout ))))

	.dataa(\my_regfile|data_readRegA[7]~675_combout ),
	.datab(\my_regfile|data_readRegA[7]~676_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~677 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[7]~677 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~678 (
// Equation(s):
// \my_regfile|data_readRegA[7]~678_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [7]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~678 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[7]~678 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~679 (
// Equation(s):
// \my_regfile|data_readRegA[7]~679_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[7]~678_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [7]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[7]~678_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~679 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[7]~679 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~680 (
// Equation(s):
// \my_regfile|data_readRegA[7]~680_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [7])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [7] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [7]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~680 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[7]~680 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~681 (
// Equation(s):
// \my_regfile|data_readRegA[7]~681_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [7] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~681 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~681 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~682 (
// Equation(s):
// \my_regfile|data_readRegA[7]~682_combout  = (\my_regfile|data_readRegA[7]~677_combout  & (\my_regfile|data_readRegA[7]~679_combout  & (\my_regfile|data_readRegA[7]~680_combout  & \my_regfile|data_readRegA[7]~681_combout )))

	.dataa(\my_regfile|data_readRegA[7]~677_combout ),
	.datab(\my_regfile|data_readRegA[7]~679_combout ),
	.datac(\my_regfile|data_readRegA[7]~680_combout ),
	.datad(\my_regfile|data_readRegA[7]~681_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~682 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~682 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~683 (
// Equation(s):
// \my_regfile|data_readRegA[7]~683_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [7] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~683 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~683 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~684 (
// Equation(s):
// \my_regfile|data_readRegA[7]~684_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [7] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~684 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~684 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~685 (
// Equation(s):
// \my_regfile|data_readRegA[7]~685_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [7] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~685 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~685 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~686 (
// Equation(s):
// \my_regfile|data_readRegA[7]~686_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [7] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~686 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~686 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~687 (
// Equation(s):
// \my_regfile|data_readRegA[7]~687_combout  = (\my_regfile|data_readRegA[7]~683_combout  & (\my_regfile|data_readRegA[7]~684_combout  & (\my_regfile|data_readRegA[7]~685_combout  & \my_regfile|data_readRegA[7]~686_combout )))

	.dataa(\my_regfile|data_readRegA[7]~683_combout ),
	.datab(\my_regfile|data_readRegA[7]~684_combout ),
	.datac(\my_regfile|data_readRegA[7]~685_combout ),
	.datad(\my_regfile|data_readRegA[7]~686_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~687 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~687 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~688 (
// Equation(s):
// \my_regfile|data_readRegA[7]~688_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [7] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~688 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~688 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~689 (
// Equation(s):
// \my_regfile|data_readRegA[7]~689_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [7])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [7] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [7]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~689 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[7]~689 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~690 (
// Equation(s):
// \my_regfile|data_readRegA[7]~690_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [7] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~690 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~690 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~691 (
// Equation(s):
// \my_regfile|data_readRegA[7]~691_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [7] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~691 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~691 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~692 (
// Equation(s):
// \my_regfile|data_readRegA[7]~692_combout  = (\my_regfile|data_readRegA[7]~688_combout  & (\my_regfile|data_readRegA[7]~689_combout  & (\my_regfile|data_readRegA[7]~690_combout  & \my_regfile|data_readRegA[7]~691_combout )))

	.dataa(\my_regfile|data_readRegA[7]~688_combout ),
	.datab(\my_regfile|data_readRegA[7]~689_combout ),
	.datac(\my_regfile|data_readRegA[7]~690_combout ),
	.datad(\my_regfile|data_readRegA[7]~691_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~692 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~692 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~693 (
// Equation(s):
// \my_regfile|data_readRegA[7]~693_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [7] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~693 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~693 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~694 (
// Equation(s):
// \my_regfile|data_readRegA[7]~694_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [7] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~694 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~694 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~695 (
// Equation(s):
// \my_regfile|data_readRegA[7]~695_combout  = (\my_regfile|data_readRegA[7]~693_combout  & (\my_regfile|data_readRegA[7]~694_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [7]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[7]~693_combout ),
	.datab(\my_regfile|data_readRegA[7]~694_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~695 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[7]~695 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[7]~696 (
// Equation(s):
// \my_regfile|data_readRegA[7]~696_combout  = (\my_regfile|data_readRegA[7]~682_combout  & (\my_regfile|data_readRegA[7]~687_combout  & (\my_regfile|data_readRegA[7]~692_combout  & \my_regfile|data_readRegA[7]~695_combout )))

	.dataa(\my_regfile|data_readRegA[7]~682_combout ),
	.datab(\my_regfile|data_readRegA[7]~687_combout ),
	.datac(\my_regfile|data_readRegA[7]~692_combout ),
	.datad(\my_regfile|data_readRegA[7]~695_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~696 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~696 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[7]~64 (
// Equation(s):
// \my_processor|dataA[7]~64_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[7]~696_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[7]~696_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[7]~64 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[7]~65 (
// Equation(s):
// \my_processor|dataA[7]~65_combout  = (\my_processor|dataA[7]~64_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[7]~707_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[7]~64_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[7]~707_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[7]~65 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[7]~19 (
// Equation(s):
// \my_processor|address_dmem[7]~19_combout  = (\my_processor|getDmemAddr|Add0~14_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[7]~19 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[12]~45_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~218 (
// Equation(s):
// \my_processor|data_writeReg[12]~218_combout  = (\my_processor|data_writeReg[10]~311_combout  & (((\my_processor|data_writeReg[10]~189_combout )))) # (!\my_processor|data_writeReg[10]~311_combout  & ((\my_processor|data_writeReg[10]~189_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~23_combout ))) # (!\my_processor|data_writeReg[10]~189_combout  & (\my_processor|ALUOper|ShiftLeft0~88_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.datac(\my_processor|data_writeReg[10]~311_combout ),
	.datad(\my_processor|data_writeReg[10]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~218 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[12]~218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~219 (
// Equation(s):
// \my_processor|data_writeReg[12]~219_combout  = (\my_processor|data_writeReg[10]~188_combout  & (((\my_processor|data_writeReg[12]~218_combout )))) # (!\my_processor|data_writeReg[10]~188_combout  & ((\my_processor|data_writeReg[12]~218_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~53_combout ))) # (!\my_processor|data_writeReg[12]~218_combout  & (\my_processor|ALUOper|ShiftRight0~81_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.datac(\my_processor|data_writeReg[10]~188_combout ),
	.datad(\my_processor|data_writeReg[12]~218_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~219 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[12]~219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~220 (
// Equation(s):
// \my_processor|data_writeReg[12]~220_combout  = (\my_processor|dataA[12]~41_combout  & ((\my_processor|data_writeReg[4]~107_combout ) # ((\my_processor|dataB[12]~19_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[12]~41_combout  & (\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|dataB[12]~19_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[12]~41_combout ),
	.datab(\my_processor|dataB[12]~19_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~220 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[12]~220 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~221 (
// Equation(s):
// \my_processor|data_writeReg[12]~221_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[12]~220_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[12]~220_combout  & 
// ((\my_processor|data_writeReg[12]~219_combout ))) # (!\my_processor|data_writeReg[12]~220_combout  & (\my_processor|ALUOper|Add1~24_combout ))))

	.dataa(\my_processor|ALUOper|Add1~24_combout ),
	.datab(\my_processor|data_writeReg[12]~219_combout ),
	.datac(\my_processor|data_writeReg[2]~69_combout ),
	.datad(\my_processor|data_writeReg[12]~220_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~221 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[12]~221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~222 (
// Equation(s):
// \my_processor|data_writeReg[12]~222_combout  = (\my_processor|data_writeReg[2]~72_combout  & (\my_processor|ALUOper|Add0~24_combout )) # (!\my_processor|data_writeReg[2]~72_combout  & ((\my_processor|data_writeReg[12]~221_combout )))

	.dataa(\my_processor|ALUOper|Add0~24_combout ),
	.datab(\my_processor|data_writeReg[12]~221_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~222 .lut_mask = 16'hAACC;
defparam \my_processor|data_writeReg[12]~222 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~223 (
// Equation(s):
// \my_processor|data_writeReg[12]~223_combout  = (\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [12])) # (!\my_processor|checker|isLw~combout  & (((\my_processor|data_writeReg[12]~222_combout  & 
// !\my_processor|isWRstatus~2_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[12]~222_combout ),
	.datad(\my_processor|isWRstatus~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~223 .lut_mask = 16'h88B8;
defparam \my_processor|data_writeReg[12]~223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~224 (
// Equation(s):
// \my_processor|data_writeReg[12]~224_combout  = (\my_processor|data_writeReg[12]~223_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[12]~223_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~224 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[12]~224 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~224_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~442 (
// Equation(s):
// \my_regfile|data_readRegA[12]~442_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [12])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [12])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~442 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[12]~442 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~443 (
// Equation(s):
// \my_regfile|data_readRegA[12]~443_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [12]) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~443 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[12]~443 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~444 (
// Equation(s):
// \my_regfile|data_readRegA[12]~444_combout  = (\my_regfile|data_readRegA[12]~442_combout  & (\my_regfile|data_readRegA[12]~443_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [12]) # (!\my_regfile|bca|bitcheck[21]~16_combout ))))

	.dataa(\my_regfile|data_readRegA[12]~442_combout ),
	.datab(\my_regfile|data_readRegA[12]~443_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~444 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[12]~444 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~445 (
// Equation(s):
// \my_regfile|data_readRegA[12]~445_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [12]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~445 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[12]~445 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~446 (
// Equation(s):
// \my_regfile|data_readRegA[12]~446_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[12]~445_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [12]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[12]~445_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~446 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[12]~446 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~447 (
// Equation(s):
// \my_regfile|data_readRegA[12]~447_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [12])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [12] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [12]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~447 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[12]~447 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~448 (
// Equation(s):
// \my_regfile|data_readRegA[12]~448_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [12] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~448 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~448 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~449 (
// Equation(s):
// \my_regfile|data_readRegA[12]~449_combout  = (\my_regfile|data_readRegA[12]~444_combout  & (\my_regfile|data_readRegA[12]~446_combout  & (\my_regfile|data_readRegA[12]~447_combout  & \my_regfile|data_readRegA[12]~448_combout )))

	.dataa(\my_regfile|data_readRegA[12]~444_combout ),
	.datab(\my_regfile|data_readRegA[12]~446_combout ),
	.datac(\my_regfile|data_readRegA[12]~447_combout ),
	.datad(\my_regfile|data_readRegA[12]~448_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~449 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~449 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~450 (
// Equation(s):
// \my_regfile|data_readRegA[12]~450_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [12] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~450 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~450 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~451 (
// Equation(s):
// \my_regfile|data_readRegA[12]~451_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [12] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~451 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~451 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~452 (
// Equation(s):
// \my_regfile|data_readRegA[12]~452_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [12] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~452 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~452 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~453 (
// Equation(s):
// \my_regfile|data_readRegA[12]~453_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [12] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~453 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~453 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~454 (
// Equation(s):
// \my_regfile|data_readRegA[12]~454_combout  = (\my_regfile|data_readRegA[12]~450_combout  & (\my_regfile|data_readRegA[12]~451_combout  & (\my_regfile|data_readRegA[12]~452_combout  & \my_regfile|data_readRegA[12]~453_combout )))

	.dataa(\my_regfile|data_readRegA[12]~450_combout ),
	.datab(\my_regfile|data_readRegA[12]~451_combout ),
	.datac(\my_regfile|data_readRegA[12]~452_combout ),
	.datad(\my_regfile|data_readRegA[12]~453_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~454 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~454 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~455 (
// Equation(s):
// \my_regfile|data_readRegA[12]~455_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [12] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~455 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~455 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~456 (
// Equation(s):
// \my_regfile|data_readRegA[12]~456_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [12])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [12] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [12]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~456 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[12]~456 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~457 (
// Equation(s):
// \my_regfile|data_readRegA[12]~457_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [12] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~457 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~457 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~458 (
// Equation(s):
// \my_regfile|data_readRegA[12]~458_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [12] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~458 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~458 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~459 (
// Equation(s):
// \my_regfile|data_readRegA[12]~459_combout  = (\my_regfile|data_readRegA[12]~455_combout  & (\my_regfile|data_readRegA[12]~456_combout  & (\my_regfile|data_readRegA[12]~457_combout  & \my_regfile|data_readRegA[12]~458_combout )))

	.dataa(\my_regfile|data_readRegA[12]~455_combout ),
	.datab(\my_regfile|data_readRegA[12]~456_combout ),
	.datac(\my_regfile|data_readRegA[12]~457_combout ),
	.datad(\my_regfile|data_readRegA[12]~458_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~459 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~459 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~460 (
// Equation(s):
// \my_regfile|data_readRegA[12]~460_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [12] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~460 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~460 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~461 (
// Equation(s):
// \my_regfile|data_readRegA[12]~461_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [12] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~461 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~461 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~462 (
// Equation(s):
// \my_regfile|data_readRegA[12]~462_combout  = (\my_regfile|data_readRegA[12]~460_combout  & (\my_regfile|data_readRegA[12]~461_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [12]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[12]~460_combout ),
	.datab(\my_regfile|data_readRegA[12]~461_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~462 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[12]~462 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[12]~463 (
// Equation(s):
// \my_regfile|data_readRegA[12]~463_combout  = (\my_regfile|data_readRegA[12]~449_combout  & (\my_regfile|data_readRegA[12]~454_combout  & (\my_regfile|data_readRegA[12]~459_combout  & \my_regfile|data_readRegA[12]~462_combout )))

	.dataa(\my_regfile|data_readRegA[12]~449_combout ),
	.datab(\my_regfile|data_readRegA[12]~454_combout ),
	.datac(\my_regfile|data_readRegA[12]~459_combout ),
	.datad(\my_regfile|data_readRegA[12]~462_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~463 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~463 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[12]~40 (
// Equation(s):
// \my_processor|dataA[12]~40_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[12]~463_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[12]~463_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[12]~40 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[12]~41 (
// Equation(s):
// \my_processor|dataA[12]~41_combout  = (\my_processor|dataA[12]~40_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[12]~467_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[12]~40_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[12]~467_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[12]~41 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~72 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[12]~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[10]~35_combout )))

	.dataa(\my_processor|dataA[12]~41_combout ),
	.datab(\my_processor|dataA[10]~35_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~72 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~76 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~72_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~64_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~76 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~90 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[8]~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[7]~65_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[8]~33_combout ),
	.datac(\my_processor|dataA[7]~65_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~90 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~91 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[6]~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[5]~73_combout )))

	.dataa(\my_processor|dataA[6]~63_combout ),
	.datab(\my_processor|dataA[5]~73_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~91 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~92 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~92_combout  = (\my_processor|ALUOper|ShiftRight0~90_combout ) # ((\my_processor|ALUOper|ShiftRight0~91_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~92 .lut_mask = 16'hAAEE;
defparam \my_processor|ALUOper|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~293 (
// Equation(s):
// \my_processor|data_writeReg[5]~293_combout  = (\my_processor|data_writeReg[4]~62_combout  & (((!\my_processor|data_writeReg[1]~25_combout )))) # (!\my_processor|data_writeReg[4]~62_combout  & ((\my_processor|data_writeReg[1]~25_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~92_combout ))) # (!\my_processor|data_writeReg[1]~25_combout  & (\my_processor|ALUOper|ShiftRight0~83_combout ))))

	.dataa(\my_processor|data_writeReg[4]~62_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.datac(\my_processor|data_writeReg[1]~25_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~293 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[5]~293 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~294 (
// Equation(s):
// \my_processor|data_writeReg[5]~294_combout  = (\my_processor|data_writeReg[4]~62_combout  & ((\my_processor|data_writeReg[5]~293_combout  & ((\my_processor|ALUOper|ShiftRight0~58_combout ))) # (!\my_processor|data_writeReg[5]~293_combout  & 
// (\my_processor|ALUOper|ShiftRight0~76_combout )))) # (!\my_processor|data_writeReg[4]~62_combout  & (((\my_processor|data_writeReg[5]~293_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.datab(\my_processor|data_writeReg[4]~62_combout ),
	.datac(\my_processor|data_writeReg[5]~293_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~294 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[5]~294 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~667 (
// Equation(s):
// \my_regfile|data_readRegA[5]~667_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [5] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~667 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~667 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~668 (
// Equation(s):
// \my_regfile|data_readRegA[5]~668_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [5])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [5] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [5]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~668 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[5]~668 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~669 (
// Equation(s):
// \my_regfile|data_readRegA[5]~669_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [5] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~669 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~669 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~670 (
// Equation(s):
// \my_regfile|data_readRegA[5]~670_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [5] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~670 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~670 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~671 (
// Equation(s):
// \my_regfile|data_readRegA[5]~671_combout  = (\my_regfile|data_readRegA[5]~667_combout  & (\my_regfile|data_readRegA[5]~668_combout  & (\my_regfile|data_readRegA[5]~669_combout  & \my_regfile|data_readRegA[5]~670_combout )))

	.dataa(\my_regfile|data_readRegA[5]~667_combout ),
	.datab(\my_regfile|data_readRegA[5]~668_combout ),
	.datac(\my_regfile|data_readRegA[5]~669_combout ),
	.datad(\my_regfile|data_readRegA[5]~670_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~671 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~671 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~654 (
// Equation(s):
// \my_regfile|data_readRegA[5]~654_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [5])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [5])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~654 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[5]~654 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~655 (
// Equation(s):
// \my_regfile|data_readRegA[5]~655_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [5]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [5]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~655 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[5]~655 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~656 (
// Equation(s):
// \my_regfile|data_readRegA[5]~656_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [5]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~656 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[5]~656 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~657 (
// Equation(s):
// \my_regfile|data_readRegA[5]~657_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [5])))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~657 .lut_mask = 16'hA8A8;
defparam \my_regfile|data_readRegA[5]~657 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~658 (
// Equation(s):
// \my_regfile|data_readRegA[5]~658_combout  = (\my_regfile|data_readRegA[5]~654_combout  & (\my_regfile|data_readRegA[5]~655_combout  & (\my_regfile|data_readRegA[5]~656_combout  & \my_regfile|data_readRegA[5]~657_combout )))

	.dataa(\my_regfile|data_readRegA[5]~654_combout ),
	.datab(\my_regfile|data_readRegA[5]~655_combout ),
	.datac(\my_regfile|data_readRegA[5]~656_combout ),
	.datad(\my_regfile|data_readRegA[5]~657_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~658 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~658 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~659 (
// Equation(s):
// \my_regfile|data_readRegA[5]~659_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [5])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [5] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [5]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~659 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[5]~659 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~660 (
// Equation(s):
// \my_regfile|data_readRegA[5]~660_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [5] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~660 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~660 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~661 (
// Equation(s):
// \my_regfile|data_readRegA[5]~661_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [5] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~661 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~661 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~662 (
// Equation(s):
// \my_regfile|data_readRegA[5]~662_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [5] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~662 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~662 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~663 (
// Equation(s):
// \my_regfile|data_readRegA[5]~663_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [5] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~663 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~663 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~664 (
// Equation(s):
// \my_regfile|data_readRegA[5]~664_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [5] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~664 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~664 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~665 (
// Equation(s):
// \my_regfile|data_readRegA[5]~665_combout  = (\my_regfile|data_readRegA[5]~661_combout  & (\my_regfile|data_readRegA[5]~662_combout  & (\my_regfile|data_readRegA[5]~663_combout  & \my_regfile|data_readRegA[5]~664_combout )))

	.dataa(\my_regfile|data_readRegA[5]~661_combout ),
	.datab(\my_regfile|data_readRegA[5]~662_combout ),
	.datac(\my_regfile|data_readRegA[5]~663_combout ),
	.datad(\my_regfile|data_readRegA[5]~664_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~665 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~665 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~666 (
// Equation(s):
// \my_regfile|data_readRegA[5]~666_combout  = (\my_regfile|data_readRegA[5]~658_combout  & (\my_regfile|data_readRegA[5]~659_combout  & (\my_regfile|data_readRegA[5]~660_combout  & \my_regfile|data_readRegA[5]~665_combout )))

	.dataa(\my_regfile|data_readRegA[5]~658_combout ),
	.datab(\my_regfile|data_readRegA[5]~659_combout ),
	.datac(\my_regfile|data_readRegA[5]~660_combout ),
	.datad(\my_regfile|data_readRegA[5]~665_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~666 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~666 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[5]~65 (
// Equation(s):
// \my_processor|data[5]~65_combout  = ((\my_regfile|data_readRegA[5]~671_combout  & (\my_regfile|data_readRegA[5]~674_combout  & \my_regfile|data_readRegA[5]~666_combout ))) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[5]~671_combout ),
	.datab(\my_regfile|data_readRegA[5]~674_combout ),
	.datac(\my_regfile|data_readRegA[5]~666_combout ),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[5]~65 .lut_mask = 16'h80FF;
defparam \my_processor|data[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[5]~65_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~295 (
// Equation(s):
// \my_processor|data_writeReg[5]~295_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[4]~280_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [5]))) # (!\my_processor|data_writeReg[4]~280_combout  & 
// (\my_processor|ALUOper|Add0~10_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[4]~280_combout ))))

	.dataa(\my_processor|ALUOper|Add0~10_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[4]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~295 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[5]~295 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~296 (
// Equation(s):
// \my_processor|data_writeReg[5]~296_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[5]~295_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[5]~295_combout  & 
// ((\my_processor|data_writeReg[5]~294_combout ))) # (!\my_processor|data_writeReg[5]~295_combout  & (\my_processor|data_writeReg[5]~292_combout ))))

	.dataa(\my_processor|data_writeReg[5]~292_combout ),
	.datab(\my_processor|data_writeReg[5]~294_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[5]~295_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~296 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[5]~296 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~297 (
// Equation(s):
// \my_processor|data_writeReg[5]~297_combout  = (\my_processor|data_writeReg[5]~296_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[5]~296_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~297 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[5]~297 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~297_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~672 (
// Equation(s):
// \my_regfile|data_readRegA[5]~672_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [5] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~672 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~672 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~673 (
// Equation(s):
// \my_regfile|data_readRegA[5]~673_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [5] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [5])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~673 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~673 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~674 (
// Equation(s):
// \my_regfile|data_readRegA[5]~674_combout  = (\my_regfile|data_readRegA[5]~672_combout  & (\my_regfile|data_readRegA[5]~673_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [5]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[5]~672_combout ),
	.datab(\my_regfile|data_readRegA[5]~673_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~674 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[5]~674 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[5]~72 (
// Equation(s):
// \my_processor|dataA[5]~72_combout  = ((\my_regfile|data_readRegA[5]~674_combout  & (\my_regfile|data_readRegA[5]~671_combout  & \my_regfile|data_readRegA[5]~666_combout ))) # (!\my_regfile|data_readRegA[31]~33_combout )

	.dataa(\my_regfile|data_readRegA[5]~674_combout ),
	.datab(\my_regfile|data_readRegA[5]~671_combout ),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_regfile|data_readRegA[5]~666_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[5]~72 .lut_mask = 16'h8F0F;
defparam \my_processor|dataA[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[5]~73 (
// Equation(s):
// \my_processor|dataA[5]~73_combout  = (\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegB[5]~685_combout )) # (!\my_regfile|data_readRegB[31]~33_combout ))) # (!\my_processor|checker|isI~combout  & (((\my_processor|dataA[5]~72_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~33_combout ),
	.datab(\my_processor|dataA[5]~72_combout ),
	.datac(\my_regfile|data_readRegB[5]~685_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[5]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[5]~73 .lut_mask = 16'hF5CC;
defparam \my_processor|dataA[5]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~60 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[3]~59_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[5]~73_combout )))

	.dataa(\my_processor|dataA[3]~59_combout ),
	.datab(\my_processor|dataA[5]~73_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~60 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~80 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~27_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~80 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~106 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~106_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~84_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~80_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~106 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~284 (
// Equation(s):
// \my_processor|data_writeReg[6]~284_combout  = (\my_processor|data_writeReg[4]~275_combout  & ((\my_processor|data_writeReg[4]~107_combout  & (\my_processor|ALUOper|ShiftLeft0~106_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & 
// ((\my_processor|ALUOper|Add1~12_combout ))))) # (!\my_processor|data_writeReg[4]~275_combout  & (((!\my_processor|data_writeReg[4]~107_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.datab(\my_processor|ALUOper|Add1~12_combout ),
	.datac(\my_processor|data_writeReg[4]~275_combout ),
	.datad(\my_processor|data_writeReg[4]~107_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~284 .lut_mask = 16'hA0CF;
defparam \my_processor|data_writeReg[6]~284 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~285 (
// Equation(s):
// \my_processor|data_writeReg[6]~285_combout  = (\my_processor|data_writeReg[6]~284_combout  & (((\my_processor|dataA[6]~63_combout  & \my_processor|dataB[6]~25_combout )) # (!\my_processor|data_writeReg[2]~69_combout ))) # 
// (!\my_processor|data_writeReg[6]~284_combout  & (\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|dataA[6]~63_combout ) # (\my_processor|dataB[6]~25_combout ))))

	.dataa(\my_processor|dataA[6]~63_combout ),
	.datab(\my_processor|dataB[6]~25_combout ),
	.datac(\my_processor|data_writeReg[6]~284_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~285 .lut_mask = 16'h8EF0;
defparam \my_processor|data_writeReg[6]~285 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~93 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~93_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_processor|dataA[6]~63_combout )))))

	.dataa(\my_processor|dataA[8]~33_combout ),
	.datab(\my_processor|dataA[6]~63_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~93 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~95 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~95_combout  = (\my_processor|ALUOper|ShiftRight0~93_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftRight0~94_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~95 .lut_mask = 16'hEAEA;
defparam \my_processor|ALUOper|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~286 (
// Equation(s):
// \my_processor|data_writeReg[6]~286_combout  = (\my_processor|data_writeReg[1]~25_combout  & ((\my_processor|data_writeReg[4]~62_combout  & (\my_processor|ALUOper|ShiftRight0~73_combout )) # (!\my_processor|data_writeReg[4]~62_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~95_combout ))))) # (!\my_processor|data_writeReg[1]~25_combout  & (((\my_processor|data_writeReg[4]~62_combout ))))

	.dataa(\my_processor|data_writeReg[1]~25_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.datac(\my_processor|data_writeReg[4]~62_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~286 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[6]~286 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~287 (
// Equation(s):
// \my_processor|data_writeReg[6]~287_combout  = (\my_processor|data_writeReg[1]~25_combout  & (((\my_processor|data_writeReg[6]~286_combout )))) # (!\my_processor|data_writeReg[1]~25_combout  & ((\my_processor|data_writeReg[6]~286_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~56_combout ))) # (!\my_processor|data_writeReg[6]~286_combout  & (\my_processor|ALUOper|ShiftRight0~82_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.datab(\my_processor|data_writeReg[1]~25_combout ),
	.datac(\my_processor|data_writeReg[6]~286_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~287 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[6]~287 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[6]~39 (
// Equation(s):
// \my_processor|data[6]~39_combout  = (\my_regfile|data_readRegA[6]~653_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[6]~653_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[6]~39 .lut_mask = 16'hAAFF;
defparam \my_processor|data[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[6]~39_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~288 (
// Equation(s):
// \my_processor|data_writeReg[6]~288_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[4]~280_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [6]))) # (!\my_processor|data_writeReg[4]~280_combout  & 
// (\my_processor|ALUOper|Add0~12_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[4]~280_combout ))))

	.dataa(\my_processor|ALUOper|Add0~12_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[4]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~288 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[6]~288 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~289 (
// Equation(s):
// \my_processor|data_writeReg[6]~289_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[6]~288_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[6]~288_combout  & 
// ((\my_processor|data_writeReg[6]~287_combout ))) # (!\my_processor|data_writeReg[6]~288_combout  & (\my_processor|data_writeReg[6]~285_combout ))))

	.dataa(\my_processor|data_writeReg[6]~285_combout ),
	.datab(\my_processor|data_writeReg[6]~287_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[6]~288_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~289 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[6]~289 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~290 (
// Equation(s):
// \my_processor|data_writeReg[6]~290_combout  = (\my_processor|data_writeReg[6]~289_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[6]~289_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~290 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[6]~290 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~290_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~633 (
// Equation(s):
// \my_regfile|data_readRegA[6]~633_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [6])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [6])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~633 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[6]~633 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~634 (
// Equation(s):
// \my_regfile|data_readRegA[6]~634_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [6])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [6] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [6]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~634 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[6]~634 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~635 (
// Equation(s):
// \my_regfile|data_readRegA[6]~635_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [6] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~635 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~635 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~636 (
// Equation(s):
// \my_regfile|data_readRegA[6]~636_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [6]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [6]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~636 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[6]~636 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~637 (
// Equation(s):
// \my_regfile|data_readRegA[6]~637_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [6]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~637 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[6]~637 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~638 (
// Equation(s):
// \my_regfile|data_readRegA[6]~638_combout  = (\my_regfile|data_readRegA[6]~636_combout  & (\my_regfile|data_readRegA[6]~637_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [6]))))

	.dataa(\my_regfile|data_readRegA[6]~636_combout ),
	.datab(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.datad(\my_regfile|data_readRegA[6]~637_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~638 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[6]~638 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~639 (
// Equation(s):
// \my_regfile|data_readRegA[6]~639_combout  = (\my_regfile|data_readRegA[6]~633_combout  & (\my_regfile|data_readRegA[6]~634_combout  & (\my_regfile|data_readRegA[6]~635_combout  & \my_regfile|data_readRegA[6]~638_combout )))

	.dataa(\my_regfile|data_readRegA[6]~633_combout ),
	.datab(\my_regfile|data_readRegA[6]~634_combout ),
	.datac(\my_regfile|data_readRegA[6]~635_combout ),
	.datad(\my_regfile|data_readRegA[6]~638_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~639 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~639 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~640 (
// Equation(s):
// \my_regfile|data_readRegA[6]~640_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [6] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~640 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~640 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~641 (
// Equation(s):
// \my_regfile|data_readRegA[6]~641_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [6] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~641 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~641 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~642 (
// Equation(s):
// \my_regfile|data_readRegA[6]~642_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [6] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~642 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~642 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~643 (
// Equation(s):
// \my_regfile|data_readRegA[6]~643_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [6] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~643 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~643 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~644 (
// Equation(s):
// \my_regfile|data_readRegA[6]~644_combout  = (\my_regfile|data_readRegA[6]~640_combout  & (\my_regfile|data_readRegA[6]~641_combout  & (\my_regfile|data_readRegA[6]~642_combout  & \my_regfile|data_readRegA[6]~643_combout )))

	.dataa(\my_regfile|data_readRegA[6]~640_combout ),
	.datab(\my_regfile|data_readRegA[6]~641_combout ),
	.datac(\my_regfile|data_readRegA[6]~642_combout ),
	.datad(\my_regfile|data_readRegA[6]~643_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~644 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~644 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~645 (
// Equation(s):
// \my_regfile|data_readRegA[6]~645_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [6] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~645 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~645 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~646 (
// Equation(s):
// \my_regfile|data_readRegA[6]~646_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [6])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [6] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [6]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~646 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[6]~646 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~647 (
// Equation(s):
// \my_regfile|data_readRegA[6]~647_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [6] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~647 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~647 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~648 (
// Equation(s):
// \my_regfile|data_readRegA[6]~648_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [6] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~648 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~648 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~649 (
// Equation(s):
// \my_regfile|data_readRegA[6]~649_combout  = (\my_regfile|data_readRegA[6]~645_combout  & (\my_regfile|data_readRegA[6]~646_combout  & (\my_regfile|data_readRegA[6]~647_combout  & \my_regfile|data_readRegA[6]~648_combout )))

	.dataa(\my_regfile|data_readRegA[6]~645_combout ),
	.datab(\my_regfile|data_readRegA[6]~646_combout ),
	.datac(\my_regfile|data_readRegA[6]~647_combout ),
	.datad(\my_regfile|data_readRegA[6]~648_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~649 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~649 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~650 (
// Equation(s):
// \my_regfile|data_readRegA[6]~650_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [6] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~650 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~650 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~651 (
// Equation(s):
// \my_regfile|data_readRegA[6]~651_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [6] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~651 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~651 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~652 (
// Equation(s):
// \my_regfile|data_readRegA[6]~652_combout  = (\my_regfile|data_readRegA[6]~650_combout  & (\my_regfile|data_readRegA[6]~651_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [6]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[6]~650_combout ),
	.datab(\my_regfile|data_readRegA[6]~651_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~652 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[6]~652 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[6]~653 (
// Equation(s):
// \my_regfile|data_readRegA[6]~653_combout  = (\my_regfile|data_readRegA[6]~639_combout  & (\my_regfile|data_readRegA[6]~644_combout  & (\my_regfile|data_readRegA[6]~649_combout  & \my_regfile|data_readRegA[6]~652_combout )))

	.dataa(\my_regfile|data_readRegA[6]~639_combout ),
	.datab(\my_regfile|data_readRegA[6]~644_combout ),
	.datac(\my_regfile|data_readRegA[6]~649_combout ),
	.datad(\my_regfile|data_readRegA[6]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~653 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~653 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[6]~62 (
// Equation(s):
// \my_processor|dataA[6]~62_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[6]~653_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[6]~653_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[6]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[6]~62 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[6]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[6]~63 (
// Equation(s):
// \my_processor|dataA[6]~63_combout  = (\my_processor|dataA[6]~62_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[6]~663_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[6]~62_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[6]~663_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[6]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[6]~63 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[6]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~27 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[4]~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[6]~63_combout )))

	.dataa(\my_processor|dataA[4]~61_combout ),
	.datab(\my_processor|dataA[6]~63_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~27 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~29 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~28_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~29 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~70 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~19_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~70 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~111 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~111_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~24_combout ) # 
// (\my_processor|ALUOper|ShiftLeft0~25_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~111 .lut_mask = 16'h1110;
defparam \my_processor|ALUOper|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~153 (
// Equation(s):
// \my_processor|data_writeReg[19]~153_combout  = (\my_processor|data_writeReg[17]~128_combout  & (((\my_processor|data_writeReg[17]~127_combout )))) # (!\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|data_writeReg[17]~127_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~111_combout )) # (!\my_processor|data_writeReg[17]~127_combout  & ((\my_processor|ALUOper|ShiftLeft0~69_combout )))))

	.dataa(\my_processor|data_writeReg[17]~128_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~111_combout ),
	.datac(\my_processor|data_writeReg[17]~127_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~153 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[19]~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~47 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~17_combout )))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~47 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~51 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~47_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~50_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~51 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~154 (
// Equation(s):
// \my_processor|data_writeReg[19]~154_combout  = (\my_processor|data_writeReg[17]~128_combout  & ((\my_processor|data_writeReg[19]~153_combout  & ((\my_processor|ALUOper|ShiftRight0~51_combout ))) # (!\my_processor|data_writeReg[19]~153_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~70_combout )))) # (!\my_processor|data_writeReg[17]~128_combout  & (((\my_processor|data_writeReg[19]~153_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.datab(\my_processor|data_writeReg[17]~128_combout ),
	.datac(\my_processor|data_writeReg[19]~153_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~154 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[19]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~155 (
// Equation(s):
// \my_processor|data_writeReg[19]~155_combout  = (\my_processor|data_writeReg[2]~69_combout  & (((\my_processor|data_writeReg[4]~107_combout )))) # (!\my_processor|data_writeReg[2]~69_combout  & ((\my_processor|data_writeReg[4]~107_combout  & 
// (\my_processor|data_writeReg[19]~154_combout )) # (!\my_processor|data_writeReg[4]~107_combout  & ((\my_processor|ALUOper|Add1~38_combout )))))

	.dataa(\my_processor|data_writeReg[2]~69_combout ),
	.datab(\my_processor|data_writeReg[19]~154_combout ),
	.datac(\my_processor|data_writeReg[4]~107_combout ),
	.datad(\my_processor|ALUOper|Add1~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~155 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[19]~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~156 (
// Equation(s):
// \my_processor|data_writeReg[19]~156_combout  = (\my_processor|dataA[19]~69_combout  & ((\my_processor|data_writeReg[19]~155_combout ) # ((\my_processor|dataB[19]~12_combout  & \my_processor|data_writeReg[2]~69_combout )))) # 
// (!\my_processor|dataA[19]~69_combout  & (\my_processor|data_writeReg[19]~155_combout  & ((\my_processor|dataB[19]~12_combout ) # (!\my_processor|data_writeReg[2]~69_combout ))))

	.dataa(\my_processor|dataA[19]~69_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(\my_processor|data_writeReg[19]~155_combout ),
	.datad(\my_processor|data_writeReg[2]~69_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~156 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[19]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[19]~52 (
// Equation(s):
// \my_processor|data[19]~52_combout  = (\my_regfile|data_readRegA[19]~269_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[19]~269_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[19]~52 .lut_mask = 16'hAAFF;
defparam \my_processor|data[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[19]~52_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~157 (
// Equation(s):
// \my_processor|data_writeReg[19]~157_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[17]~135_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|data_writeReg[17]~135_combout  & 
// (\my_processor|ALUOper|Add0~38_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[17]~135_combout ))))

	.dataa(\my_processor|ALUOper|Add0~38_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[17]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~157 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[19]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~158 (
// Equation(s):
// \my_processor|data_writeReg[19]~158_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[19]~157_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[19]~157_combout  & 
// ((\my_processor|dataA[31]~1_combout ))) # (!\my_processor|data_writeReg[19]~157_combout  & (\my_processor|data_writeReg[19]~156_combout ))))

	.dataa(\my_processor|data_writeReg[19]~156_combout ),
	.datab(\my_processor|dataA[31]~1_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[19]~157_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~158 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[19]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~159 (
// Equation(s):
// \my_processor|data_writeReg[19]~159_combout  = (\my_processor|data_writeReg[19]~158_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[19]~158_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~159 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[19]~159 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~159_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~248 (
// Equation(s):
// \my_regfile|data_readRegA[19]~248_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [19])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [19])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~248 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[19]~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~249 (
// Equation(s):
// \my_regfile|data_readRegA[19]~249_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [19]) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~249 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[19]~249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~250 (
// Equation(s):
// \my_regfile|data_readRegA[19]~250_combout  = (\my_regfile|data_readRegA[19]~248_combout  & (\my_regfile|data_readRegA[19]~249_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [19]) # (!\my_regfile|bca|bitcheck[21]~16_combout ))))

	.dataa(\my_regfile|data_readRegA[19]~248_combout ),
	.datab(\my_regfile|data_readRegA[19]~249_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~250 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[19]~250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~251 (
// Equation(s):
// \my_regfile|data_readRegA[19]~251_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [19]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~251 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[19]~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~252 (
// Equation(s):
// \my_regfile|data_readRegA[19]~252_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[19]~251_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [19]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[19]~251_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~252 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~253 (
// Equation(s):
// \my_regfile|data_readRegA[19]~253_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [19])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [19] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [19]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~253 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~254 (
// Equation(s):
// \my_regfile|data_readRegA[19]~254_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [19] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~254 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~255 (
// Equation(s):
// \my_regfile|data_readRegA[19]~255_combout  = (\my_regfile|data_readRegA[19]~250_combout  & (\my_regfile|data_readRegA[19]~252_combout  & (\my_regfile|data_readRegA[19]~253_combout  & \my_regfile|data_readRegA[19]~254_combout )))

	.dataa(\my_regfile|data_readRegA[19]~250_combout ),
	.datab(\my_regfile|data_readRegA[19]~252_combout ),
	.datac(\my_regfile|data_readRegA[19]~253_combout ),
	.datad(\my_regfile|data_readRegA[19]~254_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~255 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~256 (
// Equation(s):
// \my_regfile|data_readRegA[19]~256_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [19] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~256 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~257 (
// Equation(s):
// \my_regfile|data_readRegA[19]~257_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [19] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~257 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~258 (
// Equation(s):
// \my_regfile|data_readRegA[19]~258_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [19] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~258 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~259 (
// Equation(s):
// \my_regfile|data_readRegA[19]~259_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [19] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~259 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~260 (
// Equation(s):
// \my_regfile|data_readRegA[19]~260_combout  = (\my_regfile|data_readRegA[19]~256_combout  & (\my_regfile|data_readRegA[19]~257_combout  & (\my_regfile|data_readRegA[19]~258_combout  & \my_regfile|data_readRegA[19]~259_combout )))

	.dataa(\my_regfile|data_readRegA[19]~256_combout ),
	.datab(\my_regfile|data_readRegA[19]~257_combout ),
	.datac(\my_regfile|data_readRegA[19]~258_combout ),
	.datad(\my_regfile|data_readRegA[19]~259_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~260 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~261 (
// Equation(s):
// \my_regfile|data_readRegA[19]~261_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [19] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~261 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~262 (
// Equation(s):
// \my_regfile|data_readRegA[19]~262_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [19])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [19] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [19]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~262 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~263 (
// Equation(s):
// \my_regfile|data_readRegA[19]~263_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [19] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~263 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~264 (
// Equation(s):
// \my_regfile|data_readRegA[19]~264_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [19] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~264 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~265 (
// Equation(s):
// \my_regfile|data_readRegA[19]~265_combout  = (\my_regfile|data_readRegA[19]~261_combout  & (\my_regfile|data_readRegA[19]~262_combout  & (\my_regfile|data_readRegA[19]~263_combout  & \my_regfile|data_readRegA[19]~264_combout )))

	.dataa(\my_regfile|data_readRegA[19]~261_combout ),
	.datab(\my_regfile|data_readRegA[19]~262_combout ),
	.datac(\my_regfile|data_readRegA[19]~263_combout ),
	.datad(\my_regfile|data_readRegA[19]~264_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~265 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~266 (
// Equation(s):
// \my_regfile|data_readRegA[19]~266_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [19] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~266 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~267 (
// Equation(s):
// \my_regfile|data_readRegA[19]~267_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [19] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~267 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~268 (
// Equation(s):
// \my_regfile|data_readRegA[19]~268_combout  = (\my_regfile|data_readRegA[19]~266_combout  & (\my_regfile|data_readRegA[19]~267_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [19]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[19]~266_combout ),
	.datab(\my_regfile|data_readRegA[19]~267_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~268 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[19]~269 (
// Equation(s):
// \my_regfile|data_readRegA[19]~269_combout  = (\my_regfile|data_readRegA[19]~255_combout  & (\my_regfile|data_readRegA[19]~260_combout  & (\my_regfile|data_readRegA[19]~265_combout  & \my_regfile|data_readRegA[19]~268_combout )))

	.dataa(\my_regfile|data_readRegA[19]~255_combout ),
	.datab(\my_regfile|data_readRegA[19]~260_combout ),
	.datac(\my_regfile|data_readRegA[19]~265_combout ),
	.datad(\my_regfile|data_readRegA[19]~268_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~269 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[19]~22 (
// Equation(s):
// \my_processor|dataA[19]~22_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[19]~269_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[19]~269_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[19]~22 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[19]~69 (
// Equation(s):
// \my_processor|dataA[19]~69_combout  = (\my_processor|dataA[19]~22_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[19]~270_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[19]~22_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[19]~270_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[19]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[19]~69 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[19]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~38 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[19]~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[17]~21_combout )))

	.dataa(\my_processor|dataA[19]~69_combout ),
	.datab(\my_processor|dataA[17]~21_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~38 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~40 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~39_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~40 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~81 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~63_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~81 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~85 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[7]~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[6]~63_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[7]~65_combout ),
	.datac(\my_processor|dataA[6]~63_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~85 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~86 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[5]~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[4]~61_combout )))

	.dataa(\my_processor|dataA[5]~73_combout ),
	.datab(\my_processor|dataA[4]~61_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~86 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~87 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~87_combout  = (\my_processor|ALUOper|ShiftRight0~85_combout ) # ((\my_processor|ALUOper|ShiftRight0~86_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~87 .lut_mask = 16'hAAEE;
defparam \my_processor|ALUOper|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~278 (
// Equation(s):
// \my_processor|data_writeReg[4]~278_combout  = (\my_processor|data_writeReg[1]~25_combout  & ((\my_processor|data_writeReg[4]~62_combout  & (\my_processor|ALUOper|ShiftRight0~66_combout )) # (!\my_processor|data_writeReg[4]~62_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~87_combout ))))) # (!\my_processor|data_writeReg[1]~25_combout  & (((\my_processor|data_writeReg[4]~62_combout ))))

	.dataa(\my_processor|data_writeReg[1]~25_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.datac(\my_processor|data_writeReg[4]~62_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~278 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[4]~278 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~279 (
// Equation(s):
// \my_processor|data_writeReg[4]~279_combout  = (\my_processor|data_writeReg[1]~25_combout  & (((\my_processor|data_writeReg[4]~278_combout )))) # (!\my_processor|data_writeReg[1]~25_combout  & ((\my_processor|data_writeReg[4]~278_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~54_combout ))) # (!\my_processor|data_writeReg[4]~278_combout  & (\my_processor|ALUOper|ShiftRight0~81_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.datab(\my_processor|data_writeReg[1]~25_combout ),
	.datac(\my_processor|data_writeReg[4]~278_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~279 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[4]~279 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[4]~38 (
// Equation(s):
// \my_processor|data[4]~38_combout  = (\my_regfile|data_readRegA[4]~632_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[4]~632_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~38 .lut_mask = 16'hAAFF;
defparam \my_processor|data[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[4]~38_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~281 (
// Equation(s):
// \my_processor|data_writeReg[4]~281_combout  = (\my_processor|data_writeReg[17]~308_combout  & ((\my_processor|data_writeReg[4]~280_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [4]))) # (!\my_processor|data_writeReg[4]~280_combout  & 
// (\my_processor|ALUOper|Add0~8_combout )))) # (!\my_processor|data_writeReg[17]~308_combout  & (((\my_processor|data_writeReg[4]~280_combout ))))

	.dataa(\my_processor|ALUOper|Add0~8_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|data_writeReg[17]~308_combout ),
	.datad(\my_processor|data_writeReg[4]~280_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~281 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[4]~281 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~282 (
// Equation(s):
// \my_processor|data_writeReg[4]~282_combout  = (\my_processor|data_writeReg[4]~133_combout  & (((\my_processor|data_writeReg[4]~281_combout )))) # (!\my_processor|data_writeReg[4]~133_combout  & ((\my_processor|data_writeReg[4]~281_combout  & 
// ((\my_processor|data_writeReg[4]~279_combout ))) # (!\my_processor|data_writeReg[4]~281_combout  & (\my_processor|data_writeReg[4]~277_combout ))))

	.dataa(\my_processor|data_writeReg[4]~277_combout ),
	.datab(\my_processor|data_writeReg[4]~279_combout ),
	.datac(\my_processor|data_writeReg[4]~133_combout ),
	.datad(\my_processor|data_writeReg[4]~281_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~282 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[4]~282 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~283 (
// Equation(s):
// \my_processor|data_writeReg[4]~283_combout  = (\my_processor|data_writeReg[4]~282_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[4]~282_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~283 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[4]~283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~283_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~611 (
// Equation(s):
// \my_regfile|data_readRegA[4]~611_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [4] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~611 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~611 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~612 (
// Equation(s):
// \my_regfile|data_readRegA[4]~612_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [4] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~612 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~612 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~613 (
// Equation(s):
// \my_regfile|data_readRegA[4]~613_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [4] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~613 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~613 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~614 (
// Equation(s):
// \my_regfile|data_readRegA[4]~614_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [4] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~614 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~614 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~615 (
// Equation(s):
// \my_regfile|data_readRegA[4]~615_combout  = (\my_regfile|data_readRegA[4]~611_combout  & (\my_regfile|data_readRegA[4]~612_combout  & (\my_regfile|data_readRegA[4]~613_combout  & \my_regfile|data_readRegA[4]~614_combout )))

	.dataa(\my_regfile|data_readRegA[4]~611_combout ),
	.datab(\my_regfile|data_readRegA[4]~612_combout ),
	.datac(\my_regfile|data_readRegA[4]~613_combout ),
	.datad(\my_regfile|data_readRegA[4]~614_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~615 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~615 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~616 (
// Equation(s):
// \my_regfile|data_readRegA[4]~616_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [4])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [4] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [4]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~616 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[4]~616 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~617 (
// Equation(s):
// \my_regfile|data_readRegA[4]~617_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [4] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~617 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~617 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~618 (
// Equation(s):
// \my_regfile|data_readRegA[4]~618_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [4])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [4] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [4]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~618 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[4]~618 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~619 (
// Equation(s):
// \my_regfile|data_readRegA[4]~619_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [4] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~619 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~619 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~620 (
// Equation(s):
// \my_regfile|data_readRegA[4]~620_combout  = (\my_regfile|data_readRegA[4]~616_combout  & (\my_regfile|data_readRegA[4]~617_combout  & (\my_regfile|data_readRegA[4]~618_combout  & \my_regfile|data_readRegA[4]~619_combout )))

	.dataa(\my_regfile|data_readRegA[4]~616_combout ),
	.datab(\my_regfile|data_readRegA[4]~617_combout ),
	.datac(\my_regfile|data_readRegA[4]~618_combout ),
	.datad(\my_regfile|data_readRegA[4]~619_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~620 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~620 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~621 (
// Equation(s):
// \my_regfile|data_readRegA[4]~621_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [4] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~621 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~621 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~622 (
// Equation(s):
// \my_regfile|data_readRegA[4]~622_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # ((!\my_regfile|bca|bitcheck[5]~17_combout )))) # (!\my_regfile|regWriteCheck_loop[21].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[21]~16_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # (!\my_regfile|bca|bitcheck[5]~17_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.datac(\my_regfile|bca|bitcheck[5]~17_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~622 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[4]~622 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~623 (
// Equation(s):
// \my_regfile|data_readRegA[4]~623_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [4]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~623 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[4]~623 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~624 (
// Equation(s):
// \my_regfile|data_readRegA[4]~624_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [4] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~624 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~624 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~625 (
// Equation(s):
// \my_regfile|data_readRegA[4]~625_combout  = (\my_regfile|data_readRegA[4]~621_combout  & (\my_regfile|data_readRegA[4]~622_combout  & (\my_regfile|data_readRegA[4]~623_combout  & \my_regfile|data_readRegA[4]~624_combout )))

	.dataa(\my_regfile|data_readRegA[4]~621_combout ),
	.datab(\my_regfile|data_readRegA[4]~622_combout ),
	.datac(\my_regfile|data_readRegA[4]~623_combout ),
	.datad(\my_regfile|data_readRegA[4]~624_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~625 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~625 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~626 (
// Equation(s):
// \my_regfile|data_readRegA[4]~626_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [4] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~626 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~626 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~627 (
// Equation(s):
// \my_regfile|data_readRegA[4]~627_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [4] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~627 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~627 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~628 (
// Equation(s):
// \my_regfile|data_readRegA[4]~628_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [4])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [4])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~628 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[4]~628 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~629 (
// Equation(s):
// \my_regfile|data_readRegA[4]~629_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [4]) # ((!\my_regfile|bca|bitcheck[2]~50_combout ) # (!\my_regfile|bca|bitcheck[3]~18_combout ))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[2]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~629 .lut_mask = 16'h8AAA;
defparam \my_regfile|data_readRegA[4]~629 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~630 (
// Equation(s):
// \my_regfile|data_readRegA[4]~630_combout  = (\my_regfile|data_readRegA[4]~628_combout  & (\my_regfile|data_readRegA[4]~629_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [4]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[4]~628_combout ),
	.datab(\my_regfile|data_readRegA[4]~629_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~630 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[4]~630 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~631 (
// Equation(s):
// \my_regfile|data_readRegA[4]~631_combout  = (\my_regfile|data_readRegA[4]~626_combout  & (\my_regfile|data_readRegA[4]~627_combout  & \my_regfile|data_readRegA[4]~630_combout ))

	.dataa(\my_regfile|data_readRegA[4]~626_combout ),
	.datab(\my_regfile|data_readRegA[4]~627_combout ),
	.datac(\my_regfile|data_readRegA[4]~630_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~631 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegA[4]~631 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[4]~632 (
// Equation(s):
// \my_regfile|data_readRegA[4]~632_combout  = (\my_regfile|data_readRegA[4]~615_combout  & (\my_regfile|data_readRegA[4]~620_combout  & (\my_regfile|data_readRegA[4]~625_combout  & \my_regfile|data_readRegA[4]~631_combout )))

	.dataa(\my_regfile|data_readRegA[4]~615_combout ),
	.datab(\my_regfile|data_readRegA[4]~620_combout ),
	.datac(\my_regfile|data_readRegA[4]~625_combout ),
	.datad(\my_regfile|data_readRegA[4]~631_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~632 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~632 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[4]~60 (
// Equation(s):
// \my_processor|dataA[4]~60_combout  = ((\my_regfile|data_readRegB[4]~633_combout  & (\my_regfile|data_readRegB[4]~638_combout  & \my_regfile|data_readRegB[4]~641_combout ))) # (!\my_regfile|data_readRegB[31]~33_combout )

	.dataa(\my_regfile|data_readRegB[31]~33_combout ),
	.datab(\my_regfile|data_readRegB[4]~633_combout ),
	.datac(\my_regfile|data_readRegB[4]~638_combout ),
	.datad(\my_regfile|data_readRegB[4]~641_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[4]~60 .lut_mask = 16'hD555;
defparam \my_processor|dataA[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[4]~61 (
// Equation(s):
// \my_processor|dataA[4]~61_combout  = (\my_processor|checker|isI~combout  & (((\my_processor|dataA[4]~60_combout )))) # (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[4]~632_combout ) # ((!\my_regfile|data_readRegA[31]~33_combout ))))

	.dataa(\my_processor|checker|isI~combout ),
	.datab(\my_regfile|data_readRegA[4]~632_combout ),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|dataA[4]~60_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[4]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[4]~61 .lut_mask = 16'hEF45;
defparam \my_processor|dataA[4]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[4]~16 (
// Equation(s):
// \my_processor|address_dmem[4]~16_combout  = (\my_processor|getDmemAddr|Add0~8_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[4]~16 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[3]~37_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~89 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[4]~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[3]~59_combout )))

	.dataa(\my_processor|dataA[4]~61_combout ),
	.datab(\my_processor|dataA[3]~59_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~89 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~267 (
// Equation(s):
// \my_processor|data_writeReg[3]~267_combout  = (\my_processor|data_writeReg[2]~102_combout  & (((!\my_processor|ALUOper|ShiftLeft0~89_combout )))) # (!\my_processor|data_writeReg[2]~102_combout  & ((\my_processor|ALUOper|ShiftLeft0~89_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~89_combout ))) # (!\my_processor|ALUOper|ShiftLeft0~89_combout  & (\my_processor|ALUOper|ShiftRight0~96_combout ))))

	.dataa(\my_processor|data_writeReg[2]~102_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~267 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[3]~267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~268 (
// Equation(s):
// \my_processor|data_writeReg[3]~268_combout  = (\my_processor|data_writeReg[2]~102_combout  & ((\my_processor|data_writeReg[3]~267_combout  & ((\my_processor|ALUOper|ShiftRight0~80_combout ))) # (!\my_processor|data_writeReg[3]~267_combout  & 
// (\my_processor|ALUOper|ShiftRight0~91_combout )))) # (!\my_processor|data_writeReg[2]~102_combout  & (((\my_processor|data_writeReg[3]~267_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.datab(\my_processor|data_writeReg[2]~102_combout ),
	.datac(\my_processor|data_writeReg[3]~267_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~268 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[3]~268 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~260 (
// Equation(s):
// \my_processor|data_writeReg[2]~260_combout  = ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_processor|aulOper[0]~1_combout )) # (!\my_processor|aulOper[2]~0_combout )

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(\my_processor|aulOper[2]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~260 .lut_mask = 16'h03FF;
defparam \my_processor|data_writeReg[2]~260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~269 (
// Equation(s):
// \my_processor|data_writeReg[3]~269_combout  = (\my_processor|data_writeReg[2]~260_combout  & ((\my_processor|data_writeReg[2]~65_combout  & (\my_processor|ALUOper|ShiftLeft0~111_combout )) # (!\my_processor|data_writeReg[2]~65_combout  & 
// ((\my_processor|ALUOper|Add1~6_combout ))))) # (!\my_processor|data_writeReg[2]~260_combout  & (((!\my_processor|data_writeReg[2]~65_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~111_combout ),
	.datab(\my_processor|ALUOper|Add1~6_combout ),
	.datac(\my_processor|data_writeReg[2]~260_combout ),
	.datad(\my_processor|data_writeReg[2]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~269 .lut_mask = 16'hA0CF;
defparam \my_processor|data_writeReg[3]~269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~270 (
// Equation(s):
// \my_processor|data_writeReg[3]~270_combout  = (\my_processor|data_writeReg[2]~66_combout  & ((\my_processor|data_writeReg[3]~269_combout  & ((\my_processor|data_writeReg[3]~268_combout ))) # (!\my_processor|data_writeReg[3]~269_combout  & 
// (\my_processor|ALUOper|ShiftRight0~51_combout )))) # (!\my_processor|data_writeReg[2]~66_combout  & (((\my_processor|data_writeReg[3]~269_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.datab(\my_processor|data_writeReg[3]~268_combout ),
	.datac(\my_processor|data_writeReg[2]~66_combout ),
	.datad(\my_processor|data_writeReg[3]~269_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~270 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[3]~270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~271 (
// Equation(s):
// \my_processor|data_writeReg[3]~271_combout  = (\my_processor|data_writeReg[2]~71_combout  & (((\my_processor|data_writeReg[2]~73_combout )))) # (!\my_processor|data_writeReg[2]~71_combout  & ((\my_processor|data_writeReg[2]~73_combout  & 
// (\my_processor|ALUOper|Add0~6_combout )) # (!\my_processor|data_writeReg[2]~73_combout  & ((\my_processor|data_writeReg[3]~270_combout )))))

	.dataa(\my_processor|data_writeReg[2]~71_combout ),
	.datab(\my_processor|ALUOper|Add0~6_combout ),
	.datac(\my_processor|data_writeReg[2]~73_combout ),
	.datad(\my_processor|data_writeReg[3]~270_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~271 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[3]~271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~272 (
// Equation(s):
// \my_processor|data_writeReg[3]~272_combout  = (\my_processor|dataA[3]~59_combout  & ((\my_processor|data_writeReg[3]~271_combout ) # ((\my_processor|dataB[3]~28_combout  & \my_processor|data_writeReg[2]~71_combout )))) # 
// (!\my_processor|dataA[3]~59_combout  & (\my_processor|data_writeReg[3]~271_combout  & ((\my_processor|dataB[3]~28_combout ) # (!\my_processor|data_writeReg[2]~71_combout ))))

	.dataa(\my_processor|dataA[3]~59_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(\my_processor|data_writeReg[3]~271_combout ),
	.datad(\my_processor|data_writeReg[2]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~272 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[3]~272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~273 (
// Equation(s):
// \my_processor|data_writeReg[3]~273_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [3] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[2]~61_combout  & \my_processor|data_writeReg[3]~272_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [3] & (\my_processor|data_writeReg[2]~61_combout  & (\my_processor|data_writeReg[3]~272_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|data_writeReg[3]~272_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~273 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[3]~273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~274 (
// Equation(s):
// \my_processor|data_writeReg[3]~274_combout  = (\my_processor|data_writeReg[3]~273_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[3]~273_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~274 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[3]~274 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~274_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~590 (
// Equation(s):
// \my_regfile|data_readRegA[3]~590_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [3])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [3])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~590 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~591 (
// Equation(s):
// \my_regfile|data_readRegA[3]~591_combout  = (\my_processor|ctrl_readRegA[4]~2_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[5].dffei|q [3]) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[5]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~591 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~592 (
// Equation(s):
// \my_regfile|data_readRegA[3]~592_combout  = (\my_regfile|data_readRegA[3]~590_combout  & (\my_regfile|data_readRegA[3]~591_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [3]) # (!\my_regfile|bca|bitcheck[21]~16_combout ))))

	.dataa(\my_regfile|data_readRegA[3]~590_combout ),
	.datab(\my_regfile|data_readRegA[3]~591_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[21]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~592 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~593 (
// Equation(s):
// \my_regfile|data_readRegA[3]~593_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [3]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~593 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~594 (
// Equation(s):
// \my_regfile|data_readRegA[3]~594_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[3]~593_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [3]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[3]~593_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~594 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~595 (
// Equation(s):
// \my_regfile|data_readRegA[3]~595_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [3])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [3] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [3]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~595 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~596 (
// Equation(s):
// \my_regfile|data_readRegA[3]~596_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [3] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [3])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [3]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~596 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[3]~597 (
// Equation(s):
// \my_regfile|data_readRegA[3]~597_combout  = (\my_regfile|data_readRegA[3]~592_combout  & (\my_regfile|data_readRegA[3]~594_combout  & (\my_regfile|data_readRegA[3]~595_combout  & \my_regfile|data_readRegA[3]~596_combout )))

	.dataa(\my_regfile|data_readRegA[3]~592_combout ),
	.datab(\my_regfile|data_readRegA[3]~594_combout ),
	.datac(\my_regfile|data_readRegA[3]~595_combout ),
	.datad(\my_regfile|data_readRegA[3]~596_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~597 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[3]~57 (
// Equation(s):
// \my_processor|dataA[3]~57_combout  = (!\my_processor|checker|isI~combout  & (((\my_regfile|data_readRegA[3]~607_combout  & \my_regfile|data_readRegA[3]~610_combout )) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[31]~33_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegA[3]~607_combout ),
	.datad(\my_regfile|data_readRegA[3]~610_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[3]~57 .lut_mask = 16'h3111;
defparam \my_processor|dataA[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[3]~58 (
// Equation(s):
// \my_processor|dataA[3]~58_combout  = (\my_processor|dataA[3]~57_combout  & (((\my_regfile|data_readRegA[3]~597_combout  & \my_regfile|data_readRegA[3]~602_combout )) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[31]~33_combout ),
	.datab(\my_regfile|data_readRegA[3]~597_combout ),
	.datac(\my_regfile|data_readRegA[3]~602_combout ),
	.datad(\my_processor|dataA[3]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[3]~58 .lut_mask = 16'hD500;
defparam \my_processor|dataA[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[3]~59 (
// Equation(s):
// \my_processor|dataA[3]~59_combout  = (\my_processor|dataA[3]~58_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[3]~620_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[3]~58_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[3]~620_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[3]~59 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[3]~15 (
// Equation(s):
// \my_processor|address_dmem[3]~15_combout  = (\my_processor|getDmemAddr|Add0~6_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[3]~15 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[2]~36_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~88 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[3]~59_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[2]~56_combout )))

	.dataa(\my_processor|dataA[3]~59_combout ),
	.datab(\my_processor|dataA[2]~56_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~88 .lut_mask = 16'hAACC;
defparam \my_processor|ALUOper|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~258 (
// Equation(s):
// \my_processor|data_writeReg[2]~258_combout  = (\my_processor|data_writeReg[2]~102_combout  & (((!\my_processor|ALUOper|ShiftLeft0~89_combout )))) # (!\my_processor|data_writeReg[2]~102_combout  & ((\my_processor|ALUOper|ShiftLeft0~89_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~88_combout ))) # (!\my_processor|ALUOper|ShiftLeft0~89_combout  & (\my_processor|ALUOper|ShiftRight0~95_combout ))))

	.dataa(\my_processor|data_writeReg[2]~102_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~258 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[2]~258 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~259 (
// Equation(s):
// \my_processor|data_writeReg[2]~259_combout  = (\my_processor|data_writeReg[2]~102_combout  & ((\my_processor|data_writeReg[2]~258_combout  & ((\my_processor|ALUOper|ShiftRight0~74_combout ))) # (!\my_processor|data_writeReg[2]~258_combout  & 
// (\my_processor|ALUOper|ShiftRight0~86_combout )))) # (!\my_processor|data_writeReg[2]~102_combout  & (((\my_processor|data_writeReg[2]~258_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.datab(\my_processor|data_writeReg[2]~102_combout ),
	.datac(\my_processor|data_writeReg[2]~258_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~259 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[2]~259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~261 (
// Equation(s):
// \my_processor|data_writeReg[2]~261_combout  = (\my_processor|data_writeReg[2]~260_combout  & ((\my_processor|data_writeReg[2]~65_combout  & (\my_processor|ALUOper|ShiftLeft0~109_combout )) # (!\my_processor|data_writeReg[2]~65_combout  & 
// ((\my_processor|ALUOper|Add1~4_combout ))))) # (!\my_processor|data_writeReg[2]~260_combout  & (((!\my_processor|data_writeReg[2]~65_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~109_combout ),
	.datab(\my_processor|ALUOper|Add1~4_combout ),
	.datac(\my_processor|data_writeReg[2]~260_combout ),
	.datad(\my_processor|data_writeReg[2]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~261 .lut_mask = 16'hA0CF;
defparam \my_processor|data_writeReg[2]~261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~262 (
// Equation(s):
// \my_processor|data_writeReg[2]~262_combout  = (\my_processor|data_writeReg[2]~66_combout  & ((\my_processor|data_writeReg[2]~261_combout  & ((\my_processor|data_writeReg[2]~259_combout ))) # (!\my_processor|data_writeReg[2]~261_combout  & 
// (\my_processor|ALUOper|ShiftRight0~34_combout )))) # (!\my_processor|data_writeReg[2]~66_combout  & (((\my_processor|data_writeReg[2]~261_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.datab(\my_processor|data_writeReg[2]~259_combout ),
	.datac(\my_processor|data_writeReg[2]~66_combout ),
	.datad(\my_processor|data_writeReg[2]~261_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~262 .lut_mask = 16'hCFA0;
defparam \my_processor|data_writeReg[2]~262 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~263 (
// Equation(s):
// \my_processor|data_writeReg[2]~263_combout  = (\my_processor|dataA[2]~56_combout  & ((\my_processor|data_writeReg[2]~73_combout ) # ((\my_processor|dataB[2]~29_combout  & \my_processor|data_writeReg[2]~71_combout )))) # (!\my_processor|dataA[2]~56_combout 
//  & (\my_processor|data_writeReg[2]~73_combout  & ((\my_processor|dataB[2]~29_combout ) # (!\my_processor|data_writeReg[2]~71_combout ))))

	.dataa(\my_processor|dataA[2]~56_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(\my_processor|data_writeReg[2]~73_combout ),
	.datad(\my_processor|data_writeReg[2]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~263 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[2]~263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~264 (
// Equation(s):
// \my_processor|data_writeReg[2]~264_combout  = (\my_processor|data_writeReg[2]~71_combout  & (((\my_processor|data_writeReg[2]~263_combout )))) # (!\my_processor|data_writeReg[2]~71_combout  & ((\my_processor|data_writeReg[2]~263_combout  & 
// ((\my_processor|ALUOper|Add0~4_combout ))) # (!\my_processor|data_writeReg[2]~263_combout  & (\my_processor|data_writeReg[2]~262_combout ))))

	.dataa(\my_processor|data_writeReg[2]~262_combout ),
	.datab(\my_processor|ALUOper|Add0~4_combout ),
	.datac(\my_processor|data_writeReg[2]~71_combout ),
	.datad(\my_processor|data_writeReg[2]~263_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~264 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[2]~264 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~265 (
// Equation(s):
// \my_processor|data_writeReg[2]~265_combout  = (\my_dmem|altsyncram_component|auto_generated|q_a [2] & ((\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[2]~61_combout  & \my_processor|data_writeReg[2]~264_combout )))) # 
// (!\my_dmem|altsyncram_component|auto_generated|q_a [2] & (\my_processor|data_writeReg[2]~61_combout  & (\my_processor|data_writeReg[2]~264_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|data_writeReg[2]~61_combout ),
	.datac(\my_processor|data_writeReg[2]~264_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~265 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[2]~265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~266 (
// Equation(s):
// \my_processor|data_writeReg[2]~266_combout  = (\my_processor|data_writeReg[2]~265_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[2]~265_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~266 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[2]~266 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~266_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~577 (
// Equation(s):
// \my_regfile|data_readRegB[2]~577_combout  = (\my_processor|ctrl_readRegB[3]~5_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [2]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|regWriteCheck_loop[5].dffei|q [2])))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~577 .lut_mask = 16'hFEDC;
defparam \my_regfile|data_readRegB[2]~577 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~578 (
// Equation(s):
// \my_regfile|data_readRegB[2]~578_combout  = (\my_regfile|bcb|bitcheck[1]~46_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & (!\my_regfile|regWriteCheck_loop[17].dffei|q [2])) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// ((!\my_regfile|regWriteCheck_loop[1].dffei|q [2])))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[1]~46_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~578 .lut_mask = 16'h440C;
defparam \my_regfile|data_readRegB[2]~578 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~579 (
// Equation(s):
// \my_regfile|data_readRegB[2]~579_combout  = (\my_regfile|bcb|bitcheck[25]~48_combout  & (!\my_regfile|data_readRegB[2]~578_combout  & ((\my_regfile|data_readRegB[2]~577_combout ) # (!\my_regfile|bcb|bitcheck[5]~7_combout )))) # 
// (!\my_regfile|bcb|bitcheck[25]~48_combout  & (((\my_regfile|data_readRegB[2]~577_combout )) # (!\my_regfile|bcb|bitcheck[5]~7_combout )))

	.dataa(\my_regfile|bcb|bitcheck[25]~48_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~7_combout ),
	.datac(\my_regfile|data_readRegB[2]~577_combout ),
	.datad(\my_regfile|data_readRegB[2]~578_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~579 .lut_mask = 16'h51F3;
defparam \my_regfile|data_readRegB[2]~579 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~580 (
// Equation(s):
// \my_regfile|data_readRegB[2]~580_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [2]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~580 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[2]~580 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~581 (
// Equation(s):
// \my_regfile|data_readRegB[2]~581_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & (\my_regfile|data_readRegB[2]~580_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [2]))))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|data_readRegB[2]~580_combout ),
	.datac(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~581 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegB[2]~581 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~582 (
// Equation(s):
// \my_regfile|data_readRegB[2]~582_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [2])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [2] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [2]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~582 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[2]~582 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~583 (
// Equation(s):
// \my_regfile|data_readRegB[2]~583_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [2] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~583 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~583 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~584 (
// Equation(s):
// \my_regfile|data_readRegB[2]~584_combout  = (\my_regfile|data_readRegB[2]~579_combout  & (\my_regfile|data_readRegB[2]~581_combout  & (\my_regfile|data_readRegB[2]~582_combout  & \my_regfile|data_readRegB[2]~583_combout )))

	.dataa(\my_regfile|data_readRegB[2]~579_combout ),
	.datab(\my_regfile|data_readRegB[2]~581_combout ),
	.datac(\my_regfile|data_readRegB[2]~582_combout ),
	.datad(\my_regfile|data_readRegB[2]~583_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~584 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~584 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~585 (
// Equation(s):
// \my_regfile|data_readRegB[2]~585_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [2] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~585 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~585 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~586 (
// Equation(s):
// \my_regfile|data_readRegB[2]~586_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [2] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~586 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~586 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~587 (
// Equation(s):
// \my_regfile|data_readRegB[2]~587_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [2] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~587 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~587 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~588 (
// Equation(s):
// \my_regfile|data_readRegB[2]~588_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [2] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~588 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~588 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~589 (
// Equation(s):
// \my_regfile|data_readRegB[2]~589_combout  = (\my_regfile|data_readRegB[2]~585_combout  & (\my_regfile|data_readRegB[2]~586_combout  & (\my_regfile|data_readRegB[2]~587_combout  & \my_regfile|data_readRegB[2]~588_combout )))

	.dataa(\my_regfile|data_readRegB[2]~585_combout ),
	.datab(\my_regfile|data_readRegB[2]~586_combout ),
	.datac(\my_regfile|data_readRegB[2]~587_combout ),
	.datad(\my_regfile|data_readRegB[2]~588_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~589 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~589 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~590 (
// Equation(s):
// \my_regfile|data_readRegB[2]~590_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [2] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~590 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~590 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~591 (
// Equation(s):
// \my_regfile|data_readRegB[2]~591_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [2])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [2] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [2]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~591 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[2]~591 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~592 (
// Equation(s):
// \my_regfile|data_readRegB[2]~592_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [2] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~592 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~592 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~593 (
// Equation(s):
// \my_regfile|data_readRegB[2]~593_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [2] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~593 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~593 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~594 (
// Equation(s):
// \my_regfile|data_readRegB[2]~594_combout  = (\my_regfile|data_readRegB[2]~590_combout  & (\my_regfile|data_readRegB[2]~591_combout  & (\my_regfile|data_readRegB[2]~592_combout  & \my_regfile|data_readRegB[2]~593_combout )))

	.dataa(\my_regfile|data_readRegB[2]~590_combout ),
	.datab(\my_regfile|data_readRegB[2]~591_combout ),
	.datac(\my_regfile|data_readRegB[2]~592_combout ),
	.datad(\my_regfile|data_readRegB[2]~593_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~594 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~594 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~595 (
// Equation(s):
// \my_regfile|data_readRegB[2]~595_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [2] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~595 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~595 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~596 (
// Equation(s):
// \my_regfile|data_readRegB[2]~596_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [2] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [2])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [2] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~596 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[2]~596 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~597 (
// Equation(s):
// \my_regfile|data_readRegB[2]~597_combout  = (\my_regfile|data_readRegB[2]~595_combout  & (\my_regfile|data_readRegB[2]~596_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [2]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[2]~595_combout ),
	.datab(\my_regfile|data_readRegB[2]~596_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~597 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[2]~597 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[2]~598 (
// Equation(s):
// \my_regfile|data_readRegB[2]~598_combout  = (\my_regfile|data_readRegB[2]~584_combout  & (\my_regfile|data_readRegB[2]~589_combout  & (\my_regfile|data_readRegB[2]~594_combout  & \my_regfile|data_readRegB[2]~597_combout )))

	.dataa(\my_regfile|data_readRegB[2]~584_combout ),
	.datab(\my_regfile|data_readRegB[2]~589_combout ),
	.datac(\my_regfile|data_readRegB[2]~594_combout ),
	.datad(\my_regfile|data_readRegB[2]~597_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~598 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[2]~598 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[2]~54 (
// Equation(s):
// \my_processor|dataA[2]~54_combout  = (\my_regfile|data_readRegA[2]~573_combout  & (\my_regfile|data_readRegA[2]~576_combout  & (\my_regfile|data_readRegA[2]~584_combout  & \my_regfile|data_readRegA[2]~589_combout )))

	.dataa(\my_regfile|data_readRegA[2]~573_combout ),
	.datab(\my_regfile|data_readRegA[2]~576_combout ),
	.datac(\my_regfile|data_readRegA[2]~584_combout ),
	.datad(\my_regfile|data_readRegA[2]~589_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[2]~54 .lut_mask = 16'h8000;
defparam \my_processor|dataA[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[2]~55 (
// Equation(s):
// \my_processor|dataA[2]~55_combout  = (!\my_processor|dataA[2]~54_combout  & ((\my_regfile|data_readRegA[31]~735_combout ) # ((\my_regfile|data_readRegA[31]~23_combout ) # (\my_regfile|data_readRegA[31]~32_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~735_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~32_combout ),
	.datad(\my_processor|dataA[2]~54_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[2]~55 .lut_mask = 16'h00FE;
defparam \my_processor|dataA[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[2]~56 (
// Equation(s):
// \my_processor|dataA[2]~56_combout  = (\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[2]~598_combout ) # ((!\my_regfile|data_readRegB[31]~33_combout )))) # (!\my_processor|checker|isI~combout  & (((!\my_processor|dataA[2]~55_combout ))))

	.dataa(\my_regfile|data_readRegB[2]~598_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|dataA[2]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[2]~56 .lut_mask = 16'h8CBF;
defparam \my_processor|dataA[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[2]~14 (
// Equation(s):
// \my_processor|address_dmem[2]~14_combout  = (\my_processor|getDmemAddr|Add0~4_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[2]~14 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[1]~35_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector30~0 (
// Equation(s):
// \my_processor|ALUOper|Selector30~0_combout  = (\my_processor|aulOper[1]~2_combout  & (((\my_processor|aulOper[0]~1_combout )))) # (!\my_processor|aulOper[1]~2_combout  & ((\my_processor|aulOper[0]~1_combout  & (\my_processor|ALUOper|Add1~2_combout )) # 
// (!\my_processor|aulOper[0]~1_combout  & ((\my_processor|ALUOper|Add0~2_combout )))))

	.dataa(\my_processor|aulOper[1]~2_combout ),
	.datab(\my_processor|ALUOper|Add1~2_combout ),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(\my_processor|ALUOper|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector30~0 .lut_mask = 16'hE5E0;
defparam \my_processor|ALUOper|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector30~1 (
// Equation(s):
// \my_processor|ALUOper|Selector30~1_combout  = (\my_processor|dataA[1]~53_combout  & ((\my_processor|ALUOper|Selector30~0_combout ) # ((\my_processor|dataB[1]~30_combout  & \my_processor|aulOper[1]~2_combout )))) # (!\my_processor|dataA[1]~53_combout  & 
// (\my_processor|ALUOper|Selector30~0_combout  & ((\my_processor|dataB[1]~30_combout ) # (!\my_processor|aulOper[1]~2_combout ))))

	.dataa(\my_processor|dataA[1]~53_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(\my_processor|ALUOper|Selector30~0_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector30~1 .lut_mask = 16'hE8F0;
defparam \my_processor|ALUOper|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~248 (
// Equation(s):
// \my_processor|data_writeReg[1]~248_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[2]~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[1]~53_combout )))))

	.dataa(\my_processor|dataA[2]~56_combout ),
	.datab(\my_processor|dataA[1]~53_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~248 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[1]~248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~249 (
// Equation(s):
// \my_processor|data_writeReg[1]~249_combout  = (\my_processor|aulOper[0]~1_combout  & ((\my_processor|data_writeReg[1]~248_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~89_combout ))))

	.dataa(\my_processor|aulOper[0]~1_combout ),
	.datab(\my_processor|data_writeReg[1]~248_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~249 .lut_mask = 16'hA888;
defparam \my_processor|data_writeReg[1]~249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~250 (
// Equation(s):
// \my_processor|data_writeReg[1]~250_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|data_writeReg[1]~249_combout ) # ((\my_processor|ALUOper|ShiftLeft0~65_combout  & !\my_processor|aulOper[0]~1_combout ))))

	.dataa(\my_processor|data_writeReg[1]~249_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~250 .lut_mask = 16'h00AE;
defparam \my_processor|data_writeReg[1]~250 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~251 (
// Equation(s):
// \my_processor|data_writeReg[1]~251_combout  = (\my_processor|data_writeReg[1]~250_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|aulOper[0]~1_combout  & \my_processor|ALUOper|ShiftRight0~92_combout )))

	.dataa(\my_processor|data_writeReg[1]~250_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~251 .lut_mask = 16'hEAAA;
defparam \my_processor|data_writeReg[1]~251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~252 (
// Equation(s):
// \my_processor|data_writeReg[1]~252_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|ALUOper|ShiftRight0~46_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftRight0~77_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~252 .lut_mask = 16'hAAC0;
defparam \my_processor|data_writeReg[1]~252 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~253 (
// Equation(s):
// \my_processor|data_writeReg[1]~253_combout  = (\my_processor|aulOper[0]~1_combout  & ((\my_processor|data_writeReg[1]~252_combout ) # ((\my_processor|data_writeReg[1]~25_combout  & \my_processor|data_writeReg[1]~251_combout )))) # 
// (!\my_processor|aulOper[0]~1_combout  & (\my_processor|data_writeReg[1]~25_combout  & (\my_processor|data_writeReg[1]~251_combout )))

	.dataa(\my_processor|aulOper[0]~1_combout ),
	.datab(\my_processor|data_writeReg[1]~25_combout ),
	.datac(\my_processor|data_writeReg[1]~251_combout ),
	.datad(\my_processor|data_writeReg[1]~252_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~253 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[1]~253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~254 (
// Equation(s):
// \my_processor|data_writeReg[1]~254_combout  = (\my_processor|aulOper[2]~0_combout  & (((\my_processor|data_writeReg[1]~253_combout  & !\my_processor|aulOper[1]~2_combout )))) # (!\my_processor|aulOper[2]~0_combout  & 
// (\my_processor|ALUOper|Selector30~1_combout ))

	.dataa(\my_processor|ALUOper|Selector30~1_combout ),
	.datab(\my_processor|data_writeReg[1]~253_combout ),
	.datac(\my_processor|aulOper[2]~0_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~254 .lut_mask = 16'h0ACA;
defparam \my_processor|data_writeReg[1]~254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~255 (
// Equation(s):
// \my_processor|data_writeReg[1]~255_combout  = (\my_processor|ALUOper|Add0~2_combout  & ((\my_processor|data_writeReg[1]~122_combout ) # ((\my_processor|data_writeReg[1]~254_combout  & !\my_processor|ALUOper|Selector0~2_combout )))) # 
// (!\my_processor|ALUOper|Add0~2_combout  & (((\my_processor|data_writeReg[1]~254_combout  & !\my_processor|ALUOper|Selector0~2_combout ))))

	.dataa(\my_processor|ALUOper|Add0~2_combout ),
	.datab(\my_processor|data_writeReg[1]~122_combout ),
	.datac(\my_processor|data_writeReg[1]~254_combout ),
	.datad(\my_processor|ALUOper|Selector0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~255 .lut_mask = 16'h88F8;
defparam \my_processor|data_writeReg[1]~255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~256 (
// Equation(s):
// \my_processor|data_writeReg[1]~256_combout  = (\my_processor|isWRstatus~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # ((!\my_processor|isSubOf~1_combout )))) # (!\my_processor|isWRstatus~2_combout  & 
// (((\my_processor|data_writeReg[1]~255_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|data_writeReg[1]~255_combout ),
	.datac(\my_processor|isWRstatus~2_combout ),
	.datad(\my_processor|isSubOf~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~256 .lut_mask = 16'hACFC;
defparam \my_processor|data_writeReg[1]~256 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~257 (
// Equation(s):
// \my_processor|data_writeReg[1]~257_combout  = ((\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|checker|isLw~combout  & ((\my_processor|data_writeReg[1]~256_combout )))) # 
// (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_processor|data_writeReg[1]~256_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~257 .lut_mask = 16'hACFF;
defparam \my_processor|data_writeReg[1]~257 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~257_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~555 (
// Equation(s):
// \my_regfile|data_readRegB[1]~555_combout  = (\my_processor|ctrl_readRegB[3]~5_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [1]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|regWriteCheck_loop[5].dffei|q [1])))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~555 .lut_mask = 16'hFEDC;
defparam \my_regfile|data_readRegB[1]~555 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~556 (
// Equation(s):
// \my_regfile|data_readRegB[1]~556_combout  = (\my_regfile|bcb|bitcheck[1]~46_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((!\my_regfile|regWriteCheck_loop[17].dffei|q [1]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (!\my_regfile|regWriteCheck_loop[1].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[1]~46_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~556 .lut_mask = 16'h0C44;
defparam \my_regfile|data_readRegB[1]~556 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~557 (
// Equation(s):
// \my_regfile|data_readRegB[1]~557_combout  = (\my_regfile|bcb|bitcheck[25]~48_combout  & (!\my_regfile|data_readRegB[1]~556_combout  & ((\my_regfile|data_readRegB[1]~555_combout ) # (!\my_regfile|bcb|bitcheck[5]~7_combout )))) # 
// (!\my_regfile|bcb|bitcheck[25]~48_combout  & (((\my_regfile|data_readRegB[1]~555_combout )) # (!\my_regfile|bcb|bitcheck[5]~7_combout )))

	.dataa(\my_regfile|bcb|bitcheck[25]~48_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~7_combout ),
	.datac(\my_regfile|data_readRegB[1]~555_combout ),
	.datad(\my_regfile|data_readRegB[1]~556_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~557 .lut_mask = 16'h51F3;
defparam \my_regfile|data_readRegB[1]~557 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~558 (
// Equation(s):
// \my_regfile|data_readRegB[1]~558_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [1]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~558 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[1]~558 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~559 (
// Equation(s):
// \my_regfile|data_readRegB[1]~559_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & (\my_regfile|data_readRegB[1]~558_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [1]))))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|data_readRegB[1]~558_combout ),
	.datac(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~559 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegB[1]~559 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~560 (
// Equation(s):
// \my_regfile|data_readRegB[1]~560_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [1])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [1] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [1]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~560 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[1]~560 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~561 (
// Equation(s):
// \my_regfile|data_readRegB[1]~561_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [1] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~561 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~561 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~562 (
// Equation(s):
// \my_regfile|data_readRegB[1]~562_combout  = (\my_regfile|data_readRegB[1]~557_combout  & (\my_regfile|data_readRegB[1]~559_combout  & (\my_regfile|data_readRegB[1]~560_combout  & \my_regfile|data_readRegB[1]~561_combout )))

	.dataa(\my_regfile|data_readRegB[1]~557_combout ),
	.datab(\my_regfile|data_readRegB[1]~559_combout ),
	.datac(\my_regfile|data_readRegB[1]~560_combout ),
	.datad(\my_regfile|data_readRegB[1]~561_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~562 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~562 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~563 (
// Equation(s):
// \my_regfile|data_readRegB[1]~563_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [1] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~563 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~563 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~564 (
// Equation(s):
// \my_regfile|data_readRegB[1]~564_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [1] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~564 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~564 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~565 (
// Equation(s):
// \my_regfile|data_readRegB[1]~565_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [1] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~565 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~565 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~566 (
// Equation(s):
// \my_regfile|data_readRegB[1]~566_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [1] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~566 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~566 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~567 (
// Equation(s):
// \my_regfile|data_readRegB[1]~567_combout  = (\my_regfile|data_readRegB[1]~563_combout  & (\my_regfile|data_readRegB[1]~564_combout  & (\my_regfile|data_readRegB[1]~565_combout  & \my_regfile|data_readRegB[1]~566_combout )))

	.dataa(\my_regfile|data_readRegB[1]~563_combout ),
	.datab(\my_regfile|data_readRegB[1]~564_combout ),
	.datac(\my_regfile|data_readRegB[1]~565_combout ),
	.datad(\my_regfile|data_readRegB[1]~566_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~567 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~567 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~568 (
// Equation(s):
// \my_regfile|data_readRegB[1]~568_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [1] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~568 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~568 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~569 (
// Equation(s):
// \my_regfile|data_readRegB[1]~569_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [1])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [1] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [1]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~569 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[1]~569 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~570 (
// Equation(s):
// \my_regfile|data_readRegB[1]~570_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [1] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~570 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~570 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~571 (
// Equation(s):
// \my_regfile|data_readRegB[1]~571_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [1] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~571 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~571 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~572 (
// Equation(s):
// \my_regfile|data_readRegB[1]~572_combout  = (\my_regfile|data_readRegB[1]~568_combout  & (\my_regfile|data_readRegB[1]~569_combout  & (\my_regfile|data_readRegB[1]~570_combout  & \my_regfile|data_readRegB[1]~571_combout )))

	.dataa(\my_regfile|data_readRegB[1]~568_combout ),
	.datab(\my_regfile|data_readRegB[1]~569_combout ),
	.datac(\my_regfile|data_readRegB[1]~570_combout ),
	.datad(\my_regfile|data_readRegB[1]~571_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~572 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~572 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~573 (
// Equation(s):
// \my_regfile|data_readRegB[1]~573_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [1] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~573 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~573 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~574 (
// Equation(s):
// \my_regfile|data_readRegB[1]~574_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [1] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [1] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~574 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[1]~574 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~575 (
// Equation(s):
// \my_regfile|data_readRegB[1]~575_combout  = (\my_regfile|data_readRegB[1]~573_combout  & (\my_regfile|data_readRegB[1]~574_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [1]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[1]~573_combout ),
	.datab(\my_regfile|data_readRegB[1]~574_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~575 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[1]~575 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[1]~576 (
// Equation(s):
// \my_regfile|data_readRegB[1]~576_combout  = (\my_regfile|data_readRegB[1]~562_combout  & (\my_regfile|data_readRegB[1]~567_combout  & (\my_regfile|data_readRegB[1]~572_combout  & \my_regfile|data_readRegB[1]~575_combout )))

	.dataa(\my_regfile|data_readRegB[1]~562_combout ),
	.datab(\my_regfile|data_readRegB[1]~567_combout ),
	.datac(\my_regfile|data_readRegB[1]~572_combout ),
	.datad(\my_regfile|data_readRegB[1]~575_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~576 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[1]~576 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[1]~51 (
// Equation(s):
// \my_processor|dataA[1]~51_combout  = (\my_regfile|data_readRegA[1]~552_combout  & (\my_regfile|data_readRegA[1]~557_combout  & (\my_regfile|data_readRegA[1]~565_combout  & \my_regfile|data_readRegA[1]~568_combout )))

	.dataa(\my_regfile|data_readRegA[1]~552_combout ),
	.datab(\my_regfile|data_readRegA[1]~557_combout ),
	.datac(\my_regfile|data_readRegA[1]~565_combout ),
	.datad(\my_regfile|data_readRegA[1]~568_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[1]~51 .lut_mask = 16'h8000;
defparam \my_processor|dataA[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[1]~52 (
// Equation(s):
// \my_processor|dataA[1]~52_combout  = (!\my_processor|dataA[1]~51_combout  & ((\my_regfile|data_readRegA[31]~735_combout ) # ((\my_regfile|data_readRegA[31]~23_combout ) # (\my_regfile|data_readRegA[31]~32_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~735_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~32_combout ),
	.datad(\my_processor|dataA[1]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[1]~52 .lut_mask = 16'h00FE;
defparam \my_processor|dataA[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[1]~53 (
// Equation(s):
// \my_processor|dataA[1]~53_combout  = (\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[1]~576_combout ) # ((!\my_regfile|data_readRegB[31]~33_combout )))) # (!\my_processor|checker|isI~combout  & (((!\my_processor|dataA[1]~52_combout ))))

	.dataa(\my_regfile|data_readRegB[1]~576_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|dataA[1]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[1]~53 .lut_mask = 16'h8CBF;
defparam \my_processor|dataA[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_dmem[1]~13 (
// Equation(s):
// \my_processor|address_dmem[1]~13_combout  = (\my_processor|getDmemAddr|Add0~2_combout ) # (!\my_processor|checker|isDmem~0_combout )

	.dataa(\my_processor|getDmemAddr|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|checker|isDmem~0_combout ),
	.cin(gnd),
	.combout(\my_processor|address_dmem[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_dmem[1]~13 .lut_mask = 16'hAAFF;
defparam \my_processor|address_dmem[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[31]~64_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[31]~58 (
// Equation(s):
// \my_processor|data_writeReg[31]~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_dmem|altsyncram_component|auto_generated|q_a [31] & \my_processor|checker|isLw~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~58 .lut_mask = 16'h8080;
defparam \my_processor|data_writeReg[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[31]~59 (
// Equation(s):
// \my_processor|data_writeReg[31]~59_combout  = (\my_processor|data_writeReg[31]~58_combout ) # ((\my_processor|data_writeReg[31]~305_combout  & ((\my_processor|ALUOper|Selector0~9_combout ) # (\my_processor|ALUOper|Selector0~12_combout ))))

	.dataa(\my_processor|data_writeReg[31]~58_combout ),
	.datab(\my_processor|data_writeReg[31]~305_combout ),
	.datac(\my_processor|ALUOper|Selector0~9_combout ),
	.datad(\my_processor|ALUOper|Selector0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~59 .lut_mask = 16'hEEEA;
defparam \my_processor|data_writeReg[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[31]~60 (
// Equation(s):
// \my_processor|data_writeReg[31]~60_combout  = (\my_processor|data_writeReg[31]~59_combout ) # (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_processor|data_writeReg[31]~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~60 .lut_mask = 16'hAAFF;
defparam \my_processor|data_writeReg[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~2 (
// Equation(s):
// \my_regfile|data_readRegA[31]~2_combout  = ((\my_processor|ctrl_readRegA[4]~2_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [31])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[17]~8_combout )

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.datac(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~2 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~3 (
// Equation(s):
// \my_regfile|data_readRegA[31]~3_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[6].dffei|q [31]) # (\my_regfile|bca|bitcheck[6]~11_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [31] & 
// (\my_regfile|bca|bitcheck[4]~10_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [31]) # (\my_regfile|bca|bitcheck[6]~11_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[6]~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~3 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~4 (
// Equation(s):
// \my_regfile|data_readRegA[31]~4_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # ((\my_regfile|bca|bitcheck[8]~13_combout )))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # (\my_regfile|bca|bitcheck[8]~13_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~4 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~5 (
// Equation(s):
// \my_regfile|data_readRegA[31]~5_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [31]) # ((!\my_regfile|bca|bitcheck[21]~16_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[5]~17_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [31]) # (!\my_regfile|bca|bitcheck[21]~16_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[21]~16_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~5 .lut_mask = 16'h8ACF;
defparam \my_regfile|data_readRegA[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~6 (
// Equation(s):
// \my_regfile|data_readRegA[31]~6_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [31]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~18_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~6 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~7 (
// Equation(s):
// \my_regfile|data_readRegA[31]~7_combout  = (\my_regfile|data_readRegA[31]~5_combout  & (\my_regfile|data_readRegA[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [31]) # (\my_regfile|bca|bitcheck[2]~19_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~5_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|data_readRegA[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~7 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~8 (
// Equation(s):
// \my_regfile|data_readRegA[31]~8_combout  = (\my_regfile|data_readRegA[31]~2_combout  & (\my_regfile|data_readRegA[31]~3_combout  & (\my_regfile|data_readRegA[31]~4_combout  & \my_regfile|data_readRegA[31]~7_combout )))

	.dataa(\my_regfile|data_readRegA[31]~2_combout ),
	.datab(\my_regfile|data_readRegA[31]~3_combout ),
	.datac(\my_regfile|data_readRegA[31]~4_combout ),
	.datad(\my_regfile|data_readRegA[31]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~8 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~9 (
// Equation(s):
// \my_regfile|data_readRegA[31]~9_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [31]) # ((\my_regfile|bca|bitcheck[10]~21_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [31]) # (\my_regfile|bca|bitcheck[10]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~9 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~10 (
// Equation(s):
// \my_regfile|data_readRegA[31]~10_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [31]) # ((\my_regfile|bca|bitcheck[12]~25_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [31]) # (\my_regfile|bca|bitcheck[12]~25_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~10 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~11 (
// Equation(s):
// \my_regfile|data_readRegA[31]~11_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[14].dffei|q [31]) # ((\my_regfile|bca|bitcheck[14]~27_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [31]) # (\my_regfile|bca|bitcheck[14]~27_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~11 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~12 (
// Equation(s):
// \my_regfile|data_readRegA[31]~12_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [31]) # ((\my_regfile|bca|bitcheck[16]~30_combout )))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [31]) # (\my_regfile|bca|bitcheck[16]~30_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~12 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~13 (
// Equation(s):
// \my_regfile|data_readRegA[31]~13_combout  = (\my_regfile|data_readRegA[31]~9_combout  & (\my_regfile|data_readRegA[31]~10_combout  & (\my_regfile|data_readRegA[31]~11_combout  & \my_regfile|data_readRegA[31]~12_combout )))

	.dataa(\my_regfile|data_readRegA[31]~9_combout ),
	.datab(\my_regfile|data_readRegA[31]~10_combout ),
	.datac(\my_regfile|data_readRegA[31]~11_combout ),
	.datad(\my_regfile|data_readRegA[31]~12_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~13 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~14 (
// Equation(s):
// \my_regfile|data_readRegA[31]~14_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]) # ((\my_regfile|bca|bitcheck[18]~32_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]) # (\my_regfile|bca|bitcheck[18]~32_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~14 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~15 (
// Equation(s):
// \my_regfile|data_readRegA[31]~15_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[22].dffei|q [31]) # (\my_regfile|bca|bitcheck[22]~36_combout )))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [31] & 
// (\my_regfile|bca|bitcheck[20]~35_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [31]) # (\my_regfile|bca|bitcheck[22]~36_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[22]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~15 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~16 (
// Equation(s):
// \my_regfile|data_readRegA[31]~16_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [31]) # ((\my_regfile|bca|bitcheck[24]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [31]) # (\my_regfile|bca|bitcheck[24]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~16 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~17 (
// Equation(s):
// \my_regfile|data_readRegA[31]~17_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [31]) # ((\my_regfile|bca|bitcheck[26]~40_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [31]) # (\my_regfile|bca|bitcheck[26]~40_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~17 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~18 (
// Equation(s):
// \my_regfile|data_readRegA[31]~18_combout  = (\my_regfile|data_readRegA[31]~14_combout  & (\my_regfile|data_readRegA[31]~15_combout  & (\my_regfile|data_readRegA[31]~16_combout  & \my_regfile|data_readRegA[31]~17_combout )))

	.dataa(\my_regfile|data_readRegA[31]~14_combout ),
	.datab(\my_regfile|data_readRegA[31]~15_combout ),
	.datac(\my_regfile|data_readRegA[31]~16_combout ),
	.datad(\my_regfile|data_readRegA[31]~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~18 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~19 (
// Equation(s):
// \my_regfile|data_readRegA[31]~19_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [31]) # ((\my_regfile|bca|bitcheck[28]~43_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [31]) # (\my_regfile|bca|bitcheck[28]~43_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~19 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~20 (
// Equation(s):
// \my_regfile|data_readRegA[31]~20_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[30].dffei|q [31]) # ((\my_regfile|bca|bitcheck[30]~45_combout )))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [31]) # (\my_regfile|bca|bitcheck[30]~45_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~20 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~21 (
// Equation(s):
// \my_regfile|data_readRegA[31]~21_combout  = (\my_regfile|data_readRegA[31]~19_combout  & (\my_regfile|data_readRegA[31]~20_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [31]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~19_combout ),
	.datab(\my_regfile|data_readRegA[31]~20_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~21 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[31]~22 (
// Equation(s):
// \my_regfile|data_readRegA[31]~22_combout  = (\my_regfile|data_readRegA[31]~8_combout  & (\my_regfile|data_readRegA[31]~13_combout  & (\my_regfile|data_readRegA[31]~18_combout  & \my_regfile|data_readRegA[31]~21_combout )))

	.dataa(\my_regfile|data_readRegA[31]~8_combout ),
	.datab(\my_regfile|data_readRegA[31]~13_combout ),
	.datac(\my_regfile|data_readRegA[31]~18_combout ),
	.datad(\my_regfile|data_readRegA[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~22 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[31]~0 (
// Equation(s):
// \my_processor|dataA[31]~0_combout  = (!\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegA[31]~22_combout ) # (!\my_regfile|data_readRegA[31]~33_combout )))

	.dataa(\my_regfile|data_readRegA[31]~22_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[31]~33_combout ),
	.datad(\my_processor|checker|isI~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[31]~0 .lut_mask = 16'h00AF;
defparam \my_processor|dataA[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[31]~1 (
// Equation(s):
// \my_processor|dataA[31]~1_combout  = (\my_processor|dataA[31]~0_combout ) # ((\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[31]~23_combout ) # (!\my_regfile|data_readRegB[31]~33_combout ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~23_combout ),
	.datad(\my_regfile|data_readRegB[31]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[31]~1 .lut_mask = 16'hEAEE;
defparam \my_processor|dataA[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~3 (
// Equation(s):
// \my_processor|ALUOper|Selector0~3_combout  = (\my_processor|dataA[31]~1_combout  & ((\my_processor|aulOper[0]~1_combout ) # ((\my_processor|data_writeReg[1]~25_combout  & \my_processor|ALUOper|ShiftLeft0~6_combout ))))

	.dataa(\my_processor|dataA[31]~1_combout ),
	.datab(\my_processor|aulOper[0]~1_combout ),
	.datac(\my_processor|data_writeReg[1]~25_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~3 .lut_mask = 16'hA888;
defparam \my_processor|ALUOper|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~23 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~23_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~19_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~22_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~23 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~30 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~26_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~29_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~30 .lut_mask = 16'h88A0;
defparam \my_processor|ALUOper|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~7 (
// Equation(s):
// \my_processor|ALUOper|Selector0~7_combout  = (\my_processor|ALUOper|Selector0~6_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|ALUOper|ShiftLeft0~23_combout ) # (\my_processor|ALUOper|ShiftLeft0~30_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUOper|ShiftLeft0~23_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~7 .lut_mask = 16'hEEEA;
defparam \my_processor|ALUOper|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~8 (
// Equation(s):
// \my_processor|ALUOper|Selector0~8_combout  = (!\my_processor|aulOper[1]~2_combout  & ((\my_processor|ALUOper|Selector0~3_combout ) # ((\my_processor|ALUOper|Selector0~7_combout  & !\my_processor|aulOper[0]~1_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~3_combout ),
	.datab(\my_processor|ALUOper|Selector0~7_combout ),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~8 .lut_mask = 16'h00AE;
defparam \my_processor|ALUOper|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector0~9 (
// Equation(s):
// \my_processor|ALUOper|Selector0~9_combout  = (\my_processor|ALUOper|Selector0~15_combout  & ((\my_processor|ALUOper|Selector0~8_combout ) # ((\my_processor|aulOper[1]~2_combout  & \my_processor|ALUOper|Add0~62_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~15_combout ),
	.datab(\my_processor|ALUOper|Selector0~8_combout ),
	.datac(\my_processor|aulOper[1]~2_combout ),
	.datad(\my_processor|ALUOper|Add0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~9 .lut_mask = 16'hA888;
defparam \my_processor|ALUOper|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|isWRstatus~2 (
// Equation(s):
// \my_processor|isWRstatus~2_combout  = (\my_processor|isWRstatus~3_combout  & (\my_processor|ALUOper|Selector32~0_combout  $ (((\my_processor|ALUOper|Selector0~9_combout ) # (\my_processor|ALUOper|Selector0~12_combout )))))

	.dataa(\my_processor|isWRstatus~3_combout ),
	.datab(\my_processor|ALUOper|Selector0~9_combout ),
	.datac(\my_processor|ALUOper|Selector0~12_combout ),
	.datad(\my_processor|ALUOper|Selector32~0_combout ),
	.cin(gnd),
	.combout(\my_processor|isWRstatus~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|isWRstatus~2 .lut_mask = 16'h02A8;
defparam \my_processor|isWRstatus~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[17]~36 (
// Equation(s):
// \my_regfile|bcw|bitcheck[17]~36_combout  = (!\my_processor|ctrl_readRegA[4]~0_combout  & (!\my_processor|checker|isSw~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[17]~36 .lut_mask = 16'h0100;
defparam \my_regfile|bcw|bitcheck[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[17]~37 (
// Equation(s):
// \my_regfile|bcw|bitcheck[17]~37_combout  = (\my_processor|checker|isWriteReg~4_combout  & (!\my_processor|isWRstatus~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|bcw|bitcheck[17]~36_combout )))

	.dataa(\my_processor|checker|isWriteReg~4_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_regfile|bcw|bitcheck[17]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[17]~37 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|bcw|bitcheck[21]~53 (
// Equation(s):
// \my_regfile|bcw|bitcheck[21]~53_combout  = (\my_regfile|bcw|bitcheck[17]~37_combout  & (!\my_processor|isWRstatus~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_regfile|bcw|bitcheck[21]~86_combout )))

	.dataa(\my_regfile|bcw|bitcheck[17]~37_combout ),
	.datab(\my_processor|isWRstatus~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_regfile|bcw|bitcheck[21]~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[21]~53 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~537 (
// Equation(s):
// \my_regfile|data_readRegA[0]~537_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[4]~2_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [0]))) # (!\my_processor|ctrl_readRegA[4]~2_combout  & 
// (\my_regfile|regWriteCheck_loop[5].dffei|q [0])))

	.dataa(\my_processor|ctrl_readRegA[4]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~537 .lut_mask = 16'hFEDC;
defparam \my_regfile|data_readRegA[0]~537 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[17]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~538 (
// Equation(s):
// \my_regfile|data_readRegA[0]~538_combout  = (\my_regfile|bca|bitcheck[1]~48_combout  & ((\my_processor|ctrl_readRegA[4]~2_combout  & (!\my_regfile|regWriteCheck_loop[17].dffei|q [0])) # (!\my_processor|ctrl_readRegA[4]~2_combout  & 
// ((!\my_regfile|regWriteCheck_loop[1].dffei|q [0])))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[1]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.datad(\my_processor|ctrl_readRegA[4]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~538 .lut_mask = 16'h440C;
defparam \my_regfile|data_readRegA[0]~538 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~539 (
// Equation(s):
// \my_regfile|data_readRegA[0]~539_combout  = (\my_regfile|bca|bitcheck[25]~51_combout  & (!\my_regfile|data_readRegA[0]~538_combout  & ((\my_regfile|data_readRegA[0]~537_combout ) # (!\my_regfile|bca|bitcheck[5]~15_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~51_combout  & (((\my_regfile|data_readRegA[0]~537_combout )) # (!\my_regfile|bca|bitcheck[5]~15_combout )))

	.dataa(\my_regfile|bca|bitcheck[25]~51_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~15_combout ),
	.datac(\my_regfile|data_readRegA[0]~537_combout ),
	.datad(\my_regfile|data_readRegA[0]~538_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~539 .lut_mask = 16'h51F3;
defparam \my_regfile|data_readRegA[0]~539 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~540 (
// Equation(s):
// \my_regfile|data_readRegA[0]~540_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[3]~18_combout ) # (!\my_regfile|bca|bitcheck[3]~49_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[3]~49_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~540 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegA[0]~540 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~541 (
// Equation(s):
// \my_regfile|data_readRegA[0]~541_combout  = (\my_regfile|bca|bitcheck[0]~20_combout  & (\my_regfile|data_readRegA[0]~540_combout  & ((\my_regfile|bca|bitcheck[2]~19_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [0]))))

	.dataa(\my_regfile|bca|bitcheck[0]~20_combout ),
	.datab(\my_regfile|data_readRegA[0]~540_combout ),
	.datac(\my_regfile|bca|bitcheck[2]~19_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~541 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[0]~541 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~542 (
// Equation(s):
// \my_regfile|data_readRegA[0]~542_combout  = (\my_regfile|bca|bitcheck[4]~10_combout  & (((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [0])))) # (!\my_regfile|bca|bitcheck[4]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [0] & ((\my_regfile|bca|bitcheck[6]~11_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [0]))))

	.dataa(\my_regfile|bca|bitcheck[4]~10_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.datac(\my_regfile|bca|bitcheck[6]~11_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~542 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[0]~542 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~543 (
// Equation(s):
// \my_regfile|data_readRegA[0]~543_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [0] & ((\my_regfile|bca|bitcheck[8]~13_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[7]~14_combout  & ((\my_regfile|bca|bitcheck[8]~13_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[8]~13_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[7]~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~543 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~543 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~544 (
// Equation(s):
// \my_regfile|data_readRegA[0]~544_combout  = (\my_regfile|data_readRegA[0]~539_combout  & (\my_regfile|data_readRegA[0]~541_combout  & (\my_regfile|data_readRegA[0]~542_combout  & \my_regfile|data_readRegA[0]~543_combout )))

	.dataa(\my_regfile|data_readRegA[0]~539_combout ),
	.datab(\my_regfile|data_readRegA[0]~541_combout ),
	.datac(\my_regfile|data_readRegA[0]~542_combout ),
	.datad(\my_regfile|data_readRegA[0]~543_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~544 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~544 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~527 (
// Equation(s):
// \my_regfile|data_readRegA[0]~527_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [0] & ((\my_regfile|bca|bitcheck[10]~21_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[9]~23_combout  & ((\my_regfile|bca|bitcheck[10]~21_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[10]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[9]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~527 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~527 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~528 (
// Equation(s):
// \my_regfile|data_readRegA[0]~528_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [0] & ((\my_regfile|bca|bitcheck[12]~25_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[11]~26_combout  & ((\my_regfile|bca|bitcheck[12]~25_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[12]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[11]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~528 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~528 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~529 (
// Equation(s):
// \my_regfile|data_readRegA[0]~529_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [0] & ((\my_regfile|bca|bitcheck[14]~27_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[13]~28_combout  & ((\my_regfile|bca|bitcheck[14]~27_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[14]~27_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[13]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~529 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~529 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~530 (
// Equation(s):
// \my_regfile|data_readRegA[0]~530_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [0] & ((\my_regfile|bca|bitcheck[16]~30_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[15]~31_combout  & ((\my_regfile|bca|bitcheck[16]~30_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[16]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[15]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~530 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~530 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~531 (
// Equation(s):
// \my_regfile|data_readRegA[0]~531_combout  = (\my_regfile|data_readRegA[0]~527_combout  & (\my_regfile|data_readRegA[0]~528_combout  & (\my_regfile|data_readRegA[0]~529_combout  & \my_regfile|data_readRegA[0]~530_combout )))

	.dataa(\my_regfile|data_readRegA[0]~527_combout ),
	.datab(\my_regfile|data_readRegA[0]~528_combout ),
	.datac(\my_regfile|data_readRegA[0]~529_combout ),
	.datad(\my_regfile|data_readRegA[0]~530_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~531 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~531 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~532 (
// Equation(s):
// \my_regfile|data_readRegA[0]~532_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [0] & ((\my_regfile|bca|bitcheck[18]~32_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[19]~33_combout  & ((\my_regfile|bca|bitcheck[18]~32_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[18]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[19]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~532 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~532 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~533 (
// Equation(s):
// \my_regfile|data_readRegA[0]~533_combout  = (\my_regfile|bca|bitcheck[20]~35_combout  & (((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [0])))) # (!\my_regfile|bca|bitcheck[20]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [0] & ((\my_regfile|bca|bitcheck[22]~36_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [0]))))

	.dataa(\my_regfile|bca|bitcheck[20]~35_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.datac(\my_regfile|bca|bitcheck[22]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~533 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[0]~533 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~534 (
// Equation(s):
// \my_regfile|data_readRegA[0]~534_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [0] & ((\my_regfile|bca|bitcheck[24]~38_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[23]~39_combout  & ((\my_regfile|bca|bitcheck[24]~38_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[24]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[23]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~534 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~534 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~535 (
// Equation(s):
// \my_regfile|data_readRegA[0]~535_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [0] & ((\my_regfile|bca|bitcheck[26]~40_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[25]~41_combout  & ((\my_regfile|bca|bitcheck[26]~40_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[26]~40_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[25]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~535 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~535 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~536 (
// Equation(s):
// \my_regfile|data_readRegA[0]~536_combout  = (\my_regfile|data_readRegA[0]~532_combout  & (\my_regfile|data_readRegA[0]~533_combout  & (\my_regfile|data_readRegA[0]~534_combout  & \my_regfile|data_readRegA[0]~535_combout )))

	.dataa(\my_regfile|data_readRegA[0]~532_combout ),
	.datab(\my_regfile|data_readRegA[0]~533_combout ),
	.datac(\my_regfile|data_readRegA[0]~534_combout ),
	.datad(\my_regfile|data_readRegA[0]~535_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~536 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~536 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~545 (
// Equation(s):
// \my_regfile|data_readRegA[0]~545_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [0] & ((\my_regfile|bca|bitcheck[28]~43_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[27]~44_combout  & ((\my_regfile|bca|bitcheck[28]~43_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[28]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[27]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~545 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~545 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~546 (
// Equation(s):
// \my_regfile|data_readRegA[0]~546_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [0] & ((\my_regfile|bca|bitcheck[30]~45_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[29]~46_combout  & ((\my_regfile|bca|bitcheck[30]~45_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[30]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[29]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~546 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~546 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~547 (
// Equation(s):
// \my_regfile|data_readRegA[0]~547_combout  = (\my_regfile|data_readRegA[0]~545_combout  & (\my_regfile|data_readRegA[0]~546_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [0]) # (!\my_regfile|bca|bitcheck[31]~47_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~545_combout ),
	.datab(\my_regfile|data_readRegA[0]~546_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[31]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~547 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegA[0]~547 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[0]~729 (
// Equation(s):
// \my_regfile|data_readRegA[0]~729_combout  = (\my_regfile|data_readRegA[0]~544_combout  & (\my_regfile|data_readRegA[0]~531_combout  & (\my_regfile|data_readRegA[0]~536_combout  & \my_regfile|data_readRegA[0]~547_combout )))

	.dataa(\my_regfile|data_readRegA[0]~544_combout ),
	.datab(\my_regfile|data_readRegA[0]~531_combout ),
	.datac(\my_regfile|data_readRegA[0]~536_combout ),
	.datad(\my_regfile|data_readRegA[0]~547_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~729_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~729 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~729 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data[0]~34 (
// Equation(s):
// \my_processor|data[0]~34_combout  = (\my_regfile|data_readRegA[0]~729_combout ) # (!\my_regfile|data_readRegA[31]~730_combout )

	.dataa(\my_regfile|data_readRegA[0]~729_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[31]~730_combout ),
	.cin(gnd),
	.combout(\my_processor|data[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[0]~34 .lut_mask = 16'hAAFF;
defparam \my_processor|data[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[0]~34_combout }),
	.portaaddr({\my_processor|address_dmem[11]~23_combout ,\my_processor|address_dmem[10]~22_combout ,\my_processor|address_dmem[9]~21_combout ,\my_processor|address_dmem[8]~20_combout ,\my_processor|address_dmem[7]~19_combout ,\my_processor|address_dmem[6]~18_combout ,
\my_processor|address_dmem[5]~17_combout ,\my_processor|address_dmem[4]~16_combout ,\my_processor|address_dmem[3]~15_combout ,\my_processor|address_dmem[2]~14_combout ,\my_processor|address_dmem[1]~13_combout ,\my_processor|address_dmem[0]~12_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~312 (
// Equation(s):
// \my_processor|data_writeReg[0]~312_combout  = (\my_processor|isSubOf~1_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|checker|isAddi~0_combout )))

	.dataa(\my_processor|checker|isAddi~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|isSubOf~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~312 .lut_mask = 16'hD0F0;
defparam \my_processor|data_writeReg[0]~312 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector31~0 (
// Equation(s):
// \my_processor|ALUOper|Selector31~0_combout  = (\my_processor|aulOper[1]~2_combout  & (((\my_processor|aulOper[0]~1_combout )))) # (!\my_processor|aulOper[1]~2_combout  & ((\my_processor|aulOper[0]~1_combout  & (\my_processor|ALUOper|Add1~0_combout )) # 
// (!\my_processor|aulOper[0]~1_combout  & ((\my_processor|ALUOper|Add0~0_combout )))))

	.dataa(\my_processor|aulOper[1]~2_combout ),
	.datab(\my_processor|ALUOper|Add1~0_combout ),
	.datac(\my_processor|aulOper[0]~1_combout ),
	.datad(\my_processor|ALUOper|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~0 .lut_mask = 16'hE5E0;
defparam \my_processor|ALUOper|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector31~1 (
// Equation(s):
// \my_processor|ALUOper|Selector31~1_combout  = (\my_processor|dataA[0]~50_combout  & ((\my_processor|ALUOper|Selector31~0_combout ) # ((\my_processor|dataB[0]~31_combout  & \my_processor|aulOper[1]~2_combout )))) # (!\my_processor|dataA[0]~50_combout  & 
// (\my_processor|ALUOper|Selector31~0_combout  & ((\my_processor|dataB[0]~31_combout ) # (!\my_processor|aulOper[1]~2_combout ))))

	.dataa(\my_processor|dataA[0]~50_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(\my_processor|ALUOper|Selector31~0_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~1 .lut_mask = 16'hE8F0;
defparam \my_processor|ALUOper|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector31~2 (
// Equation(s):
// \my_processor|ALUOper|Selector31~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|ALUOper|ShiftRight0~88_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|dataA[1]~53_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[1]~53_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~2 .lut_mask = 16'hAAC0;
defparam \my_processor|ALUOper|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector31~3 (
// Equation(s):
// \my_processor|ALUOper|Selector31~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~87_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|Selector31~2_combout )))))

	.dataa(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.datab(\my_processor|ALUOper|Selector31~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~3 .lut_mask = 16'h00AC;
defparam \my_processor|ALUOper|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector31~4 (
// Equation(s):
// \my_processor|ALUOper|Selector31~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|ALUOper|Selector31~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftRight0~67_combout 
// ))))

	.dataa(\my_processor|ALUOper|Selector31~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~4 .lut_mask = 16'h00EA;
defparam \my_processor|ALUOper|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector31~5 (
// Equation(s):
// \my_processor|ALUOper|Selector31~5_combout  = (\my_processor|aulOper[0]~1_combout  & ((\my_processor|ALUOper|Selector31~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|ALUOper|ShiftRight0~42_combout ))))

	.dataa(\my_processor|aulOper[0]~1_combout ),
	.datab(\my_processor|ALUOper|Selector31~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~5 .lut_mask = 16'hA888;
defparam \my_processor|ALUOper|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector31~6 (
// Equation(s):
// \my_processor|ALUOper|Selector31~6_combout  = (\my_processor|ALUOper|Selector31~5_combout ) # ((\my_processor|dataA[0]~50_combout  & (\my_processor|data_writeReg[1]~25_combout  & \my_processor|ALUOper|ShiftLeft0~6_combout )))

	.dataa(\my_processor|ALUOper|Selector31~5_combout ),
	.datab(\my_processor|dataA[0]~50_combout ),
	.datac(\my_processor|data_writeReg[1]~25_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~6 .lut_mask = 16'hEAAA;
defparam \my_processor|ALUOper|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector31~7 (
// Equation(s):
// \my_processor|ALUOper|Selector31~7_combout  = (\my_processor|aulOper[2]~0_combout  & (((\my_processor|ALUOper|Selector31~6_combout  & !\my_processor|aulOper[1]~2_combout )))) # (!\my_processor|aulOper[2]~0_combout  & 
// (\my_processor|ALUOper|Selector31~1_combout ))

	.dataa(\my_processor|ALUOper|Selector31~1_combout ),
	.datab(\my_processor|ALUOper|Selector31~6_combout ),
	.datac(\my_processor|aulOper[2]~0_combout ),
	.datad(\my_processor|aulOper[1]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~7 .lut_mask = 16'h0ACA;
defparam \my_processor|ALUOper|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUOper|Selector31~8 (
// Equation(s):
// \my_processor|ALUOper|Selector31~8_combout  = (\my_processor|ALUOper|Add0~0_combout  & ((\my_processor|data_writeReg[1]~122_combout ) # ((\my_processor|ALUOper|Selector31~7_combout  & !\my_processor|ALUOper|Selector0~2_combout )))) # 
// (!\my_processor|ALUOper|Add0~0_combout  & (((\my_processor|ALUOper|Selector31~7_combout  & !\my_processor|ALUOper|Selector0~2_combout ))))

	.dataa(\my_processor|ALUOper|Add0~0_combout ),
	.datab(\my_processor|data_writeReg[1]~122_combout ),
	.datac(\my_processor|ALUOper|Selector31~7_combout ),
	.datad(\my_processor|ALUOper|Selector0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~8 .lut_mask = 16'h88F8;
defparam \my_processor|ALUOper|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~246 (
// Equation(s):
// \my_processor|data_writeReg[0]~246_combout  = (\my_processor|ALUOper|overflow~combout  & ((\my_processor|data_writeReg[0]~312_combout ) # ((\my_processor|ALUOper|Selector31~8_combout  & !\my_processor|checker|isAddi~1_combout )))) # 
// (!\my_processor|ALUOper|overflow~combout  & (((\my_processor|ALUOper|Selector31~8_combout ))))

	.dataa(\my_processor|data_writeReg[0]~312_combout ),
	.datab(\my_processor|ALUOper|Selector31~8_combout ),
	.datac(\my_processor|ALUOper|overflow~combout ),
	.datad(\my_processor|checker|isAddi~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~246 .lut_mask = 16'hACEC;
defparam \my_processor|data_writeReg[0]~246 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~247 (
// Equation(s):
// \my_processor|data_writeReg[0]~247_combout  = ((\my_processor|checker|isLw~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|checker|isLw~combout  & ((\my_processor|data_writeReg[0]~246_combout )))) # 
// (!\my_processor|data_writeReg[31]~306_combout )

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|data_writeReg[0]~246_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|data_writeReg[31]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~247 .lut_mask = 16'hACFF;
defparam \my_processor|data_writeReg[0]~247 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~247_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~533 (
// Equation(s):
// \my_regfile|data_readRegB[0]~533_combout  = (\my_processor|ctrl_readRegB[3]~5_combout ) # ((\my_processor|ctrl_readRegB[4]~0_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [0]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (\my_regfile|regWriteCheck_loop[5].dffei|q [0])))

	.dataa(\my_processor|ctrl_readRegB[4]~0_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~5_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~533 .lut_mask = 16'hFEDC;
defparam \my_regfile|data_readRegB[0]~533 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~534 (
// Equation(s):
// \my_regfile|data_readRegB[0]~534_combout  = (\my_regfile|bcb|bitcheck[1]~46_combout  & ((\my_processor|ctrl_readRegB[4]~0_combout  & ((!\my_regfile|regWriteCheck_loop[17].dffei|q [0]))) # (!\my_processor|ctrl_readRegB[4]~0_combout  & 
// (!\my_regfile|regWriteCheck_loop[1].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[1]~46_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.datad(\my_processor|ctrl_readRegB[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~534 .lut_mask = 16'h0C44;
defparam \my_regfile|data_readRegB[0]~534 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~535 (
// Equation(s):
// \my_regfile|data_readRegB[0]~535_combout  = (\my_regfile|bcb|bitcheck[25]~48_combout  & (!\my_regfile|data_readRegB[0]~534_combout  & ((\my_regfile|data_readRegB[0]~533_combout ) # (!\my_regfile|bcb|bitcheck[5]~7_combout )))) # 
// (!\my_regfile|bcb|bitcheck[25]~48_combout  & (((\my_regfile|data_readRegB[0]~533_combout )) # (!\my_regfile|bcb|bitcheck[5]~7_combout )))

	.dataa(\my_regfile|bcb|bitcheck[25]~48_combout ),
	.datab(\my_regfile|bcb|bitcheck[5]~7_combout ),
	.datac(\my_regfile|data_readRegB[0]~533_combout ),
	.datad(\my_regfile|data_readRegB[0]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~535 .lut_mask = 16'h51F3;
defparam \my_regfile|data_readRegB[0]~535 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~536 (
// Equation(s):
// \my_regfile|data_readRegB[0]~536_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [0]) # ((!\my_regfile|bcb|bitcheck[3]~10_combout ) # (!\my_regfile|bcb|bitcheck[3]~47_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.datab(gnd),
	.datac(\my_regfile|bcb|bitcheck[3]~47_combout ),
	.datad(\my_regfile|bcb|bitcheck[3]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~536 .lut_mask = 16'hAFFF;
defparam \my_regfile|data_readRegB[0]~536 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~537 (
// Equation(s):
// \my_regfile|data_readRegB[0]~537_combout  = (\my_regfile|bcb|bitcheck[0]~11_combout  & (\my_regfile|data_readRegB[0]~536_combout  & ((\my_regfile|bcb|bitcheck[2]~12_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [0]))))

	.dataa(\my_regfile|bcb|bitcheck[0]~11_combout ),
	.datab(\my_regfile|data_readRegB[0]~536_combout ),
	.datac(\my_regfile|bcb|bitcheck[2]~12_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~537 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegB[0]~537 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~538 (
// Equation(s):
// \my_regfile|data_readRegB[0]~538_combout  = (\my_regfile|bcb|bitcheck[4]~14_combout  & (((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [0])))) # (!\my_regfile|bcb|bitcheck[4]~14_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [0] & ((\my_regfile|bcb|bitcheck[6]~15_combout ) # (\my_regfile|regWriteCheck_loop[6].dffei|q [0]))))

	.dataa(\my_regfile|bcb|bitcheck[4]~14_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.datac(\my_regfile|bcb|bitcheck[6]~15_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~538 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[0]~538 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~539 (
// Equation(s):
// \my_regfile|data_readRegB[0]~539_combout  = (\my_regfile|regWriteCheck_loop[7].dffei|q [0] & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[7].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[7]~18_combout  & ((\my_regfile|bcb|bitcheck[8]~17_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[8]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[7]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~539 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~539 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~540 (
// Equation(s):
// \my_regfile|data_readRegB[0]~540_combout  = (\my_regfile|data_readRegB[0]~535_combout  & (\my_regfile|data_readRegB[0]~537_combout  & (\my_regfile|data_readRegB[0]~538_combout  & \my_regfile|data_readRegB[0]~539_combout )))

	.dataa(\my_regfile|data_readRegB[0]~535_combout ),
	.datab(\my_regfile|data_readRegB[0]~537_combout ),
	.datac(\my_regfile|data_readRegB[0]~538_combout ),
	.datad(\my_regfile|data_readRegB[0]~539_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~540 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~540 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~541 (
// Equation(s):
// \my_regfile|data_readRegB[0]~541_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [0] & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[9]~21_combout  & ((\my_regfile|bcb|bitcheck[10]~19_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[10]~19_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[9]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~541 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~541 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~542 (
// Equation(s):
// \my_regfile|data_readRegB[0]~542_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [0] & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[11]~24_combout  & ((\my_regfile|bcb|bitcheck[12]~23_combout ) # (\my_regfile|regWriteCheck_loop[12].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[12]~23_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[11]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~542 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~542 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~543 (
// Equation(s):
// \my_regfile|data_readRegB[0]~543_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [0] & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # ((\my_regfile|regWriteCheck_loop[14].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[13]~26_combout  & ((\my_regfile|bcb|bitcheck[14]~25_combout ) # (\my_regfile|regWriteCheck_loop[14].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[14]~25_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[13]~26_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~543 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~543 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~544 (
// Equation(s):
// \my_regfile|data_readRegB[0]~544_combout  = (\my_regfile|regWriteCheck_loop[15].dffei|q [0] & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[15].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[15]~29_combout  & ((\my_regfile|bcb|bitcheck[16]~28_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[16]~28_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[15]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~544 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~544 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~545 (
// Equation(s):
// \my_regfile|data_readRegB[0]~545_combout  = (\my_regfile|data_readRegB[0]~541_combout  & (\my_regfile|data_readRegB[0]~542_combout  & (\my_regfile|data_readRegB[0]~543_combout  & \my_regfile|data_readRegB[0]~544_combout )))

	.dataa(\my_regfile|data_readRegB[0]~541_combout ),
	.datab(\my_regfile|data_readRegB[0]~542_combout ),
	.datac(\my_regfile|data_readRegB[0]~543_combout ),
	.datad(\my_regfile|data_readRegB[0]~544_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~545 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~545 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~546 (
// Equation(s):
// \my_regfile|data_readRegB[0]~546_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [0] & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[19]~31_combout  & ((\my_regfile|bcb|bitcheck[18]~30_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[18]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[19]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~546 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~546 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~547 (
// Equation(s):
// \my_regfile|data_readRegB[0]~547_combout  = (\my_regfile|bcb|bitcheck[20]~33_combout  & (((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [0])))) # (!\my_regfile|bcb|bitcheck[20]~33_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [0] & ((\my_regfile|bcb|bitcheck[22]~34_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [0]))))

	.dataa(\my_regfile|bcb|bitcheck[20]~33_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.datac(\my_regfile|bcb|bitcheck[22]~34_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~547 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegB[0]~547 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~548 (
// Equation(s):
// \my_regfile|data_readRegB[0]~548_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [0] & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[23]~37_combout  & ((\my_regfile|bcb|bitcheck[24]~36_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[24]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[23]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~548 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~548 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~549 (
// Equation(s):
// \my_regfile|data_readRegB[0]~549_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [0] & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[25]~39_combout  & ((\my_regfile|bcb|bitcheck[26]~38_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[26]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[25]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~549 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~549 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~550 (
// Equation(s):
// \my_regfile|data_readRegB[0]~550_combout  = (\my_regfile|data_readRegB[0]~546_combout  & (\my_regfile|data_readRegB[0]~547_combout  & (\my_regfile|data_readRegB[0]~548_combout  & \my_regfile|data_readRegB[0]~549_combout )))

	.dataa(\my_regfile|data_readRegB[0]~546_combout ),
	.datab(\my_regfile|data_readRegB[0]~547_combout ),
	.datac(\my_regfile|data_readRegB[0]~548_combout ),
	.datad(\my_regfile|data_readRegB[0]~549_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~550 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~550 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~551 (
// Equation(s):
// \my_regfile|data_readRegB[0]~551_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [0] & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[27]~42_combout  & ((\my_regfile|bcb|bitcheck[28]~41_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[28]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[27]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~551 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~551 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~552 (
// Equation(s):
// \my_regfile|data_readRegB[0]~552_combout  = (\my_regfile|regWriteCheck_loop[29].dffei|q [0] & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[29].dffei|q [0] & 
// (!\my_regfile|bcb|bitcheck[29]~44_combout  & ((\my_regfile|bcb|bitcheck[30]~43_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.datab(\my_regfile|bcb|bitcheck[30]~43_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[29]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~552 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegB[0]~552 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~553 (
// Equation(s):
// \my_regfile|data_readRegB[0]~553_combout  = (\my_regfile|data_readRegB[0]~551_combout  & (\my_regfile|data_readRegB[0]~552_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [0]) # (!\my_regfile|bcb|bitcheck[31]~45_combout ))))

	.dataa(\my_regfile|data_readRegB[0]~551_combout ),
	.datab(\my_regfile|data_readRegB[0]~552_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.datad(\my_regfile|bcb|bitcheck[31]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~553 .lut_mask = 16'h8088;
defparam \my_regfile|data_readRegB[0]~553 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegB[0]~554 (
// Equation(s):
// \my_regfile|data_readRegB[0]~554_combout  = (\my_regfile|data_readRegB[0]~540_combout  & (\my_regfile|data_readRegB[0]~545_combout  & (\my_regfile|data_readRegB[0]~550_combout  & \my_regfile|data_readRegB[0]~553_combout )))

	.dataa(\my_regfile|data_readRegB[0]~540_combout ),
	.datab(\my_regfile|data_readRegB[0]~545_combout ),
	.datac(\my_regfile|data_readRegB[0]~550_combout ),
	.datad(\my_regfile|data_readRegB[0]~553_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~554 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegB[0]~554 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[0]~48 (
// Equation(s):
// \my_processor|dataA[0]~48_combout  = (\my_regfile|data_readRegA[0]~531_combout  & (\my_regfile|data_readRegA[0]~536_combout  & (\my_regfile|data_readRegA[0]~544_combout  & \my_regfile|data_readRegA[0]~547_combout )))

	.dataa(\my_regfile|data_readRegA[0]~531_combout ),
	.datab(\my_regfile|data_readRegA[0]~536_combout ),
	.datac(\my_regfile|data_readRegA[0]~544_combout ),
	.datad(\my_regfile|data_readRegA[0]~547_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[0]~48 .lut_mask = 16'h8000;
defparam \my_processor|dataA[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[0]~49 (
// Equation(s):
// \my_processor|dataA[0]~49_combout  = (!\my_processor|dataA[0]~48_combout  & ((\my_regfile|data_readRegA[31]~735_combout ) # ((\my_regfile|data_readRegA[31]~23_combout ) # (\my_regfile|data_readRegA[31]~32_combout ))))

	.dataa(\my_regfile|data_readRegA[31]~735_combout ),
	.datab(\my_regfile|data_readRegA[31]~23_combout ),
	.datac(\my_regfile|data_readRegA[31]~32_combout ),
	.datad(\my_processor|dataA[0]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[0]~49 .lut_mask = 16'h00FE;
defparam \my_processor|dataA[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|dataA[0]~50 (
// Equation(s):
// \my_processor|dataA[0]~50_combout  = (\my_processor|checker|isI~combout  & ((\my_regfile|data_readRegB[0]~554_combout ) # ((!\my_regfile|data_readRegB[31]~33_combout )))) # (!\my_processor|checker|isI~combout  & (((!\my_processor|dataA[0]~49_combout ))))

	.dataa(\my_regfile|data_readRegB[0]~554_combout ),
	.datab(\my_processor|checker|isI~combout ),
	.datac(\my_regfile|data_readRegB[31]~33_combout ),
	.datad(\my_processor|dataA[0]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[0]~50 .lut_mask = 16'h8CBF;
defparam \my_processor|dataA[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|data_readRegA[5]~734 (
// Equation(s):
// \my_regfile|data_readRegA[5]~734_combout  = (\my_regfile|data_readRegA[5]~666_combout  & (\my_regfile|data_readRegA[5]~671_combout  & \my_regfile|data_readRegA[5]~674_combout ))

	.dataa(\my_regfile|data_readRegA[5]~666_combout ),
	.datab(\my_regfile|data_readRegA[5]~671_combout ),
	.datac(\my_regfile|data_readRegA[5]~674_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~734_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~734 .lut_mask = 16'h8080;
defparam \my_regfile|data_readRegA[5]~734 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~313 (
// Equation(s):
// \my_processor|data_writeReg[0]~313_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|checker|isLw~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|checker|isLw~0_combout  & 
// ((\my_processor|data_writeReg[0]~246_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_processor|data_writeReg[0]~246_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\my_processor|data_writeReg[0]~246_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~313 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[0]~313 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~314 (
// Equation(s):
// \my_processor|data_writeReg[1]~314_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|checker|isLw~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|checker|isLw~0_combout  & 
// ((\my_processor|data_writeReg[1]~256_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_processor|data_writeReg[1]~256_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\my_processor|data_writeReg[1]~256_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~314 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[1]~314 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~0 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_processor|checker|isSw~0_combout  & (!\my_processor|ctrl_readRegA[4]~0_combout  & !\my_processor|isWRstatus~2_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_processor|isWRstatus~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~0 .lut_mask = 16'h0002;
defparam \my_processor|ctrl_writeReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~4 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~4_combout  = (!\my_processor|checker|isSw~0_combout  & ((\my_processor|isWRstatus~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [26] & !\my_processor|ctrl_readRegA[4]~0_combout ))))

	.dataa(\my_processor|isWRstatus~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|ctrl_readRegA[4]~0_combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~4 .lut_mask = 16'h00AE;
defparam \my_processor|ctrl_writeReg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

assign reg1[0] = \reg1[0]~output_o ;

assign reg1[1] = \reg1[1]~output_o ;

assign reg1[2] = \reg1[2]~output_o ;

assign reg1[3] = \reg1[3]~output_o ;

assign reg1[4] = \reg1[4]~output_o ;

assign reg1[5] = \reg1[5]~output_o ;

assign reg1[6] = \reg1[6]~output_o ;

assign reg1[7] = \reg1[7]~output_o ;

assign reg1[8] = \reg1[8]~output_o ;

assign reg1[9] = \reg1[9]~output_o ;

assign reg1[10] = \reg1[10]~output_o ;

assign reg1[11] = \reg1[11]~output_o ;

assign reg1[12] = \reg1[12]~output_o ;

assign reg1[13] = \reg1[13]~output_o ;

assign reg1[14] = \reg1[14]~output_o ;

assign reg1[15] = \reg1[15]~output_o ;

assign reg1[16] = \reg1[16]~output_o ;

assign reg1[17] = \reg1[17]~output_o ;

assign reg1[18] = \reg1[18]~output_o ;

assign reg1[19] = \reg1[19]~output_o ;

assign reg1[20] = \reg1[20]~output_o ;

assign reg1[21] = \reg1[21]~output_o ;

assign reg1[22] = \reg1[22]~output_o ;

assign reg1[23] = \reg1[23]~output_o ;

assign reg1[24] = \reg1[24]~output_o ;

assign reg1[25] = \reg1[25]~output_o ;

assign reg1[26] = \reg1[26]~output_o ;

assign reg1[27] = \reg1[27]~output_o ;

assign reg1[28] = \reg1[28]~output_o ;

assign reg1[29] = \reg1[29]~output_o ;

assign reg1[30] = \reg1[30]~output_o ;

assign reg1[31] = \reg1[31]~output_o ;

assign reg2[0] = \reg2[0]~output_o ;

assign reg2[1] = \reg2[1]~output_o ;

assign reg2[2] = \reg2[2]~output_o ;

assign reg2[3] = \reg2[3]~output_o ;

assign reg2[4] = \reg2[4]~output_o ;

assign reg2[5] = \reg2[5]~output_o ;

assign reg2[6] = \reg2[6]~output_o ;

assign reg2[7] = \reg2[7]~output_o ;

assign reg2[8] = \reg2[8]~output_o ;

assign reg2[9] = \reg2[9]~output_o ;

assign reg2[10] = \reg2[10]~output_o ;

assign reg2[11] = \reg2[11]~output_o ;

assign reg2[12] = \reg2[12]~output_o ;

assign reg2[13] = \reg2[13]~output_o ;

assign reg2[14] = \reg2[14]~output_o ;

assign reg2[15] = \reg2[15]~output_o ;

assign reg2[16] = \reg2[16]~output_o ;

assign reg2[17] = \reg2[17]~output_o ;

assign reg2[18] = \reg2[18]~output_o ;

assign reg2[19] = \reg2[19]~output_o ;

assign reg2[20] = \reg2[20]~output_o ;

assign reg2[21] = \reg2[21]~output_o ;

assign reg2[22] = \reg2[22]~output_o ;

assign reg2[23] = \reg2[23]~output_o ;

assign reg2[24] = \reg2[24]~output_o ;

assign reg2[25] = \reg2[25]~output_o ;

assign reg2[26] = \reg2[26]~output_o ;

assign reg2[27] = \reg2[27]~output_o ;

assign reg2[28] = \reg2[28]~output_o ;

assign reg2[29] = \reg2[29]~output_o ;

assign reg2[30] = \reg2[30]~output_o ;

assign reg2[31] = \reg2[31]~output_o ;

assign reg3[0] = \reg3[0]~output_o ;

assign reg3[1] = \reg3[1]~output_o ;

assign reg3[2] = \reg3[2]~output_o ;

assign reg3[3] = \reg3[3]~output_o ;

assign reg3[4] = \reg3[4]~output_o ;

assign reg3[5] = \reg3[5]~output_o ;

assign reg3[6] = \reg3[6]~output_o ;

assign reg3[7] = \reg3[7]~output_o ;

assign reg3[8] = \reg3[8]~output_o ;

assign reg3[9] = \reg3[9]~output_o ;

assign reg3[10] = \reg3[10]~output_o ;

assign reg3[11] = \reg3[11]~output_o ;

assign reg3[12] = \reg3[12]~output_o ;

assign reg3[13] = \reg3[13]~output_o ;

assign reg3[14] = \reg3[14]~output_o ;

assign reg3[15] = \reg3[15]~output_o ;

assign reg3[16] = \reg3[16]~output_o ;

assign reg3[17] = \reg3[17]~output_o ;

assign reg3[18] = \reg3[18]~output_o ;

assign reg3[19] = \reg3[19]~output_o ;

assign reg3[20] = \reg3[20]~output_o ;

assign reg3[21] = \reg3[21]~output_o ;

assign reg3[22] = \reg3[22]~output_o ;

assign reg3[23] = \reg3[23]~output_o ;

assign reg3[24] = \reg3[24]~output_o ;

assign reg3[25] = \reg3[25]~output_o ;

assign reg3[26] = \reg3[26]~output_o ;

assign reg3[27] = \reg3[27]~output_o ;

assign reg3[28] = \reg3[28]~output_o ;

assign reg3[29] = \reg3[29]~output_o ;

assign reg3[30] = \reg3[30]~output_o ;

assign reg3[31] = \reg3[31]~output_o ;

assign reg10[0] = \reg10[0]~output_o ;

assign reg10[1] = \reg10[1]~output_o ;

assign reg10[2] = \reg10[2]~output_o ;

assign reg10[3] = \reg10[3]~output_o ;

assign reg10[4] = \reg10[4]~output_o ;

assign reg10[5] = \reg10[5]~output_o ;

assign reg10[6] = \reg10[6]~output_o ;

assign reg10[7] = \reg10[7]~output_o ;

assign reg10[8] = \reg10[8]~output_o ;

assign reg10[9] = \reg10[9]~output_o ;

assign reg10[10] = \reg10[10]~output_o ;

assign reg10[11] = \reg10[11]~output_o ;

assign reg10[12] = \reg10[12]~output_o ;

assign reg10[13] = \reg10[13]~output_o ;

assign reg10[14] = \reg10[14]~output_o ;

assign reg10[15] = \reg10[15]~output_o ;

assign reg10[16] = \reg10[16]~output_o ;

assign reg10[17] = \reg10[17]~output_o ;

assign reg10[18] = \reg10[18]~output_o ;

assign reg10[19] = \reg10[19]~output_o ;

assign reg10[20] = \reg10[20]~output_o ;

assign reg10[21] = \reg10[21]~output_o ;

assign reg10[22] = \reg10[22]~output_o ;

assign reg10[23] = \reg10[23]~output_o ;

assign reg10[24] = \reg10[24]~output_o ;

assign reg10[25] = \reg10[25]~output_o ;

assign reg10[26] = \reg10[26]~output_o ;

assign reg10[27] = \reg10[27]~output_o ;

assign reg10[28] = \reg10[28]~output_o ;

assign reg10[29] = \reg10[29]~output_o ;

assign reg10[30] = \reg10[30]~output_o ;

assign reg10[31] = \reg10[31]~output_o ;

assign reg11[0] = \reg11[0]~output_o ;

assign reg11[1] = \reg11[1]~output_o ;

assign reg11[2] = \reg11[2]~output_o ;

assign reg11[3] = \reg11[3]~output_o ;

assign reg11[4] = \reg11[4]~output_o ;

assign reg11[5] = \reg11[5]~output_o ;

assign reg11[6] = \reg11[6]~output_o ;

assign reg11[7] = \reg11[7]~output_o ;

assign reg11[8] = \reg11[8]~output_o ;

assign reg11[9] = \reg11[9]~output_o ;

assign reg11[10] = \reg11[10]~output_o ;

assign reg11[11] = \reg11[11]~output_o ;

assign reg11[12] = \reg11[12]~output_o ;

assign reg11[13] = \reg11[13]~output_o ;

assign reg11[14] = \reg11[14]~output_o ;

assign reg11[15] = \reg11[15]~output_o ;

assign reg11[16] = \reg11[16]~output_o ;

assign reg11[17] = \reg11[17]~output_o ;

assign reg11[18] = \reg11[18]~output_o ;

assign reg11[19] = \reg11[19]~output_o ;

assign reg11[20] = \reg11[20]~output_o ;

assign reg11[21] = \reg11[21]~output_o ;

assign reg11[22] = \reg11[22]~output_o ;

assign reg11[23] = \reg11[23]~output_o ;

assign reg11[24] = \reg11[24]~output_o ;

assign reg11[25] = \reg11[25]~output_o ;

assign reg11[26] = \reg11[26]~output_o ;

assign reg11[27] = \reg11[27]~output_o ;

assign reg11[28] = \reg11[28]~output_o ;

assign reg11[29] = \reg11[29]~output_o ;

assign reg11[30] = \reg11[30]~output_o ;

assign reg11[31] = \reg11[31]~output_o ;

assign reg12[0] = \reg12[0]~output_o ;

assign reg12[1] = \reg12[1]~output_o ;

assign reg12[2] = \reg12[2]~output_o ;

assign reg12[3] = \reg12[3]~output_o ;

assign reg12[4] = \reg12[4]~output_o ;

assign reg12[5] = \reg12[5]~output_o ;

assign reg12[6] = \reg12[6]~output_o ;

assign reg12[7] = \reg12[7]~output_o ;

assign reg12[8] = \reg12[8]~output_o ;

assign reg12[9] = \reg12[9]~output_o ;

assign reg12[10] = \reg12[10]~output_o ;

assign reg12[11] = \reg12[11]~output_o ;

assign reg12[12] = \reg12[12]~output_o ;

assign reg12[13] = \reg12[13]~output_o ;

assign reg12[14] = \reg12[14]~output_o ;

assign reg12[15] = \reg12[15]~output_o ;

assign reg12[16] = \reg12[16]~output_o ;

assign reg12[17] = \reg12[17]~output_o ;

assign reg12[18] = \reg12[18]~output_o ;

assign reg12[19] = \reg12[19]~output_o ;

assign reg12[20] = \reg12[20]~output_o ;

assign reg12[21] = \reg12[21]~output_o ;

assign reg12[22] = \reg12[22]~output_o ;

assign reg12[23] = \reg12[23]~output_o ;

assign reg12[24] = \reg12[24]~output_o ;

assign reg12[25] = \reg12[25]~output_o ;

assign reg12[26] = \reg12[26]~output_o ;

assign reg12[27] = \reg12[27]~output_o ;

assign reg12[28] = \reg12[28]~output_o ;

assign reg12[29] = \reg12[29]~output_o ;

assign reg12[30] = \reg12[30]~output_o ;

assign reg12[31] = \reg12[31]~output_o ;

assign reg13[0] = \reg13[0]~output_o ;

assign reg13[1] = \reg13[1]~output_o ;

assign reg13[2] = \reg13[2]~output_o ;

assign reg13[3] = \reg13[3]~output_o ;

assign reg13[4] = \reg13[4]~output_o ;

assign reg13[5] = \reg13[5]~output_o ;

assign reg13[6] = \reg13[6]~output_o ;

assign reg13[7] = \reg13[7]~output_o ;

assign reg13[8] = \reg13[8]~output_o ;

assign reg13[9] = \reg13[9]~output_o ;

assign reg13[10] = \reg13[10]~output_o ;

assign reg13[11] = \reg13[11]~output_o ;

assign reg13[12] = \reg13[12]~output_o ;

assign reg13[13] = \reg13[13]~output_o ;

assign reg13[14] = \reg13[14]~output_o ;

assign reg13[15] = \reg13[15]~output_o ;

assign reg13[16] = \reg13[16]~output_o ;

assign reg13[17] = \reg13[17]~output_o ;

assign reg13[18] = \reg13[18]~output_o ;

assign reg13[19] = \reg13[19]~output_o ;

assign reg13[20] = \reg13[20]~output_o ;

assign reg13[21] = \reg13[21]~output_o ;

assign reg13[22] = \reg13[22]~output_o ;

assign reg13[23] = \reg13[23]~output_o ;

assign reg13[24] = \reg13[24]~output_o ;

assign reg13[25] = \reg13[25]~output_o ;

assign reg13[26] = \reg13[26]~output_o ;

assign reg13[27] = \reg13[27]~output_o ;

assign reg13[28] = \reg13[28]~output_o ;

assign reg13[29] = \reg13[29]~output_o ;

assign reg13[30] = \reg13[30]~output_o ;

assign reg13[31] = \reg13[31]~output_o ;

assign reg30[0] = \reg30[0]~output_o ;

assign reg30[1] = \reg30[1]~output_o ;

assign reg30[2] = \reg30[2]~output_o ;

assign reg30[3] = \reg30[3]~output_o ;

assign reg30[4] = \reg30[4]~output_o ;

assign reg30[5] = \reg30[5]~output_o ;

assign reg30[6] = \reg30[6]~output_o ;

assign reg30[7] = \reg30[7]~output_o ;

assign reg30[8] = \reg30[8]~output_o ;

assign reg30[9] = \reg30[9]~output_o ;

assign reg30[10] = \reg30[10]~output_o ;

assign reg30[11] = \reg30[11]~output_o ;

assign reg30[12] = \reg30[12]~output_o ;

assign reg30[13] = \reg30[13]~output_o ;

assign reg30[14] = \reg30[14]~output_o ;

assign reg30[15] = \reg30[15]~output_o ;

assign reg30[16] = \reg30[16]~output_o ;

assign reg30[17] = \reg30[17]~output_o ;

assign reg30[18] = \reg30[18]~output_o ;

assign reg30[19] = \reg30[19]~output_o ;

assign reg30[20] = \reg30[20]~output_o ;

assign reg30[21] = \reg30[21]~output_o ;

assign reg30[22] = \reg30[22]~output_o ;

assign reg30[23] = \reg30[23]~output_o ;

assign reg30[24] = \reg30[24]~output_o ;

assign reg30[25] = \reg30[25]~output_o ;

assign reg30[26] = \reg30[26]~output_o ;

assign reg30[27] = \reg30[27]~output_o ;

assign reg30[28] = \reg30[28]~output_o ;

assign reg30[29] = \reg30[29]~output_o ;

assign reg30[30] = \reg30[30]~output_o ;

assign reg30[31] = \reg30[31]~output_o ;

endmodule
