{
    "MlibObjs": {},
    "CompileStrategy": "fullobj",
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 0,
                "bytes": 7197,
                "out": "objs/amcQw_d.o",
                "mod": "...MASTER...",
                "mode": 4
            }
        },
        "test": {
            "x9Hvb_d": {
                "checksum": 0,
                "bytes": 8092,
                "out": "x9Hvb_d.o",
                "mod": "test",
                "mode": 4,
                "archive": "archive.3/_12323_archive_1.a"
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_minflt": 4709,
            "ru_utime_sec": 0.018252000000000001,
            "ru_maxrss_kb": 81540,
            "ru_stime_sec": 0.043804000000000003,
            "ru_majflt": 7,
            "ru_nivcsw": 3,
            "ru_nvcsw": 31
        },
        "ru_childs_cgstart": {
            "ru_minflt": 763,
            "ru_utime_sec": 0.0036480000000000002,
            "ru_maxrss_kb": 70316,
            "ru_stime_sec": 0.008463,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 4
        },
        "ru_self_end": {
            "ru_minflt": 5977,
            "ru_utime_sec": 0.026779000000000001,
            "ru_maxrss_kb": 88872,
            "ru_stime_sec": 0.045907999999999997,
            "ru_majflt": 9,
            "ru_nivcsw": 3,
            "ru_nvcsw": 34
        },
        "nMops": 482,
        "ru_childs_end": {
            "ru_minflt": 989,
            "ru_utime_sec": 0.0036480000000000002,
            "ru_maxrss_kb": 81540,
            "ru_stime_sec": 0.011242,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 5
        },
        "nQuads": 154,
        "totalObjSize": 110119,
        "outputSizePerQuad": 715.0,
        "Frontend(%)": 68.157884909817398,
        "CodeGen(%)": 31.842115090182606
    },
    "NameTable": {
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "test",
        "test"
    ],
    "CurCompileUdps": {},
    "Misc": {
        "cwd": "/home/hyx/verilog/add",
        "csrc": "csrc",
        "daidir_abs": "/home/hyx/verilog/add/simv.daidir",
        "csrc_abs": "/home/hyx/verilog/add/csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.3"
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 88992
    },
    "CompileProcesses": [
        "cgproc.12323.json"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}