Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Nov 23 22:51:47 2024
| Host         : AB-UB24Vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 56
+-----------+----------+----------------------------------+--------+
| Rule      | Severity | Description                      | Checks |
+-----------+----------+----------------------------------+--------+
| HPDR-1    | Warning  | Port pin direction inconsistency | 7      |
| HPDR-2    | Warning  | Port pin INOUT inconsistency     | 3      |
| TIMING-18 | Warning  | Missing input or output delay    | 46     |
+-----------+----------+----------------------------------+--------+

2. REPORT DETAILS
-----------------
HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) cdce_gpio_tri_io[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (cdce_gpio_tri_io[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) cdce_iic_tri_io[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (cdce_iic_tri_io[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) cdce_iic_tri_io[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (cdce_iic_tri_io[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) dac_tri_io[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (dac_tri_io[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) dac_tri_io[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (dac_tri_io[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) dac_tri_io[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (dac_tri_io[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#7 Warning
Port pin direction inconsistency  
Hierarchical port(pin) dac_tri_io[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (dac_tri_io[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-2#1 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) system_i/cdce_gpio_tri_io[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (cdce_gpio_tri_io_IBUF__0[0]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#2 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) system_i/dac_tri_io[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (dac_tri_io_IBUF[0]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#3 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) system_i/dac_tri_io[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (dac_tri_io_IBUF[1]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[0] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[10] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[11] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[12] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[13] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[1] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[2] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[3] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[4] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[5] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[6] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[7] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[8] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_data_i[9] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on adc_spi_o[0] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on adc_spi_o[1] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on adc_spi_o[2] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on cdce_gpio_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on cdce_gpio_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on cdce_gpio_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on cdce_gpio_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on cdce_gpio_tri_io[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on cdce_iic_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on cdce_iic_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on dac_clk_o relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[0] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[10] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[11] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[12] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[13] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[1] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[2] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[3] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[4] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[5] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[6] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[7] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[8] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on dac_data_o[9] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on dac_spi_o[0] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on dac_spi_o[1] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on dac_spi_o[2] relative to the rising and/or falling clock edge(s) of adc_dco_i.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on dac_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on dac_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on dac_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on dac_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>


