$date
	Fri Mar 15 19:12:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 2 ! S [1:0] $end
$upscope $end
$scope module tb $end
$var wire 1 " Y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
b0 !
$end
#50000
0"
b1 !
#100000
1"
b10 !
#150000
0"
b11 !
