Running: D:\Desarrollo\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Kadaiser/Documents/GitHub/TOC/Practica 3/FA_isim_beh.exe -prj D:/Kadaiser/Documents/GitHub/TOC/Practica 3/FA_beh.prj work.FA 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Kadaiser/Documents/GitHub/TOC/Practica 3/full_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity fa
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Built simulation executable D:/Kadaiser/Documents/GitHub/TOC/Practica 3/FA_isim_beh.exe
Fuse Memory Usage: 34144 KB
Fuse CPU Usage: 562 ms
