# 30-Days-of-RTL-Learning

# Description :

 Embark on a transformative journey through 30 days of Verilog coding, where each day unveils new insights into hardware description and design.

 # Table of contents :

 1. [DAY 1 - HALF ADDER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/DAY%201)
 2. [DAY 2 - FULL ADDER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day%202)
 3. [DAY 3 - MULTIPLEXER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day%203)
 4. [DAY 4 - DEMULTIPLEXER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day%204)
 5. [DAY 5 - ENCODER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day%205)
 6. [DAY 6 - DECODER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day%206)
 7. [DAY 7 - RIPPLE CARRY ADDER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day%207)
 8. [DAY 8 - SR&D LATCH](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day%208)
 9. [DAY 9 - CARRY LOOK AHEAD ADDER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day%209)
 10. [DAY 10 - SR FLIPFLOP](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day_10)
 11. [DAY 11 - JK FLIPFLOP](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day_11)
 12. [DAY 12 - D FLIPFLOP](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day_12)
 13. [DAY 13 - PARITY CHECKER](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day_13)
 14. [DAY 14 - MAGNITUDE COMPARATOR](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day_14)
 15. [DAY 15 - SISO](https://github.com/Yuvasri-b/30-Days-of-RTL-Learning/tree/main/Day_15)
 16. [DAY 16 - SIPO]()
 17. [DAY 17 - PISO]()
 18. [DAY 18 - PIPO]()
