13:50:17 INFO  : Registering command handlers for SDK TCF services
13:50:18 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab1\lab1\lab1.sdk\temp_xsdb_launch_script.tcl
13:50:23 INFO  : XSCT server has started successfully.
13:50:27 INFO  : Successfully done setting XSCT server connection channel  
13:50:27 INFO  : Successfully done setting SDK workspace  
13:50:27 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper.hdf.
14:02:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:04:40 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:04:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:55 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:04:55 INFO  : 'jtag frequency' command is executed.
14:04:55 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:04:55 INFO  : Context for 'APU' is selected.
14:04:56 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:56 INFO  : Context for 'APU' is selected.
14:04:56 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
14:04:58 ERROR : Memory read error at 0xFD0C00AC. AXI AP transaction error, DAP status 30000021
14:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

14:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:17 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:05:17 INFO  : 'jtag frequency' command is executed.
14:05:17 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:05:17 INFO  : Context for 'APU' is selected.
14:05:17 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:17 INFO  : Context for 'APU' is selected.
14:05:17 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
14:05:19 ERROR : Memory read error at 0xFD0C00AC. AXI AP transaction error, DAP status 30000021
14:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

14:12:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:45 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:13:45 INFO  : 'jtag frequency' command is executed.
14:13:45 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:13:45 INFO  : Context for 'APU' is selected.
14:13:46 INFO  : System reset is completed.
14:13:50 INFO  : 'after 3000' command is executed.
14:13:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:14:01 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
14:14:01 INFO  : Context for 'APU' is selected.
14:14:01 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:01 INFO  : Context for 'APU' is selected.
14:14:01 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl' is done.
14:14:03 INFO  : 'psu_init' command is executed.
14:14:04 INFO  : 'after 1000' command is executed.
14:14:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:14:05 INFO  : 'after 1000' command is executed.
14:14:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:14:05 INFO  : 'catch {psu_protection}' command is executed.
14:14:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:14:06 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/lab1/Release/lab1.elf' is downloaded to processor 'psu_cortexa53_0'.
14:14:06 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/system_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab1/lab1/lab1.sdk/lab1/Release/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:06 INFO  : 'con' command is executed.
14:14:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:14:06 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab1\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_release_lab1.elf_on_local.tcl'
14:15:07 INFO  : Disconnected from the channel tcfchan#1.
15:44:20 INFO  : Registering command handlers for SDK TCF services
15:44:21 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
15:44:24 INFO  : XSCT server has started successfully.
15:44:24 INFO  : Successfully done setting XSCT server connection channel  
15:44:24 INFO  : Successfully done setting SDK workspace  
15:44:24 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
16:16:21 INFO  : Registering command handlers for SDK TCF services
16:16:22 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
16:16:25 INFO  : XSCT server has started successfully.
16:16:25 INFO  : Successfully done setting XSCT server connection channel  
16:16:25 INFO  : Successfully done setting SDK workspace  
16:16:25 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
16:16:25 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
16:27:58 INFO  : Registering command handlers for SDK TCF services
16:27:59 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
16:28:02 INFO  : XSCT server has started successfully.
16:28:02 INFO  : Successfully done setting XSCT server connection channel  
16:28:02 INFO  : Successfully done setting SDK workspace  
16:28:02 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
17:22:02 INFO  : Registering command handlers for SDK TCF services
17:22:02 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
17:22:05 INFO  : XSCT server has started successfully.
17:22:06 INFO  : Successfully done setting XSCT server connection channel  
17:22:06 INFO  : Successfully done setting SDK workspace  
17:22:06 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
22:17:35 INFO  : Registering command handlers for SDK TCF services
22:17:37 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
22:17:42 INFO  : XSCT server has started successfully.
22:17:42 INFO  : Successfully done setting XSCT server connection channel  
22:17:47 INFO  : Successfully done setting SDK workspace  
22:17:47 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
22:17:47 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
23:06:33 INFO  : Registering command handlers for SDK TCF services
23:06:33 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
23:06:36 INFO  : XSCT server has started successfully.
23:06:36 INFO  : Successfully done setting XSCT server connection channel  
23:06:37 INFO  : Successfully done setting SDK workspace  
23:06:37 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
13:44:46 INFO  : Registering command handlers for SDK TCF services
13:44:47 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
13:44:51 INFO  : XSCT server has started successfully.
13:44:55 INFO  : Successfully done setting XSCT server connection channel  
13:44:55 INFO  : Successfully done setting SDK workspace  
13:44:55 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
13:44:55 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
13:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
13:46:40 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
13:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:46 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
13:47:46 INFO  : 'jtag frequency' command is executed.
13:47:46 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:47:46 INFO  : Context for 'APU' is selected.
13:47:47 INFO  : System reset is completed.
13:47:50 INFO  : 'after 3000' command is executed.
13:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
13:48:01 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
13:48:01 INFO  : Context for 'APU' is selected.
13:48:02 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
13:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:02 INFO  : Context for 'APU' is selected.
13:48:02 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
13:48:04 INFO  : 'psu_init' command is executed.
13:48:05 INFO  : 'after 1000' command is executed.
13:48:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:48:06 INFO  : 'after 1000' command is executed.
13:48:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:48:06 INFO  : 'catch {psu_protection}' command is executed.
13:48:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:48:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:48:07 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
13:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:48:07 INFO  : 'con' command is executed.
13:48:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

13:48:07 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:49:47 INFO  : Disconnected from the channel tcfchan#1.
13:49:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:06 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
13:50:06 INFO  : 'jtag frequency' command is executed.
13:50:06 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:50:06 INFO  : Context for 'APU' is selected.
13:50:07 INFO  : System reset is completed.
13:50:10 INFO  : 'after 3000' command is executed.
13:50:10 INFO  : Context for 'RPU' is selected.
13:50:10 INFO  : Split mode is enabled for R5#1
13:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
13:50:21 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
13:50:22 INFO  : Context for 'APU' is selected.
13:50:22 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
13:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:22 INFO  : Context for 'APU' is selected.
13:50:22 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
13:50:24 INFO  : 'psu_init' command is executed.
13:50:25 INFO  : 'after 1000' command is executed.
13:50:25 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:50:26 INFO  : 'after 1000' command is executed.
13:50:26 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:50:26 INFO  : 'catch {psu_protection}' command is executed.
13:50:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:50:27 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
13:50:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:27 INFO  : 'con' command is executed.
13:50:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

13:50:27 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
13:52:42 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
13:54:32 INFO  : Disconnected from the channel tcfchan#2.
13:54:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:41 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
13:54:41 INFO  : 'jtag frequency' command is executed.
13:54:41 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:54:41 INFO  : Context for 'APU' is selected.
13:54:42 INFO  : System reset is completed.
13:54:45 INFO  : 'after 3000' command is executed.
13:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
13:54:56 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
13:54:56 INFO  : Context for 'APU' is selected.
13:54:57 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
13:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:57 INFO  : Context for 'APU' is selected.
13:54:57 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
13:54:59 INFO  : 'psu_init' command is executed.
13:55:00 INFO  : 'after 1000' command is executed.
13:55:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:55:01 INFO  : 'after 1000' command is executed.
13:55:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:55:01 INFO  : 'catch {psu_protection}' command is executed.
13:55:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:01 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:02 INFO  : 'con' command is executed.
13:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

13:55:02 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
13:56:12 INFO  : Disconnected from the channel tcfchan#3.
13:56:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:21 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
13:56:21 INFO  : 'jtag frequency' command is executed.
13:56:21 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
13:56:21 INFO  : Context for 'APU' is selected.
13:56:22 INFO  : System reset is completed.
13:56:25 INFO  : 'after 3000' command is executed.
13:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
13:56:36 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
13:56:37 INFO  : Context for 'APU' is selected.
13:56:37 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
13:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:37 INFO  : Context for 'APU' is selected.
13:56:37 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
13:56:39 INFO  : 'psu_init' command is executed.
13:56:40 INFO  : 'after 1000' command is executed.
13:56:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:56:41 INFO  : 'after 1000' command is executed.
13:56:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:56:41 INFO  : 'catch {psu_protection}' command is executed.
13:56:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:42 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:42 INFO  : 'con' command is executed.
13:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

13:56:42 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:07:14 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:07:52 INFO  : Disconnected from the channel tcfchan#4.
14:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:08:02 INFO  : 'jtag frequency' command is executed.
14:08:02 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:08:02 INFO  : Context for 'APU' is selected.
14:08:03 INFO  : System reset is completed.
14:08:06 INFO  : 'after 3000' command is executed.
14:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:08:17 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:08:17 INFO  : Context for 'APU' is selected.
14:08:18 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:08:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:18 INFO  : Context for 'APU' is selected.
14:08:18 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:08:20 INFO  : 'psu_init' command is executed.
14:08:21 INFO  : 'after 1000' command is executed.
14:08:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:08:22 INFO  : 'after 1000' command is executed.
14:08:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:08:22 INFO  : 'catch {psu_protection}' command is executed.
14:08:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:08:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:08:23 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
14:08:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:08:23 INFO  : 'con' command is executed.
14:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:08:23 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:10:53 INFO  : Disconnected from the channel tcfchan#5.
14:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:02 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:11:02 INFO  : 'jtag frequency' command is executed.
14:11:02 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:11:02 INFO  : Context for 'APU' is selected.
14:11:03 INFO  : System reset is completed.
14:11:06 INFO  : 'after 3000' command is executed.
14:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:11:17 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:11:17 INFO  : Context for 'APU' is selected.
14:11:18 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:18 INFO  : Context for 'APU' is selected.
14:11:18 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:11:20 INFO  : 'psu_init' command is executed.
14:11:21 INFO  : 'after 1000' command is executed.
14:11:21 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:11:22 INFO  : 'after 1000' command is executed.
14:11:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:11:22 INFO  : 'catch {psu_protection}' command is executed.
14:11:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:11:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:11:22 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
14:11:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:11:23 INFO  : 'con' command is executed.
14:11:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:11:23 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:12:44 INFO  : Disconnected from the channel tcfchan#6.
14:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:53 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:12:53 INFO  : 'jtag frequency' command is executed.
14:12:53 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:12:53 INFO  : Context for 'APU' is selected.
14:12:55 INFO  : System reset is completed.
14:12:58 INFO  : 'after 3000' command is executed.
14:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:13:09 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:13:09 INFO  : Context for 'APU' is selected.
14:13:09 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:09 INFO  : Context for 'APU' is selected.
14:13:09 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:13:12 INFO  : 'psu_init' command is executed.
14:13:13 INFO  : 'after 1000' command is executed.
14:13:13 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:13:14 INFO  : 'after 1000' command is executed.
14:13:14 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:13:14 INFO  : 'catch {psu_protection}' command is executed.
14:13:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:14 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:15 INFO  : 'con' command is executed.
14:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:13:15 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:14:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:14:44 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:15:44 INFO  : Disconnected from the channel tcfchan#7.
14:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:53 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:15:53 INFO  : 'jtag frequency' command is executed.
14:15:53 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:16:05 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:16:05 INFO  : Context for 'APU' is selected.
14:16:05 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:16:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:05 INFO  : Context for 'APU' is selected.
14:16:05 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:16:07 ERROR : Memory read error at 0xFD0C00AC. AXI AP transaction error, DAP status 30000021
14:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
----------------End of Script----------------

14:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:18 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
14:16:18 INFO  : 'jtag frequency' command is executed.
14:16:18 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
14:16:18 INFO  : Context for 'APU' is selected.
14:16:20 INFO  : System reset is completed.
14:16:23 INFO  : 'after 3000' command is executed.
14:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
14:16:34 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
14:16:34 INFO  : Context for 'APU' is selected.
14:16:34 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
14:16:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:34 INFO  : Context for 'APU' is selected.
14:16:34 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
14:16:37 INFO  : 'psu_init' command is executed.
14:16:38 INFO  : 'after 1000' command is executed.
14:16:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
14:16:39 INFO  : 'after 1000' command is executed.
14:16:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
14:16:39 INFO  : 'catch {psu_protection}' command is executed.
14:16:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:39 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:40 INFO  : 'con' command is executed.
14:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

14:16:40 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
14:43:44 INFO  : Disconnected from the channel tcfchan#8.
10:09:04 INFO  : Registering command handlers for SDK TCF services
10:09:05 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
10:09:09 INFO  : XSCT server has started successfully.
10:09:09 INFO  : Successfully done setting XSCT server connection channel  
10:09:12 INFO  : Successfully done setting SDK workspace  
10:09:12 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
10:09:12 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
10:09:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1692760076348,  Project:1692613284256
10:09:23 INFO  : The hardware specification for project 'system_wrapper_hw_platform_1' is different from E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
10:09:23 INFO  : Copied contents of E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
10:09:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:09:46 INFO  : 
10:09:47 INFO  : Updating hardware inferred compiler options for lab4.
10:09:47 INFO  : Clearing existing target manager status.
10:11:37 INFO  : Registering command handlers for SDK TCF services
10:11:38 INFO  : Launching XSCT server: xsct.bat -interactive E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\temp_xsdb_launch_script.tcl
10:11:41 INFO  : XSCT server has started successfully.
10:11:41 INFO  : Successfully done setting XSCT server connection channel  
10:11:41 INFO  : Successfully done setting SDK workspace  
10:11:41 INFO  : Processing command line option -hwspec E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper.hdf.
10:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
10:20:29 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
10:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:57 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
10:21:57 INFO  : 'jtag frequency' command is executed.
10:21:57 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:21:57 INFO  : Context for 'APU' is selected.
10:21:58 INFO  : System reset is completed.
10:22:01 INFO  : 'after 3000' command is executed.
10:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
10:22:13 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
10:22:13 INFO  : Context for 'APU' is selected.
10:22:13 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
10:22:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:13 INFO  : Context for 'APU' is selected.
10:22:13 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
10:22:15 INFO  : 'psu_init' command is executed.
10:22:16 INFO  : 'after 1000' command is executed.
10:22:16 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:22:17 INFO  : 'after 1000' command is executed.
10:22:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:22:18 INFO  : 'catch {psu_protection}' command is executed.
10:22:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:22:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:22:18 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
10:22:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:22:18 INFO  : 'con' command is executed.
10:22:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

10:22:18 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
10:25:50 INFO  : Disconnected from the channel tcfchan#1.
10:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:08 INFO  : Jtag cable 'Xilinx HW-FTDI-TEST FT232H 93429' is selected.
10:26:08 INFO  : 'jtag frequency' command is executed.
10:26:08 INFO  : Sourcing of 'F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl' is done.
10:26:08 INFO  : Context for 'APU' is selected.
10:26:09 INFO  : System reset is completed.
10:26:12 INFO  : 'after 3000' command is executed.
10:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0' command is executed.
10:26:23 INFO  : FPGA configured successfully with bitstream "E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
10:26:23 INFO  : Context for 'APU' is selected.
10:26:24 INFO  : Hardware design information is loaded from 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf'.
10:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:24 INFO  : Context for 'APU' is selected.
10:26:24 INFO  : Sourcing of 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl' is done.
10:26:26 INFO  : 'psu_init' command is executed.
10:26:27 INFO  : 'after 1000' command is executed.
10:26:27 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
10:26:28 INFO  : 'after 1000' command is executed.
10:26:28 INFO  : 'psu_ps_pl_reset_config' command is executed.
10:26:28 INFO  : 'catch {psu_protection}' command is executed.
10:26:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:29 INFO  : The application 'E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Xilinx/SDK/2018.2/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429" && level==0} -index 0
fpga -file E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
loadhw -hw E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
source E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/system_wrapper_hw_platform_1/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
rst -processor
dow E:/SISLAB/zcu106_work/Advanced-Embedded-System-Design-Flow-on-Zynq/sources/zcu106/lab4/lab4/lab4.sdk/lab4/Debug/lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:29 INFO  : 'con' command is executed.
10:26:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 93429"} -index 1
con
----------------End of Script----------------

10:26:29 INFO  : Launch script is exported to file 'E:\SISLAB\zcu106_work\Advanced-Embedded-System-Design-Flow-on-Zynq\sources\zcu106\lab4\lab4\lab4.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4.elf_on_local.tcl'
10:34:32 INFO  : Disconnected from the channel tcfchan#2.
