Fitter report for NiosII_stratixII_2s60_RoHS_TSE_SGDMA
Tue May 26 16:38:38 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. HardCopy Device Resource Guide
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. Bidir Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. PLL Summary
 16. PLL Usage
 17. DLL Summary
 18. DQS Summary
 19. Output Pin Default Load For Reported TCO
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Interconnect Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Fitter Summary                                                           ;
+-------------------------------+------------------------------------------+
; Fitter Status                 ; Successful - Tue May 26 16:38:38 2009    ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA     ;
; Top-level Entity Name         ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA     ;
; Family                        ; Stratix II                               ;
; Device                        ; EP2S60F672C3                             ;
; Timing Models                 ; Final                                    ;
; Logic utilization             ; 31 %                                     ;
;     Combinational ALUTs       ; 10,316 / 48,352 ( 21 % )                 ;
;     Dedicated logic registers ; 9,094 / 48,352 ( 19 % )                  ;
; Total registers               ; 9447                                     ;
; Total pins                    ; 233 / 493 ( 47 % )                       ;
; Total virtual pins            ; 9                                        ;
; Total block memory bits       ; 1,250,468 / 2,544,192 ( 49 % )           ;
; DSP block 9-bit elements      ; 8 / 288 ( 3 % )                          ;
; Total PLLs                    ; 3 / 6 ( 50 % )                           ;
; Total DLLs                    ; 1 / 2 ( 50 % )                           ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                          ;
+--------------------------------------------------------------------+--------------------+--------------------------------+
; Option                                                             ; Setting            ; Default Value                  ;
+--------------------------------------------------------------------+--------------------+--------------------------------+
; Device                                                             ; EP2S60F672C3       ;                                ;
; Maximum processors allowed for parallel compilation                ; All                ;                                ;
; Router Timing Optimization Level                                   ; MAXIMUM            ; Normal                         ;
; Fit Attempts to Skip                                               ; 0                  ; 0.0                            ;
; Optimize Hold Timing                                               ; All Paths          ; IO Paths and Minimum TPD Paths ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                 ; Off                            ;
; Perform Register Duplication for Performance                       ; On                 ; Off                            ;
; Perform Register Retiming for Performance                          ; On                 ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; On                 ; Off                            ;
; Fitter Effort                                                      ; Standard Fit       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Extra              ; Normal                         ;
; Use smart compilation                                              ; Off                ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                ; Off                            ;
; Placement Effort Multiplier                                        ; 1.0                ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                ; Off                            ;
; Optimize Multi-Corner Timing                                       ; Off                ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                 ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                ; Off                            ;
; Final Placement Optimizations                                      ; Automatically      ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically      ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                  ; 1                              ;
; PCI I/O                                                            ; Off                ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                ; Off                            ;
; Auto Packed Registers                                              ; Auto               ; Auto                           ;
; Auto Delay Chains                                                  ; On                 ; On                             ;
; Auto Merge PLLs                                                    ; On                 ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                ; Off                            ;
; Logic Cell Insertion - Logic Duplication                           ; Auto               ; Auto                           ;
; Auto Register Duplication                                          ; Auto               ; Auto                           ;
; Auto Global Clock                                                  ; On                 ; On                             ;
; Auto Global Register Control Signals                               ; On                 ; On                             ;
; Stop After Congestion Map Generation                               ; Off                ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                ; Off                            ;
+--------------------------------------------------------------------+--------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.87        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  12.0%      ;
;     3-4 processors         ;   8.8%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                         ;
+-------------------------------------------------+-------------------------------+
; Pin Name                                        ; Reason                        ;
+-------------------------------------------------+-------------------------------+
; reset_n                                         ; Incomplete set of assignments ;
; clk                                             ; Incomplete set of assignments ;
; altera_reserved_tms                             ; Incomplete set of assignments ;
; altera_reserved_tck                             ; Incomplete set of assignments ;
; altera_reserved_tdi                             ; Incomplete set of assignments ;
; altera_reserved_ntrst                           ; Incomplete set of assignments ;
; phy_tx_clk                                      ; Incomplete set of assignments ;
; clk_to_tse_pll                                  ; Incomplete set of assignments ;
; phy_rx_clk                                      ; Incomplete set of assignments ;
; in_port_to_the_button_pio[3]                    ; Incomplete set of assignments ;
; in_port_to_the_button_pio[2]                    ; Incomplete set of assignments ;
; in_port_to_the_button_pio[0]                    ; Incomplete set of assignments ;
; in_port_to_the_button_pio[1]                    ; Incomplete set of assignments ;
; phy_rx_col                                      ; Incomplete set of assignments ;
; rxd_to_the_uart1                                ; Incomplete set of assignments ;
; phy_rx_dv                                       ; Incomplete set of assignments ;
; phy_rx_d[4]                                     ; Incomplete set of assignments ;
; phy_rx_d[3]                                     ; Incomplete set of assignments ;
; phy_rx_d[1]                                     ; Incomplete set of assignments ;
; phy_rx_d[7]                                     ; Incomplete set of assignments ;
; phy_rx_d[0]                                     ; Incomplete set of assignments ;
; phy_rx_d[6]                                     ; Incomplete set of assignments ;
; phy_rx_d[5]                                     ; Incomplete set of assignments ;
; phy_rx_d[2]                                     ; Incomplete set of assignments ;
; phy_rx_crs                                      ; Incomplete set of assignments ;
; phy_rx_err                                      ; Incomplete set of assignments ;
; LCD_E_from_the_lcd_display                      ; Incomplete set of assignments ;
; LCD_RS_from_the_lcd_display                     ; Incomplete set of assignments ;
; LCD_RW_from_the_lcd_display                     ; Incomplete set of assignments ;
; adsc_n_to_the_ext_ssram                         ; Incomplete set of assignments ;
; bw_n_to_the_ext_ssram[0]                        ; Incomplete set of assignments ;
; bw_n_to_the_ext_ssram[1]                        ; Incomplete set of assignments ;
; bw_n_to_the_ext_ssram[2]                        ; Incomplete set of assignments ;
; bw_n_to_the_ext_ssram[3]                        ; Incomplete set of assignments ;
; bwe_n_to_the_ext_ssram                          ; Incomplete set of assignments ;
; chipenable1_n_to_the_ext_ssram                  ; Incomplete set of assignments ;
; ddr_a[0]                                        ; Missing drive strength        ;
; ddr_a[1]                                        ; Missing drive strength        ;
; ddr_a[2]                                        ; Missing drive strength        ;
; ddr_a[3]                                        ; Missing drive strength        ;
; ddr_a[4]                                        ; Missing drive strength        ;
; ddr_a[5]                                        ; Missing drive strength        ;
; ddr_a[6]                                        ; Missing drive strength        ;
; ddr_a[7]                                        ; Missing drive strength        ;
; ddr_a[8]                                        ; Missing drive strength        ;
; ddr_a[9]                                        ; Missing drive strength        ;
; ddr_a[10]                                       ; Missing drive strength        ;
; ddr_a[11]                                       ; Missing drive strength        ;
; ddr_a[12]                                       ; Missing drive strength        ;
; ddr_ba[0]                                       ; Missing drive strength        ;
; ddr_ba[1]                                       ; Missing drive strength        ;
; ddr_cas_n[0]                                    ; Missing drive strength        ;
; ddr_cke[0]                                      ; Missing drive strength        ;
; ddr_cs_n[0]                                     ; Missing drive strength        ;
; ddr_ras_n[0]                                    ; Missing drive strength        ;
; ddr_we_n[0]                                     ; Missing drive strength        ;
; ext_flash_enet_bus_address[0]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[1]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[2]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[3]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[4]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[5]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[6]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[7]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[8]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[9]                   ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[10]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[11]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[12]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[13]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[14]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[15]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[16]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[17]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[18]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[19]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[20]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[21]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[22]                  ; Incomplete set of assignments ;
; ext_flash_enet_bus_address[23]                  ; Incomplete set of assignments ;
; ext_ssram_bus_address[2]                        ; Incomplete set of assignments ;
; ext_ssram_bus_address[3]                        ; Incomplete set of assignments ;
; ext_ssram_bus_address[4]                        ; Incomplete set of assignments ;
; ext_ssram_bus_address[5]                        ; Incomplete set of assignments ;
; ext_ssram_bus_address[6]                        ; Incomplete set of assignments ;
; ext_ssram_bus_address[7]                        ; Incomplete set of assignments ;
; ext_ssram_bus_address[8]                        ; Incomplete set of assignments ;
; ext_ssram_bus_address[9]                        ; Incomplete set of assignments ;
; ext_ssram_bus_address[10]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[11]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[12]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[13]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[14]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[15]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[16]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[17]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[18]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[19]                       ; Incomplete set of assignments ;
; ext_ssram_bus_address[20]                       ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_clk_from_the_cpu       ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[0]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[1]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[2]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[3]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[4]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[5]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[6]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[7]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[8]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[9]   ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[10]  ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[11]  ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[12]  ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[13]  ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[14]  ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[15]  ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[16]  ; Incomplete set of assignments ;
; jtag_debug_offchip_trace_data_from_the_cpu[17]  ; Incomplete set of assignments ;
; jtag_debug_trigout_from_the_cpu                 ; Incomplete set of assignments ;
; mdc                                             ; Incomplete set of assignments ;
; out_port_from_the_led_pio_n[0]                  ; Incomplete set of assignments ;
; out_port_from_the_led_pio_n[1]                  ; Incomplete set of assignments ;
; out_port_from_the_led_pio_n[2]                  ; Incomplete set of assignments ;
; out_port_from_the_led_pio_n[3]                  ; Incomplete set of assignments ;
; out_port_from_the_led_pio_n[4]                  ; Incomplete set of assignments ;
; out_port_from_the_led_pio_n[5]                  ; Incomplete set of assignments ;
; out_port_from_the_led_pio_n[6]                  ; Incomplete set of assignments ;
; out_port_from_the_led_pio_n[7]                  ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[0]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[1]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[2]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[3]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[4]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[5]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[6]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[7]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[8]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[9]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[10]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[11]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[12]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[13]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[14]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[15]             ; Incomplete set of assignments ;
; outputenable_n_to_the_ext_ssram                 ; Incomplete set of assignments ;
; phy_tx_d[0]                                     ; Incomplete set of assignments ;
; phy_tx_d[1]                                     ; Incomplete set of assignments ;
; phy_tx_d[2]                                     ; Incomplete set of assignments ;
; phy_tx_d[3]                                     ; Incomplete set of assignments ;
; phy_tx_d[4]                                     ; Incomplete set of assignments ;
; phy_tx_d[5]                                     ; Incomplete set of assignments ;
; phy_tx_d[6]                                     ; Incomplete set of assignments ;
; phy_tx_d[7]                                     ; Incomplete set of assignments ;
; phy_tx_en                                       ; Incomplete set of assignments ;
; phy_tx_err                                      ; Incomplete set of assignments ;
; pll_c1_out                                      ; Incomplete set of assignments ;
; read_n_to_the_ext_flash                         ; Incomplete set of assignments ;
; select_n_to_the_ext_flash                       ; Incomplete set of assignments ;
; txd_from_the_uart1                              ; Incomplete set of assignments ;
; write_n_to_the_ext_flash                        ; Incomplete set of assignments ;
; altera_reserved_tdo                             ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[0]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[1]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[2]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[3]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[4]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[5]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[6]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[7]         ; Incomplete set of assignments ;
; bidir_port_to_and_from_the_reconfig_request_pio ; Incomplete set of assignments ;
; ext_flash_enet_bus_data[0]                      ; Incomplete set of assignments ;
; ext_flash_enet_bus_data[1]                      ; Incomplete set of assignments ;
; ext_flash_enet_bus_data[2]                      ; Incomplete set of assignments ;
; ext_flash_enet_bus_data[3]                      ; Incomplete set of assignments ;
; ext_flash_enet_bus_data[4]                      ; Incomplete set of assignments ;
; ext_flash_enet_bus_data[5]                      ; Incomplete set of assignments ;
; ext_flash_enet_bus_data[6]                      ; Incomplete set of assignments ;
; ext_flash_enet_bus_data[7]                      ; Incomplete set of assignments ;
; ext_ssram_bus_data[0]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[1]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[2]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[3]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[4]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[5]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[6]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[7]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[8]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[9]                           ; Incomplete set of assignments ;
; ext_ssram_bus_data[10]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[11]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[12]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[13]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[14]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[15]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[16]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[17]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[18]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[19]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[20]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[21]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[22]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[23]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[24]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[25]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[26]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[27]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[28]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[29]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[30]                          ; Incomplete set of assignments ;
; ext_ssram_bus_data[31]                          ; Incomplete set of assignments ;
; mdio                                            ; Incomplete set of assignments ;
; PLD_CLKOUT                                      ; Incomplete set of assignments ;
; clk_to_sdram[0]                                 ; Missing drive strength        ;
; clk_to_sdram_n[0]                               ; Missing drive strength        ;
; ddr_dm[0]                                       ; Missing drive strength        ;
; ddr_dm[1]                                       ; Missing drive strength        ;
; ddr_dq[15]                                      ; Missing drive strength        ;
; ddr_dq[14]                                      ; Missing drive strength        ;
; ddr_dq[13]                                      ; Missing drive strength        ;
; ddr_dq[12]                                      ; Missing drive strength        ;
; ddr_dq[11]                                      ; Missing drive strength        ;
; ddr_dq[10]                                      ; Missing drive strength        ;
; ddr_dq[9]                                       ; Missing drive strength        ;
; ddr_dq[8]                                       ; Missing drive strength        ;
; ddr_dq[7]                                       ; Missing drive strength        ;
; ddr_dq[6]                                       ; Missing drive strength        ;
; ddr_dq[5]                                       ; Missing drive strength        ;
; ddr_dq[4]                                       ; Missing drive strength        ;
; ddr_dq[3]                                       ; Missing drive strength        ;
; ddr_dq[2]                                       ; Missing drive strength        ;
; ddr_dq[1]                                       ; Missing drive strength        ;
; ddr_dq[0]                                       ; Missing drive strength        ;
; ddr_dqs[0]                                      ; Missing drive strength        ;
; ddr_dqs[1]                                      ; Missing drive strength        ;
; ENET_ADS_N                                      ; Incomplete set of assignments ;
; ENET_AEN                                        ; Incomplete set of assignments ;
; ssram_adsp_n                                    ; Incomplete set of assignments ;
; ssram_adv_n                                     ; Incomplete set of assignments ;
+-------------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                   ; Action           ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_bht_data[0]                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_rlf1:auto_generated|q_b[0]                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_bht_data[1]                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_rlf1:auto_generated|q_b[1]                                                                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[0]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[1]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[1]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[2]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[2]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[3]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[3]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[4]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[4]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[5]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[5]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[6]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[6]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[7]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[7]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[8]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[8]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[9]                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[9]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[10]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[10]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[11]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[11]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_a[12]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_a[12]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_ba[0]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_ba[0]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_ba[1]                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_ba[1]                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_cas_n                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_cas_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_cas_n                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_cke[0]                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_cke[0]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_cs_n[0]                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_cs_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_cs_n[0]                                                                                                                           ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_ras_n                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_ras_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_ras_n                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_we_n                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ddr_we_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_we_n                                                                                                                              ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_flash_enet_bus_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle                                                                                                                                                        ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_flash_enet_bus_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_flash_enet_bus_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_flash_enet_bus_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_flash_enet_bus_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_flash_enet_bus_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_flash_enet_bus_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                           ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_flash_enet_bus_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_outgoing_ext_flash_enet_bus_data[0]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_outgoing_ext_flash_enet_bus_data[1]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_outgoing_ext_flash_enet_bus_data[2]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_outgoing_ext_flash_enet_bus_data[3]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_outgoing_ext_flash_enet_bus_data[4]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_outgoing_ext_flash_enet_bus_data[5]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_outgoing_ext_flash_enet_bus_data[6]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|d1_outgoing_ext_flash_enet_bus_data[7]                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[0]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[1]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[2]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[3]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[4]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[5]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[6]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[7]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[8]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[8]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[9]                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[10]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[11]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[11]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[12]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[13]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[14]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[15]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[16]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[16]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[17]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[17]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[18]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[18]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[19]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[19]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[20]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[20]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[21]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[21]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[22]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[22]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_enet_bus_address[23]                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_flash_enet_bus_address[23]                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|incoming_ext_flash_enet_bus_data[0]                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_flash_enet_bus_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|incoming_ext_flash_enet_bus_data[1]                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_flash_enet_bus_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|incoming_ext_flash_enet_bus_data[2]                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_flash_enet_bus_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|incoming_ext_flash_enet_bus_data[3]                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_flash_enet_bus_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|incoming_ext_flash_enet_bus_data[4]                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_flash_enet_bus_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|incoming_ext_flash_enet_bus_data[5]                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_flash_enet_bus_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|incoming_ext_flash_enet_bus_data[6]                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_flash_enet_bus_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|incoming_ext_flash_enet_bus_data[7]                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_flash_enet_bus_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|read_n_to_the_ext_flash                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; read_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                     ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|read_n_to_the_ext_flash                                                                                                                                                    ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; select_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|select_n_to_the_ext_flash                                                                                                                                                  ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; write_n_to_the_ext_flash                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|write_n_to_the_ext_flash                                                                                                                                                   ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|adsc_n_to_the_ext_ssram                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; adsc_n_to_the_ext_ssram                                                                                                                                                                                                                                                                                                                                                                                                                     ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|adsc_n_to_the_ext_ssram                                                                                                                                                              ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bw_n_to_the_ext_ssram[0]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; bw_n_to_the_ext_ssram[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bw_n_to_the_ext_ssram[0]                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bw_n_to_the_ext_ssram[1]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; bw_n_to_the_ext_ssram[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bw_n_to_the_ext_ssram[1]                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bw_n_to_the_ext_ssram[2]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; bw_n_to_the_ext_ssram[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bw_n_to_the_ext_ssram[2]                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bw_n_to_the_ext_ssram[3]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; bw_n_to_the_ext_ssram[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bw_n_to_the_ext_ssram[3]                                                                                                                                                             ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bwe_n_to_the_ext_ssram                                                                                                                                                               ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; bwe_n_to_the_ext_ssram                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|bwe_n_to_the_ext_ssram                                                                                                                                                               ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|chipenable1_n_to_the_ext_ssram                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; chipenable1_n_to_the_ext_ssram                                                                                                                                                                                                                                                                                                                                                                                                              ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|chipenable1_n_to_the_ext_ssram                                                                                                                                                       ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                  ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                  ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                          ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                          ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                          ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                          ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                          ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                          ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                          ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                          ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                          ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                     ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                     ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                                                                                                    ; Duplicated       ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ssram_bus_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[0]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[1]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[2]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[3]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[4]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[5]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[6]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[7]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[8]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[9]                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[10]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[11]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[12]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[13]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[14]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[15]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[16]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[17]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[18]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[19]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[20]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[21]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[22]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[23]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[24]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[25]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[26]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[27]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[28]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[29]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[30]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|d1_outgoing_ext_ssram_bus_data[31]                                                                                                                                                   ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_data[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[2]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[3]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[4]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[5]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[6]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[7]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[8]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[9]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[10]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[11]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[12]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[13]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[13]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[14]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[14]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[15]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[15]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[16]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[16]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[17]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[17]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[18]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[18]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[19]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[19]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_address[20]                                                                                                                                                            ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ssram_bus_address[20]                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[0]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[1]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[2]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[3]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[4]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[5]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[6]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[7]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[8]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[9]                                                                                                                                                       ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[10]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[11]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[12]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[13]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[14]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[15]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[16]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[17]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[18]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[19]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[20]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[21]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[22]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[23]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[24]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[25]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[26]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[27]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[28]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[29]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[30]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|incoming_ext_ssram_bus_data[31]                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ssram_bus_data[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|outputenable_n_to_the_ext_ssram                                                                                                                                                      ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; outputenable_n_to_the_ext_ssram                                                                                                                                                                                                                                                                                                                                                                                                             ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|outputenable_n_to_the_ext_ssram                                                                                                                                                      ; Inverted         ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|ff_gmii_reg                                      ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[8]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|data_reg[0]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[0]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|data_reg[1]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[1]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|data_reg[2]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[2]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|data_reg[3]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[3]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|data_reg[4]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[4]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|data_reg[5]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[5]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|data_reg[6]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[6]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|data_reg[7]                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[7]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|err_reg                                                                        ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|q_b[9]                                  ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[0]                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_23g1:auto_generated|q_b[0] ; PORTBDATAOUT     ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[1]                                           ; Packed Register  ; Register Packing                                  ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_23g1:auto_generated|q_b[1] ; PORTBDATAOUT     ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_d_r[0]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_d[0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_d_r[1]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_d[1]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_d_r[2]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_d[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_d_r[3]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_d[3]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_d_r[4]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_d[4]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_d_r[5]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_d[5]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_d_r[6]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_d[6]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_d_r[7]                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_d[7]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_dv_r                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_dv                                                                                                                                                                                                                                                                                                                                                                                                                                   ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|gm_rx_err_r                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; phy_rx_err                                                                                                                                                                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_d[0]                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_d[0]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_d[1]                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_d[1]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_d[2]                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_d[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_d[3]                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_d[3]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_d[4]                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_d[4]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_d[5]                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_d[5]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_d[6]                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_d[6]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_d[7]                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_d[7]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DATAIN           ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_en                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_en                                                                                                                                                                                                                                                                                                                                                                                                                                   ; DATAIN           ;                       ;
; gmii_mii_mux:gmii_mii_mux_instance|phy_tx_err                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; phy_tx_err                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DATAIN           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1244                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1256                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1258                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1259                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1272                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1275                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1276                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1277                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1278                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1279                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1280                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1281                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1282                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1283                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1284                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1286                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1286                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1286_Duplicate_1357                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1286                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1286_Duplicate_1357                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1288                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1289                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1291                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1293                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1294                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1295                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1296                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1298                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1301                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1301                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1301_Duplicate_1341                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1301                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1301_Duplicate_1341                                                                                                                                                                                                       ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1301_Duplicate_1341_Duplicate                                                                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1301_Duplicate_1341                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1301_Duplicate_1341_Duplicate                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1342                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1344                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1346                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1348                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1350                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1352                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1354                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1356                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1342                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1344                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1346                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1348                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1350                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1352                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1354                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1356                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1304                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1306                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1307                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1308                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1309                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1310                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1311                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1312                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1313                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1315                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1317                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1318                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1320                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1323                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1323                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1323_Duplicate_1358                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1323                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1323_Duplicate_1358                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1324                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1324_Duplicate_1359                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1324                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1324_Duplicate_1361                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1324                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1324_Duplicate_1363                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1326                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1329                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1332                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1335                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1338                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed                                                                                                                                                                                                                              ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed_NEW552_RTM0554                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed_OTERM553                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed~_Duplicate_1                                                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_ld_signed~_Duplicate_1_Duplicate                                                                                                                                                                                                                                                                                            ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot~_Duplicate_3                                                                                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot~_Duplicate_5                                                                                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot                                                                                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot~_Duplicate_7                                                                                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot_NEW436_RTM0438                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ctrl_mul_shift_rot_OTERM437                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_data_ram_ld_align_sign_bit_NEW549_RTM0551                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_data_ram_ld_align_sign_bit_OTERM550                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_fill_has_started_NEW689_RTM0691                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_fill_has_started_OTERM690                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_fill_has_started_nxt~0                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_want_fill                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_want_fill_NEW686_RTM0688                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_want_fill_OTERM687                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[3]                                                                                                                                                                                                                              ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[3]                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[13]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[13]_NEW448_RTM0450                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[13]_OTERM449                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[18]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[18]_NEW674_RTM0676                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[18]_OTERM675                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[21]                                                                                                                                                                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[21]~_Duplicate_3                                                                                                                                                                                                                                                                                                     ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[23]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[23]_NEW555_RTM0557                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[23]_OTERM556                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[26]                                                                                                                                                                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[26]~_Duplicate_2                                                                                                                                                                                                                                                                                                     ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[29]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[29]_NEW445_RTM0447                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[29]_OTERM446                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[30]                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[30]_NEW677_RTM0679                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[30]_OTERM678                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_byte1_fill_NEW451_RTM0453                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_byte1_fill_OTERM452                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_byte2_byte3_fill_NEW546_RTM0548                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_byte2_byte3_fill_OTERM547                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh8                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh8~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh8                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh8~_Duplicate_3                                                                                                                                                                                                                                                                                                        ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16                                                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16                                                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16~_Duplicate_3                                                                                                                                                                                                                                                                                                       ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16                                                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16~_Duplicate_5                                                                                                                                                                                                                                                                                                       ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16_NEW442_RTM0444                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16_OTERM443                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16~_Duplicate_1                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16~_Duplicate_3                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16~_Duplicate_5                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_NEW680_RTM0682                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_OTERM681                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_started_NEW683_RTM0685                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_started_OTERM684                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed_started~1                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_bypass_delayed~1                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_mul_cell_result_sel[0]                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_mul_cell_result_sel[0]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_mul_cell_result_sel[1]                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_mul_cell_result_sel[1]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_result[23]                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_result[23]_OTERM455                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_sel                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_sel                                                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_sel~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_sel                                                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_sel~_Duplicate_3                                                                                                                                                                                                                                                                                                       ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_sel_NEW439_RTM0441                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_sel_OTERM440                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_sel_nxt~0                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_ld_byte0_data_aligned_nxt[2]~4                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_ld_byte0_data_aligned_nxt[4]~2                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_ld_byte0_data_aligned_nxt[7]~7                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_ld_byte1_data_aligned_nxt[2]~1                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_ld_byte1_data_aligned_nxt[4]~0                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_ld_byte2_data_aligned_nxt[7]~7                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[0]~49                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[0]~51                                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[0]~51_Duplicate_147                                                                                                                                                                                                                                                                                           ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[1]~59                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[5]~29                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[5]~31                                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[5]~31_Duplicate_142                                                                                                                                                                                                                                                                                           ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~4                                                                                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~4_Duplicate_139                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~4                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~6                                                                                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[6]~6_Duplicate_145                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[10]~55                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[10]~58                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[10]~58_Duplicate_137                                                                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[10]~58                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[11]~86                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[11]~86_Duplicate_143                                                                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[12]~41                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[12]~41_Duplicate_136                                                                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[12]~41                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[13]~75                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[13]~75_OTERM457                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[13]~76                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[13]~76_Duplicate_146                                                                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[14]~64                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[17]~71                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[17]~71_Duplicate_144                                                                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[17]~71                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[17]~71_Duplicate_144                                                                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[17]~71_Duplicate_144_Duplicate                                                                                                                                                                                                                                                                                ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[17]~71_Duplicate_144                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[17]~71_Duplicate_144_Duplicate                                                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[21]~11                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[21]~11_Duplicate_140                                                                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[23]~100                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[23]~100_OTERM459                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[23]~101                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[23]~101_OTERM593                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[28]~17                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[28]~17_Duplicate_138                                                                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[30]~37                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[30]~37_Duplicate_141                                                                                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~1                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~1_OTERM713                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~5                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~5_OTERM711                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~9                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~9_OTERM709                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~13                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~13_OTERM707                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~17                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~17_OTERM705                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~21                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~21_OTERM703                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~25                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~25_OTERM701                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~29                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~29_OTERM699                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~33                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~33_OTERM697                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~37                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~37_OTERM695                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add0~41_OTERM693                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|Add3~1                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[0]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[1]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[2]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[3]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[4]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[5]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[6]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[7]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[8]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[9]                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_taken_waddr_partial[10]                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_ctrl_br                                                                                                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_ctrl_br~_Duplicate_1                                                                                                                                                                                                                                                                                                             ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_ctrl_br_uncond                                                                                                                                                                                                                              ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_ctrl_br_uncond~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_ctrl_jmp_direct~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_issue                                                                                                                                                                                                                                       ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_issue~_Duplicate_2                                                                                                                                                                                                                                                                                                               ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_iw[18]                                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_iw[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_iw[19]                                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_iw[19]~_Duplicate_2                                                                                                                                                                                                                                                                                                              ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_iw[20]                                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_iw[20]~_Duplicate_3                                                                                                                                                                                                                                                                                                              ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[0]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[1]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[2]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[3]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[4]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[5]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[6]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[7]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[8]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_pc_plus_one[9]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_refetch                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_refetch_OTERM541                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_refetch_RTM0543                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_refetch_RTM0543                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_bht_ptr_nxt[7]                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_ctrl_br_uncond~0                                                                                                                                                                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_ctrl_br_uncond~0_Duplicate_2                                                                                                                                                                                                                                                                                                     ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_ctrl_br~6                                                                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_ctrl_br~6_Duplicate_8                                                                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_ctrl_jmp_direct~0                                                                                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_ctrl_jmp_direct~0_Duplicate_2                                                                                                                                                                                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_iw_a_rf[2]~2                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_iw_a_rf[2]~2_Duplicate_6                                                                                                                                                                                                                                                                                                         ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_iw_a_rf[2]~2                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_iw_a_rf[4]~4                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_iw_a_rf[4]~4_Duplicate_7                                                                                                                                                                                                                                                                                                         ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_iw_a_rf[4]~4                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_iw_b_rf[4]~4                                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_iw_b_rf[4]~4_Duplicate_6                                                                                                                                                                                                                                                                                                         ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_iw_b_rf[4]~4                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_kill~7                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_kill~7_RTM0542                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_pc[11]                                                                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_pc[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                              ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_pc_nxt~2                                                                                                                                                                                                                                    ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_pc_nxt~2_Duplicate_4                                                                                                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_pc_nxt~2                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_pc_nxt~2_Duplicate_4                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_data_ram_ld_align_sign_bit~0                                                                                                                                                                                                                ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_data_ram_ld_align_sign_bit~0_Duplicate_2                                                                                                                                                                                                                                                                                         ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_data_ram_ld_align_sign_bit~0                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_ld_align_sh16~2                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:rden_decode|eq_node[0]                                                              ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:rden_decode|eq_node[0]~_Duplicate_2                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:rden_decode|eq_node[0]~_Duplicate_2                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w1_n0_mux_dataout~2                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w1_n0_mux_dataout~2_Duplicate_4                                                                                                                                     ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w11_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w11_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w11_n0_mux_dataout~2_Duplicate_4                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w12_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w12_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w15_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w15_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w15_n0_mux_dataout~2                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w16_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w16_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w16_n0_mux_dataout~2                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w17_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w17_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w25_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w25_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w26_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w26_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w29_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w29_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w30_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w30_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w31_n0_mux_dataout~2                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3|l1_w31_n0_mux_dataout~2_Duplicate_4                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a1                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a5                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a7                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a8                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a13                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a14                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a16                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a17                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a19                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a20                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a21                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a22                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a23                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a26                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a27                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a29                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a31                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a33                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a37                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a40                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a45                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a48                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a49                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a51                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a54                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a55                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a58                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ram_block1a63                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~7                                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~7_Duplicate_16                                                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired|Equal0~7                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|Equal1~0                                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|Equal1~0_Duplicate_17                                                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|Equal1~0                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|Equal1~9                                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|Equal1~9_Duplicate_18                                                                                                                                                                    ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|Equal1~9                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single|Equal1~14                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single|Equal1~14_Duplicate_16                                                                                                                                                                   ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single|Equal1~14                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk0_goto0~1_Duplicate_3_Duplicate                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse_OTERM469                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse_OTERM471_OTERM589                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse_OTERM471_OTERM591                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse_OTERM473                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[0]~17                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[0]~17_Duplicate_38                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[0]~17                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[0]~17_Duplicate_42                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[0]~17                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[0]~17_Duplicate_49                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[2]~15                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[2]~15_Duplicate_44                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[5]~10                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[5]~10_Duplicate_40                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[6]~1                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[6]~1_Duplicate_50                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[6]~1                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[6]~1_Duplicate_53                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[11]~26                                                                                                                                                    ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[11]~26_Duplicate_47                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[17]~21                                                                                                                                                    ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[17]~21_Duplicate_51                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[17]~21                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[17]~21_Duplicate_51                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[26]~0                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[26]~0_Duplicate_39                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[28]~6                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[28]~6_Duplicate_43                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[28]~6                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_data[28]~6_Duplicate_46                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM273_OTERM529                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM273_OTERM531                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM273_OTERM533                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM273_OTERM535                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM273_OTERM537                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM273_OTERM539                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM275                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM277                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM279_OTERM309                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM279_OTERM311                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM279_OTERM313                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM279_OTERM315                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM279_OTERM317                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0_OTERM281                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1_OTERM461                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1_OTERM463_OTERM585                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1_OTERM463_OTERM587                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1_OTERM465                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1_OTERM467                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0[0]~_Duplicate_2                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0[0]                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0[1]~_Duplicate_1                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0[1]                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0[10]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0[10]~_Duplicate_3                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0[10]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_1[13]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_1[13]~_Duplicate_1                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_1[13]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_2[26]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_2[26]~_Duplicate_1                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_2[26]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_3[10]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_3[10]~_Duplicate_2                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_3[10]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_3[13]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_3[13]~_Duplicate_1                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_3[13]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_4[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_4[3]~_Duplicate_1                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_4[3]                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_4[19]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_4[19]~_Duplicate_2                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_4[19]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_5[12]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_5[12]~_Duplicate_1                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_5[12]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6[8]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6[8]~_Duplicate_1                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6[8]                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6[26]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6[26]~_Duplicate_3                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6[26]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6[29]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6[29]~_Duplicate_2                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6[29]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6_enable~7                                                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6_enable~7_Duplicate_9                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_8[1]                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_8[1]_OTERM545                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_9[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_9[1]~_Duplicate_1                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_9[1]                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_9[11]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_9[11]~_Duplicate_2                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_9[11]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_10[26]                                                                                                                                                         ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_10[26]~_Duplicate_1                                                                                                                                                                                                                                 ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_10[26]                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[5]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[5]~_Duplicate_2                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[5]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[19]                                                                                                                                                         ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[19]~_Duplicate_4                                                                                                                                                                                                                                 ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[19]                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[22]                                                                                                                                                         ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[22]~_Duplicate_3                                                                                                                                                                                                                                 ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[22]                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[26]                                                                                                                                                         ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[26]~_Duplicate_1                                                                                                                                                                                                                                 ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12[26]                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_13[5]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_13[5]~_Duplicate_1                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_13[5]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14[26]                                                                                                                                                         ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14[26]~_Duplicate_1                                                                                                                                                                                                                                 ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14[26]                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_enable                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_enable~_Duplicate_9                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_enable                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_enable~_Duplicate_11                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15[5]                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15[5]~_Duplicate_1                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15[5]                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15_enable                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15_enable~_Duplicate_9                                                                                                                                                                                                                              ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15_enable                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15_enable~_Duplicate_11                                                                                                                                                                                                                             ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[32]~0                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[32]~4                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[33]~5                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[33]~6                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[33]~7                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[33]~8                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[33]~9                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[34]~10                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[34]~11                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[34]~12                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[34]~13                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[34]~14                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[35]~15                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[35]~16                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[35]~17                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[35]~19                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_8                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_12                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_20                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_24                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_28                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_40                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_44                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_76                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_80                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~1                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_8                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_12                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_20                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_24                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_28                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_40                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_44                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_76                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_80                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_7                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_10                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_18                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_22                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_26                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_38                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_42                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_74                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_78                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~0                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_7                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_10                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_18                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_22                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_26                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_38                                                                                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_38_Duplicate                                                                                                                                                                                                                        ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_38                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_38_Duplicate                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_42                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_74                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_78                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_6                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_16                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_32                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_36                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_48                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_52                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_56                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_60                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_64                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_68                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_72                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~3                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_6                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_16                                                                                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_16_Duplicate                                                                                                                                                                                                                        ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_16                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_16_Duplicate                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_32                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_36                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_48                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_56                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_60                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_64                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_68                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_72                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_5                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_14                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_30                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_34                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_46                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_50                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_54                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_58                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_62                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_66                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_70                                                                                                                                                                                                                                  ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~2                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_5                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_14                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_30                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_34                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_46                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_54                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_58                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_62                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_66                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[3]~_Duplicate_70                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[0]~0                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[0]~1                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[0]~2                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[0]~3                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[0]~4                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[1]~11                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[1]~12                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[1]~13                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[2]~20                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[2]~21                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[2]~22                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[2]~23                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[2]~24                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[3]~30                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[3]~31                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[3]~32                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[3]~33                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[3]~34                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[4]~40                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[4]~41                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[4]~42                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[4]~43                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[4]~44                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[5]~50                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[5]~51                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[5]~52                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[5]~53                                                                                                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[5]~53_Duplicate_168                                                                                                                                                                                                                                   ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[5]~53                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[5]~53_Duplicate_168                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[5]~54                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[6]~61                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[6]~62                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[6]~63                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[6]~64                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[7]~70                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[7]~71                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[7]~72                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[7]~73                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[7]~74                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~80                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~81                                                                                                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~81_Duplicate_163                                                                                                                                                                                                                                   ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~81                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~81_Duplicate_163                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~82                                                                                                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~82_Duplicate_164                                                                                                                                                                                                                                   ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~82                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~82_Duplicate_164                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~83                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~84                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[9]~90                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[9]~91                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[9]~92                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[9]~93                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[9]~94                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[10]~100                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[10]~101                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[10]~102                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[10]~103                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[10]~103_Duplicate_165                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[10]~103                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[10]~103_Duplicate_165                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[10]~104                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[11]~110                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[11]~111                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[11]~112                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[11]~113                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[11]~114                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[12]~121                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[12]~123                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[12]~124                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[13]~130                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[13]~131                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[13]~132                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[13]~133                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[13]~134                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[14]~142                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[14]~144                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~145                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~146                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~147                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~147_Duplicate_162                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~147                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~147_Duplicate_162                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~148                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~149                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[16]~151                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[16]~152                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[16]~153                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[16]~154                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[17]~155                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[17]~156                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[17]~157                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[17]~158                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[17]~159                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[18]~5                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[18]~6                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[18]~7                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[18]~8                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[18]~9                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[19]~15                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[19]~16                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[19]~19                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[20]~25                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[20]~26                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[20]~27                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[20]~28                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[20]~29                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[21]~35                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[21]~36                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[21]~37                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[21]~38                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[21]~39                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~45                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~45_Duplicate_169                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~45                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~45_Duplicate_169                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~46                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~47                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~48                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~49                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[23]~55                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[23]~56                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[23]~57                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[23]~57_Duplicate_161                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[23]~57                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[23]~57_Duplicate_161                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[23]~58                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[23]~59                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[24]~65                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[24]~66                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[24]~67                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[24]~68                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[24]~69                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[25]~75                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[25]~75_Duplicate_167                                                                                                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[25]~75                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[25]~75_Duplicate_167                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[25]~76                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[25]~77                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[25]~78                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[25]~79                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[26]~86                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[26]~87                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[26]~88                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[26]~89                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[27]~95                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[27]~96                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[27]~97                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[27]~98                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[27]~99                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[28]~105                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[28]~107                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[28]~108                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[28]~109                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[29]~115                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[29]~117                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[29]~118                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[29]~119                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[30]~125                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[30]~126                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[30]~127                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[30]~128                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[30]~129                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[31]~135                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[31]~136                                                                                                                                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[31]~136_Duplicate_166                                                                                                                                                                                                                                 ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[31]~136                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[31]~136_Duplicate_166                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[31]~137                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[31]~138                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[31]~139                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|Add0~1                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|process_0~3                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|Add0~2                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|Add1~2                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|internal_dct_count~36                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|sync_timer~54                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_readdata_d1[30]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_readdata_d1[30]_OTERM481                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_readdata_d1[30]_OTERM483                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_readdata_d1[30]_OTERM485                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_readdata_d1[30]_OTERM487                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_readdata_d1[30]_OTERM489                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_readdata_d1[30]_OTERM491                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_tag[8]                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_tag[8]_OTERM287                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_tag[10]                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_tag[10]_OTERM285                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_tag[11]                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_tag[11]_OTERM433                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_tag[12]                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_tag[12]_OTERM435                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|internal_d_read                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|internal_d_read                                                                                                                                                                                                                               ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|internal_d_read~_Duplicate_1                                                                                                                                                                                                                                                                                                       ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|internal_d_write                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|internal_d_write                                                                                                                                                                                                                              ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|internal_d_write~_Duplicate_1                                                                                                                                                                                                                                                                                                      ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|internal_d_write                                                                                                                                                                                                                              ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|internal_d_write~_Duplicate_3                                                                                                                                                                                                                                                                                                      ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~2                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~5                                                                                                                                                                                      ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~5_Duplicate_8                                                                                                                                                                                                                                                               ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_latency_counter[1]                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_latency_counter[2]                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_read_but_no_slave_selected~1                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_run~2                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~0_RTM0658                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~0_RTM0658                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~0_RTM0672                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~0_RTM0672                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~4                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~4_Duplicate_14                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~4_Duplicate_16                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~4_Duplicate_17_RTM0673                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~4_Duplicate_18                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~4_RTM0659                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~5_RTM0618                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~5_RTM0618                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~7_Duplicate_19                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~7_Duplicate_21                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~7_Duplicate_22_RTM0619                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~7_Duplicate_23                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[1][27]                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[1][27]_OTERM357                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[1][27]_OTERM359                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[1][27]_OTERM361                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[1][27]_OTERM363                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[1][27]_OTERM365                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[1][27]_OTERM367                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM369                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM371_OTERM661                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM371_OTERM663                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM371_OTERM665                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM371_OTERM667                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM371_OTERM669                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM371_OTERM671                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM373_OTERM607                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM373_OTERM609                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM373_OTERM611                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM373_OTERM613                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM373_OTERM615                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM373_OTERM617                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM375                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM377                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][27]_OTERM379                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][17]                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]_OTERM349_OTERM649                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]_OTERM349_OTERM651                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]_OTERM349_OTERM653                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]_OTERM349_OTERM655                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]_OTERM349_OTERM657                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]_OTERM351                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]_OTERM353                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]_OTERM355                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[0]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[0]_OTERM425                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[1]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[1]_OTERM419                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[2]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[2]_OTERM421                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[3]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[3]_OTERM431                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[4]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[4]_OTERM417                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[8]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[8]_OTERM429                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[12]                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[12]_OTERM427                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[13]                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[13]_OTERM423                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|Add2~1                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|cpu_data_master_continuerequest~1                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|cpu_data_master_continuerequest~1_OTERM345                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|cpu_data_master_requests_ddr_sdram_0_s1                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|cpu_data_master_requests_ddr_sdram_0_s1_OTERM347                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|cpu_instruction_master_continuerequest~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|cpu_instruction_master_continuerequest~0_OTERM499                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|cpu_instruction_master_requests_ddr_sdram_0_s1~0                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|cpu_instruction_master_requests_ddr_sdram_0_s1~0_OTERM497                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|ddr_sdram_0_s1_address[18]~9                                                                                                                                                                                 ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|ddr_sdram_0_s1_address[18]~9_Duplicate_73                                                                                                                                                                                                                                                         ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|internal_cpu_data_master_granted_ddr_sdram_0_s1~1                                                                                                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|internal_cpu_data_master_granted_ddr_sdram_0_s1~1_Duplicate_3                                                                                                                                                                                                                                     ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|internal_cpu_data_master_qualified_request_ddr_sdram_0_s1~7                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|internal_cpu_data_master_qualified_request_ddr_sdram_0_s1~7_OTERM323                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|internal_cpu_data_master_qualified_request_ddr_sdram_0_s1~8                                                                                                                                                  ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|internal_cpu_data_master_qualified_request_ddr_sdram_0_s1~8_Duplicate_10                                                                                                                                                                                                                          ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|internal_cpu_instruction_master_qualified_request_ddr_sdram_0_s1~7                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|internal_cpu_instruction_master_qualified_request_ddr_sdram_0_s1~7_OTERM333                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|last_cycle_cpu_data_master_granted_slave_ddr_sdram_0_s1                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|A_WE_StdLogicVector~26                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|Add0~2                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|Add1~2                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|fifo_contains_ones_n                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|fifo_contains_ones_n_OTERM289                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[0]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[0]_OTERM407                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[1]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[1]_OTERM405                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[2]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[2]_OTERM413                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[3]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[3]_OTERM411                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[4]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[4]_OTERM409                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[5]                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|how_many_ones[5]_OTERM415                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1|A_WE_StdLogicVector~26                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1|Add0~2                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1|Add1~2                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1|fifo_contains_ones_n                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1|fifo_contains_ones_n_OTERM293                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|A_WE_StdLogicVector~26                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|Add0~2                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|Add1~2                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|fifo_contains_ones_n                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|fifo_contains_ones_n_OTERM559                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|sgdma_rx_m_write_requests_ddr_sdram_0_s1~0                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|sgdma_rx_m_write_requests_ddr_sdram_0_s1~0_OTERM339                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|sgdma_tx_m_read_granted_ddr_sdram_0_s1~0                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|sgdma_tx_m_read_requests_ddr_sdram_0_s1~0                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|sgdma_tx_m_read_requests_ddr_sdram_0_s1~0_OTERM479                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|Add2~1                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|Add2~2                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|cpu_data_master_qualified_request_descriptor_memory_s1~0                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|cpu_data_master_requests_descriptor_memory_s1                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|cpu_data_master_requests_descriptor_memory_s1_OTERM343                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|cpu_data_master_requests_descriptor_memory_s1_OTERM343                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|cpu_data_master_requests_descriptor_memory_s1_OTERM343~_Duplicate                                                                                                                                                                                                                     ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|cpu_data_master_requests_descriptor_memory_s1~0                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|cpu_data_master_requests_descriptor_memory_s1~0_OTERM271                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_winner[1]~3                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_winner[2]~1                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_tx_descriptor_write_granted_descriptor_memory_s1~0                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|Add0~2                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|ext_flash_s1_counter_load_value[0]~8                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Add2~1                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Add2~5                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Add2~5_RTM0476                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Add2~9                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Add2~13                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Add2~21                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Add2~25                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Add2~29                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Equal3~0                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|Equal3~0_OTERM283                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ssram_s1~0                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ssram_s1~0_RTM0254                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ssram_s1~0_RTM0258                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ssram_s1~0_RTM0601                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ssram_s1~0_RTM0601                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ssram_s1~0_RTM0601                                                                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ssram_s1~0_RTM0601_Duplicate_3                                                                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ssram_s1~1                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_read_data_valid_ext_ssram_s1_shift_register[0]                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_read_data_valid_ext_ssram_s1_shift_register[0]                                                                                                                       ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_read_data_valid_ext_ssram_s1_shift_register[0]~_Duplicate_1                                                                                                                                                                                               ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_requests_ext_ssram_s1                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_requests_ext_ssram_s1_OTERM335                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_requests_ext_ssram_s1_RTM0262                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_requests_ext_ssram_s1~0                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_requests_ext_ssram_s1~0_OTERM261                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_requests_ext_ssram_s1~0_RTM0263                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_requests_ext_ssram_s1~0_RTM0263                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_requests_ext_ssram_s1~1                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_data_master_requests_ext_ssram_s1~1_OTERM265                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_granted_ext_ssram_s1~0                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1_RTM0330                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1_RTM0605                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1_RTM0605                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1~0                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1~0_OTERM329                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1~0_OTERM329                                                                                                                     ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1~0_OTERM329_Duplicate                                                                                                                                                                                                ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1~0_RTM0331                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|cpu_instruction_master_qualified_request_ext_ssram_s1~0_RTM0331                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_avalon_slave_begins_xfer~2                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_avalon_slave_begins_xfer~2_RTM0600                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_avalon_slave_begins_xfer~2_RTM0604                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_s1_in_a_write_cycle                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_cpu_data_master_qualified_request_ext_ssram_s1~9                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_cpu_data_master_qualified_request_ext_ssram_s1~9_OTERM597                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_cpu_instruction_master_requests_ext_ssram_s1~2                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_cpu_instruction_master_requests_ext_ssram_s1~2_OTERM319                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_cpu_instruction_master_requests_ext_ssram_s1~3                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_cpu_instruction_master_requests_ext_ssram_s1~3_NEW_REG266_OTERM561                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_cpu_instruction_master_requests_ext_ssram_s1~3_OTERM267                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_rx_m_write_requests_ext_ssram_s1~0                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_rx_m_write_requests_ext_ssram_s1~0_OTERM493                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_rx_m_write_requests_ext_ssram_s1~0_OTERM493                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_rx_m_write_requests_ext_ssram_s1~0_OTERM493_Duplicate                                                                                                                                                                                                      ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_rx_m_write_requests_ext_ssram_s1~2                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_rx_m_write_requests_ext_ssram_s1~2_OTERM341                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_rx_m_write_requests_ext_ssram_s1~2_OTERM341                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_rx_m_write_requests_ext_ssram_s1~2_OTERM341_Duplicate                                                                                                                                                                                                      ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_rx_m_write_requests_ext_ssram_s1~2_OTERM341                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_tx_m_read_qualified_request_ext_ssram_s1~0                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|internal_sgdma_tx_m_read_qualified_request_ext_ssram_s1~0_OTERM621                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~5                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~6                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~6_OTERM253                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~6_OTERM253                                                                                                                                         ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~6_OTERM253_Duplicate                                                                                                                                                                                                                    ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~6_RTM0255                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~6_RTM0255                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~7                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~7_OTERM257                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~7_OTERM257                                                                                                                                         ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~7_OTERM257_Duplicate                                                                                                                                                                                                                    ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~7_RTM0259                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~7_RTM0259                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~8                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~8_OTERM475                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~8_RTM0477                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_chipenable1_n_to_the_ext_ssram~8_RTM0477                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|p1_outputenable_n_to_the_ext_ssram~1                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|sgdma_rx_m_write_granted_ext_ssram_s1~0                                                                                                                                              ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|sgdma_rx_m_write_granted_ext_ssram_s1~0_Duplicate_2                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|sgdma_rx_m_write_granted_ext_ssram_s1~0_Duplicate_2                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|sgdma_rx_m_write_qualified_request_ext_ssram_s1~0                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|sgdma_tx_m_read_granted_ext_ssram_s1~0                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|sgdma_tx_m_read_read_data_valid_ext_ssram_s1_shift_register[1]                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|sgdma_tx_m_read_read_data_valid_ext_ssram_s1_shift_register[1]                                                                                                                       ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|sgdma_tx_m_read_read_data_valid_ext_ssram_s1_shift_register[1]~_Duplicate_1                                                                                                                                                                                               ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|high_res_timer:the_high_res_timer|Add0~2                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|high_res_timer:the_high_res_timer|internal_counter~39                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|Add0~2                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|Add1~2                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|LessThan1~0                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|Add0~2                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|lcd_display_control_slave_counter_load_value[0]~8                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory:the_packet_memory|wren                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|cpu_data_master_read_data_valid_packet_memory_s1_shift_register_in~0                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|cpu_data_master_requests_packet_memory_s1                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|cpu_data_master_requests_packet_memory_s1~0                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|cpu_data_master_requests_packet_memory_s1~0_OTERM269                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|internal_cpu_data_master_qualified_request_packet_memory_s1~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|internal_cpu_data_master_qualified_request_packet_memory_s1~1_OTERM595                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|packet_memory_s1_byteenable[0]~0                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|packet_memory_s1_byteenable[1]~1                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|packet_memory_s1_byteenable[2]~2                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1|packet_memory_s1_byteenable[3]~3                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|Equal1~1                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|Equal1~1_OTERM501                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|Equal1~1_RTM0503                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|Equal1~1_RTM0503                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|Equal1~2                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|Equal1~2_OTERM505                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_rx_m_write_requests_packet_memory_s2~0                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_rx_m_write_requests_packet_memory_s2~0_OTERM337                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_rx_m_write_requests_packet_memory_s2~0_OTERM337                                                                                                                                                    ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_rx_m_write_requests_packet_memory_s2~0_OTERM337_Duplicate                                                                                                                                                                                                                               ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_tx_m_read_qualified_request_packet_memory_s2~0                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_tx_m_read_qualified_request_packet_memory_s2~0_OTERM623                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_tx_m_read_qualified_request_packet_memory_s2~0_RTM0625                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_tx_m_read_qualified_request_packet_memory_s2~0_RTM0625                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_tx_m_read_qualified_request_packet_memory_s2~1                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_tx_m_read_qualified_request_packet_memory_s2~1_RTM0502                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|internal_pipeline_bridge_m1_dbs_address[0]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|internal_pipeline_bridge_m1_dbs_address[0]~_Duplicate_3                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|internal_pipeline_bridge_m1_dbs_address[1]                                                                                                                                                           ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|internal_pipeline_bridge_m1_dbs_address[1]~_Duplicate_4                                                                                                                                                                                                                                   ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata~268                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|fifo_contains_ones_n                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|fifo_contains_ones_n_OTERM291                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1|fifo_contains_ones_n                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1|fifo_contains_ones_n_OTERM295                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|Add1~2                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|internal_csr_irq2~19                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|A_WE_StdLogicVector~117                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|A_WE_StdLogicVector~118                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|A_WE_StdLogicVector~119                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|A_WE_StdLogicVector~120                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|A_WE_StdLogicVector~121                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|A_WE_StdLogicVector~122                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|A_WE_StdLogicVector~123                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|Add0~2                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[21]                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[21]                                                                                                                                                                 ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; REGOUT    ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[21]~_Duplicate_2                                                                                                                                                                                                                                         ; REGOUT           ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[21]_OTERM305                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[22]                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[22]_OTERM307                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[23]                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[23]_OTERM299                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[24]                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[24]_OTERM301                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[25]                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[25]_OTERM297                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[27]                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[27]_OTERM303                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|sgdma_rx_m_write_run~0                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|sgdma_rx_m_write_run~0_Duplicate_5                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|sgdma_rx_m_write_run~0                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|sgdma_rx_m_write_run~1                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|sgdma_rx_m_write_run~2                                                                                                                                                                                   ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|sgdma_rx_m_write_run~2_Duplicate_6                                                                                                                                                                                                                                                            ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|A_WE_StdLogic~10                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|Add1~2                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx|can_write                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|A_WE_StdLogicVector~24                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add3~2                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add4~2                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|internal_m_read_address1~97                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write|r_0~1                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|p1_sgdma_tx_m_read_latency_counter[0]~4                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|r_0~1                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|sgdma_tx_m_read_run~1                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|sgdma_tx_m_read_run~1_RTM0624                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer|Add0~2                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer|internal_counter~39                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|Add0~1                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|Add4~2                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|Add5~2                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt~122                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|Add1~2                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|Add2~2                                             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt~189                                       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~0                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~0_Duplicate_2                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~0                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~0_Duplicate_4                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0_Duplicate_3                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0_Duplicate_5                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0_Duplicate_3                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0_Duplicate_5                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0_Duplicate_2                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0_Duplicate_4                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0                                                                             ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0_Duplicate_6                                                                                                                                                      ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always16~0                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always16~0_Duplicate_3                                                                                                                                                     ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0_Duplicate_3                                                                                                                                                     ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0_Duplicate_5                                                                                                                                                     ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0                                                                            ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0_Duplicate_7                                                                                                                                                     ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always35~0                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[2]                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[7]                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[8]                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[17]                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[24]                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_ae_level_reg[5]                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_ae_level_reg[5]_OTERM403                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_ae_level_reg[6]                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_ae_level_reg[6]_OTERM401                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_ae_level_reg[7]                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_ae_level_reg[7]_OTERM397                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_ae_level_reg[9]                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_ae_level_reg[9]_OTERM399                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[0]                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[0]_OTERM391                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[1]                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[1]_OTERM393                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[3]                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[3]_OTERM389                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[4]                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[4]_OTERM385                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[5]                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[5]_OTERM395                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[7]                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[7]_OTERM383                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[8]                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_section_full_reg[8]_OTERM387                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|scratch[12]                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|scratch[12]_OTERM381                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|LessThan0~0                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|Add2~2                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|LessThan1~0                                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|ptr_rck_diff[0]~2                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Selector4~2                                          ; Duplicated       ; Physical Synthesis                                ; Timing optimization                    ; COMBOUT   ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Selector4~2_Duplicate_4                                                                                                                   ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|empty_flag~1          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|ptr_rck_diff[0]~2     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add0~2                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add1~2                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add2~2                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add4~2                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add5~2                        ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always14~30                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always14~32                   ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]~17                 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt~14                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt~19                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|Add2~2           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|Add3~2           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[0]~40 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[1]~39 ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|Add0~2           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|Add1~2           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt~54       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt~55       ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~1          ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|ptr_rck_diff[0]~2     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Add1~2             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Add2~2             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Add6~2             ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[0]~112    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt~33    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac_control_port_arbitrator:the_tse_mac_control_port|cpu_data_master_granted_tse_mac_control_port                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac_control_port_arbitrator:the_tse_mac_control_port|cpu_data_master_requests_tse_mac_control_port                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac_control_port_arbitrator:the_tse_mac_control_port|cpu_data_master_requests_tse_mac_control_port~0                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac_control_port_arbitrator:the_tse_mac_control_port|cpu_data_master_requests_tse_mac_control_port~0_OTERM495                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac_control_port_arbitrator:the_tse_mac_control_port|internal_cpu_data_master_qualified_request_tse_mac_control_port~4                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac_control_port_arbitrator:the_tse_mac_control_port|internal_cpu_data_master_qualified_request_tse_mac_control_port~4_OTERM327                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|Add0~2                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter~22                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1250                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1250DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1356                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1302_Duplicate_1356DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1316                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1316DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogic~28                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogic~28DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_active~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_active_nxt~0                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_active_nxt~0DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[0]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[11]                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_inst_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16~_Duplicate_3                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ld_align_sh16~_Duplicate_3DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_mem_baddr[25]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_mem_baddr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[3]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[4]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[9]                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[9]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[19]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[19]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[28]                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_st_data[28]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[26]~1                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_data_unfiltered[26]~1DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_regnum_a_cmp_F                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_regnum_a_cmp_F~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_src1_reg[21]~66                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_src1_reg[21]~66DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_src2[20]~35                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_src2[20]~35DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_src2_reg[27]~53                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_src2_reg[27]~53DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_alu_result[10]~27                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_alu_result[10]~27DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_alu_result[12]~29                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_alu_result[12]~29DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_alu_result[24]~42                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_alu_result[24]~42DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_iw[4]                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_regnum_a_cmp_D                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_src1[21]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_src1[21]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_src2[20]                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_src2[20]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_kill~7                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_kill~7DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_alu_result[10]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_alu_result[12]                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk0[18]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk0[18]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk2[9]                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk2[9]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk2[14]                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk2[14]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|atm[32]                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|atm[32]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|A_WE_StdLogicVector~2277                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|A_WE_StdLogicVector~2277DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|WideOr1                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|WideOr1~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0_mux[0]~8                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0_mux[0]~8DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_7_mux~0                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_7_mux~0DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_enable~6                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_enable~6DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_mux~3                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_mux~3DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[32]~4                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[32]~4DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[35]~19                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_read_mux[35]~19DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_8                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_8DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_12                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[0]~_Duplicate_12DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_38_Duplicate                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_38_DuplicateDUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_42                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[1]~_Duplicate_42DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_56                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fiforp[2]~_Duplicate_56DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[1]~14                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[1]~14DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~84                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[8]~84DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~149                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[15]~149DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~49                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[22]~49DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[24]~69                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[24]~69DUPLICATE                                                                                                                                                                                                                                       ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[30]~129                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[30]~129DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm~252                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm~252DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|hbreak_enabled~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line[7]                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line[7]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line~16                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line~16DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~8                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~8DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~11                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~11DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[3]                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[3]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[3]~9                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[3]~9DUPLICATE                                                                                                                                                        ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|ddr_sdram_0_s1_address[13]~16                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|ddr_sdram_0_s1_address[13]~16DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|ddr_sdram_0_s1_address[16]~56                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|ddr_sdram_0_s1_address[16]~56DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|updated_one_count~5                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|updated_one_count~5DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|A_WE_StdLogicVector~25                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|A_WE_StdLogicVector~25DUPLICATE                                                                                                                                                              ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|A_WE_StdLogicVector~27                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|A_WE_StdLogicVector~27DUPLICATE                                                                                                                                                              ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|how_many_ones[3]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|how_many_ones[3]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|how_many_ones[4]                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|how_many_ones[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|mux_3lb:mux2|l2_w29_n0_mux_dataout~2                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|mux_3lb:mux2|l2_w29_n0_mux_dataout~2DUPLICATE                                                                                                                                          ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_chosen_master_rot_left[1]~3                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_chosen_master_rot_left[1]~3DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_chosen_master_rot_left[3]~1                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_chosen_master_rot_left[3]~1DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_writedata[4]~33                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_writedata[4]~33DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_writedata[26]~9                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_writedata[26]~9DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_avalon_slave_chosen_master_rot_left[3]~0                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_bus_avalon_slave_chosen_master_rot_left[3]~0DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata~716                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata~716DUPLICATE                                                                                                                                                                                                                                                  ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1|updated_one_count~8                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1|updated_one_count~8DUPLICATE                                                                                                                                   ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|A_WE_StdLogic~5                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|A_WE_StdLogic~5DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|eop_reg                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|eop_reg~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[23]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[23]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[23]_OTERM299                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[23]_OTERM299~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[24]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[24]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[24]_OTERM301                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[24]_OTERM301~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_write1~2                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_write1~2DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer|Equal6~2                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer|Equal6~2DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|mem_rd_addr[1]~1                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|mem_rd_addr[1]~1DUPLICATE                                                                                                                   ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|rd_addr[1]                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|rd_addr[1]~DUPLICATE                                                                                                                        ;                  ;                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Selector4~2                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Selector4~2DUPLICATE                                                                                                                      ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


Color Legend:
  -- Green:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package, and the design has been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package, indicating that migration from the selected FPGA device package will likely be successful. You must compile and check the HardCopy companion revision to ensure migration is successful.
  -- Orange:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package; however, the design has not been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package; however, the resource is constrained so much that the design may not migrate.
  -- Red:
      -- Package Resource:       The HardCopy device package cannot be migrated from the selected FPGA device package.
      -- Other Device Resources: The design did not migrate because the resource quantity exceeds the acceptable range of the HardCopy device and package, or, for other reasons detailed in the footnotes.

Note: The used resource quantities listed for each HardCopy device and package combination are estimates only.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to obtain the most accurate measurement of HardCopy resource utilization.

Note: The Device Resource Guide cannot estimate the routing demand by the design in a HardCopy device.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to confirm routability of the design in the selected HardCopy device.

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HardCopy Device Resource Guide                                                                                                                                                                                       ;
+-------------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Resource                            ; Stratix II EP2S60    ; HC210W              ; HC210               ; HC220               ; HC220               ; HC230               ; HC240               ; HC240               ;
+-------------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Migration Compatibility             ;                      ; None                ; None                ; None                ; None                ; None                ; None                ; None                ;
; Primary Migration Constraint        ;                      ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ;
; Package                             ; FBGA - 672           ; FBGA - 484          ; FBGA - 484          ; FBGA - 672          ; FBGA - 780          ; FBGA - 1020         ; FBGA - 1020         ; FBGA - 1508         ;
; Logic                               ; --                   ; 23%                 ; 23%                 ; 12%                 ; 12%                 ; 8%                  ; 5%                  ; 5%                  ;
;   -- Logic cells                    ; 14095                ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ;
;   -- DSP elements                   ; 8                    ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ;
; Pins                                ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- Total                          ; 233                  ; 233 / 309           ; 233 / 335           ; 233 / 493           ; 233 / 495           ; 233 / 699           ; 233 / 743           ; 233 / 952           ;
;   -- Differential Input             ; 0                    ; 0 / 66              ; 0 / 70              ; 0 / 90              ; 0 / 90              ; 0 / 128             ; 0 / 224             ; 0 / 272             ;
;   -- Differential Output            ; 0                    ; 0 / 44              ; 0 / 50              ; 0 / 70              ; 0 / 70              ; 0 / 112             ; 0 / 200             ; 0 / 256             ;
;   -- PCI / PCI-X                    ; 0                    ; 0 / 159             ; 0 / 166             ; 0 / 244             ; 0 / 246             ; 0 / 358             ; 0 / 366             ; 0 / 471             ;
;   -- DQ                             ; 18                   ; 18 / 20             ; 18 / 20             ; 18 / 50             ; 18 / 50             ; 18 / 204            ; 18 / 204            ; 18 / 204            ;
;   -- DQS                            ; 2                    ; 2 / 8               ; 2 / 8               ; 2 / 18              ; 2 / 18              ; 2 / 72              ; 2 / 72              ; 2 / 72              ;
; Memory                              ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- M-RAM                          ; 2                    ; 2 / 0               ; 2 / 0               ; 2 / 2               ; 2 / 2               ; 2 / 6               ; 2 / 9               ; 2 / 9               ;
;   -- M4K blocks & M512 blocks*,**   ; 137                  ; 137 / 190           ; 137 / 190           ; 137 / 408           ; 137 / 408           ; 137 / 614           ; 137 / 816           ; 137 / 816           ;
; PLLs                                ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- Enhanced                       ; 2                    ; 2 / 2               ; 2 / 2               ; 2 / 2               ; 2 / 2               ; 2 / 4               ; 2 / 4               ; 2 / 4               ;
;   -- Fast                           ; 1                    ; 1 / 2               ; 1 / 2               ; 1 / 2               ; 1 / 2               ; 1 / 4               ; 1 / 8               ; 1 / 8               ;
; DLLs                                ; 1                    ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 2               ; 1 / 2               ; 1 / 2               ;
; SERDES                              ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- RX                             ; 0                    ; 0 / 17              ; 0 / 21              ; 0 / 31              ; 0 / 31              ; 0 / 46              ; 0 / 92              ; 0 / 116             ;
;   -- TX                             ; 0                    ; 0 / 18              ; 0 / 19              ; 0 / 29              ; 0 / 29              ; 0 / 44              ; 0 / 88              ; 0 / 116             ;
; Configuration                       ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- CRC                            ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- ASMI                           ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- Remote Update                  ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- JTAG                           ; 1                    ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ;
+-------------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
*  Design contains one or more M512 blocks, which cannot be migrated to HardCopy devices.
**  Design contains one or more initialized RAM blocks, which cannot be migrated to HardCopy devices.



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /net/sj-itnas01b/vol/vol1/abg/home/home/users/holiu/Ethernet_Project/90/May20_32k32k_timing/May7_startfromFeb22_Working90Tse/NiosII_stratixII_2s60_RoHS_TSE_SGDMA.pin.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                                                          ; Usage                                                                                                                                                            ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Combinational ALUTs                                                               ; 10,316 / 48,352 ( 21 % )                                                                                                                                         ;
; Dedicated logic registers                                                         ; 9,094 / 48,352 ( 19 % )                                                                                                                                          ;
;                                                                                   ;                                                                                                                                                                  ;
; Combinational ALUT usage by number of inputs                                      ;                                                                                                                                                                  ;
;     -- 7 input functions                                                          ; 164                                                                                                                                                              ;
;     -- 6 input functions                                                          ; 2732                                                                                                                                                             ;
;     -- 5 input functions                                                          ; 2523                                                                                                                                                             ;
;     -- 4 input functions                                                          ; 1566                                                                                                                                                             ;
;     -- <=3 input functions                                                        ; 3331                                                                                                                                                             ;
;                                                                                   ;                                                                                                                                                                  ;
; Combinational ALUTs by mode                                                       ;                                                                                                                                                                  ;
;     -- normal mode                                                                ; 8783                                                                                                                                                             ;
;     -- extended LUT mode                                                          ; 164                                                                                                                                                              ;
;     -- arithmetic mode                                                            ; 1268                                                                                                                                                             ;
;     -- shared arithmetic mode                                                     ; 101                                                                                                                                                              ;
;                                                                                   ;                                                                                                                                                                  ;
; Logic utilization                                                                 ; 15,120 / 48,352 ( 31 % )                                                                                                                                         ;
;     -- Difficulty Clustering Design                                               ; Medium                                                                                                                                                           ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 14095                                                                                                                                                            ;
;         -- Combinational with no register                                         ; 5001                                                                                                                                                             ;
;         -- Register only                                                          ; 3779                                                                                                                                                             ;
;         -- Combinational with a register                                          ; 5315                                                                                                                                                             ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -1195                                                                                                                                                            ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 2220                                                                                                                                                             ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 155                                                                                                                                                              ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 1403                                                                                                                                                             ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 653                                                                                                                                                              ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 0                                                                                                                                                                ;
;         -- Unavailable due to LAB input limits                                    ; 0                                                                                                                                                                ;
;         -- Unavailable due to Virtual IOs                                         ; 9                                                                                                                                                                ;
;                                                                                   ;                                                                                                                                                                  ;
; Total registers*                                                                  ; 9,447 / 51,182 ( 18 % )                                                                                                                                          ;
;     -- Dedicated logic registers                                                  ; 9,094 / 48,352 ( 19 % )                                                                                                                                          ;
;     -- I/O registers                                                              ; 353 / 2,830 ( 12 % )                                                                                                                                             ;
;                                                                                   ;                                                                                                                                                                  ;
; ALMs:  partially or completely used                                               ; 8,621 / 24,176 ( 36 % )                                                                                                                                          ;
;                                                                                   ;                                                                                                                                                                  ;
; Total LABs:  partially or completely used                                         ; 1,198 / 3,022 ( 40 % )                                                                                                                                           ;
;                                                                                   ;                                                                                                                                                                  ;
; User inserted logic elements                                                      ; 0                                                                                                                                                                ;
; Virtual pins                                                                      ; 9                                                                                                                                                                ;
; I/O pins                                                                          ; 233 / 493 ( 47 % )                                                                                                                                               ;
;     -- Clock pins                                                                 ; 5 / 16 ( 31 % )                                                                                                                                                  ;
; Global signals                                                                    ; 16                                                                                                                                                               ;
; M512s                                                                             ; 10 / 329 ( 3 % )                                                                                                                                                 ;
; M4Ks                                                                              ; 127 / 255 ( 50 % )                                                                                                                                               ;
; M-RAMs                                                                            ; 2 / 2 ( 100 % )                                                                                                                                                  ;
; Total block memory bits                                                           ; 1,250,468 / 2,544,192 ( 49 % )                                                                                                                                   ;
; Total block memory implementation bits                                            ; 1,770,624 / 2,544,192 ( 70 % )                                                                                                                                   ;
; DSP block 9-bit elements                                                          ; 8 / 288 ( 3 % )                                                                                                                                                  ;
; PLLs                                                                              ; 3 / 6 ( 50 % )                                                                                                                                                   ;
; Global clocks                                                                     ; 16 / 16 ( 100 % )                                                                                                                                                ;
; Regional clocks                                                                   ; 0 / 32 ( 0 % )                                                                                                                                                   ;
; SERDES transmitters                                                               ; 0 / 84 ( 0 % )                                                                                                                                                   ;
; SERDES receivers                                                                  ; 0 / 84 ( 0 % )                                                                                                                                                   ;
; JTAGs                                                                             ; 1 / 1 ( 100 % )                                                                                                                                                  ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )                                                                                                                                                    ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )                                                                                                                                                    ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )                                                                                                                                                    ;
; Average interconnect usage (total/H/V)                                            ; 11% / 11% / 11%                                                                                                                                                  ;
; Peak interconnect usage (total/H/V)                                               ; 45% / 45% / 45%                                                                                                                                                  ;
; Maximum fan-out node                                                              ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl ;
; Maximum fan-out                                                                   ; 7117                                                                                                                                                             ;
; Highest non-global fan-out signal                                                 ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_mem_stall                                             ;
; Highest non-global fan-out                                                        ; 723                                                                                                                                                              ;
; Total fan-out                                                                     ; 84442                                                                                                                                                            ;
; Average fan-out                                                                   ; 3.99                                                                                                                                                             ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside block RAM or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk                          ; B13   ; 4        ; 44           ; 52           ; 3           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; clk_to_tse_pll               ; AC13  ; 7        ; 44           ; 0            ; 2           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; in_port_to_the_button_pio[0] ; P4    ; 5        ; 78           ; 31           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; in_port_to_the_button_pio[1] ; P5    ; 5        ; 78           ; 31           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; in_port_to_the_button_pio[2] ; N6    ; 5        ; 78           ; 30           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; in_port_to_the_button_pio[3] ; N7    ; 5        ; 78           ; 30           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_clk                   ; P2    ; 5        ; 78           ; 29           ; 3           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_col                   ; AB2   ; 6        ; 78           ; 16           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_crs                   ; AA1   ; 6        ; 78           ; 17           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_d[0]                  ; T2    ; 6        ; 78           ; 22           ; 0           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_d[1]                  ; U2    ; 6        ; 78           ; 21           ; 3           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_d[2]                  ; U1    ; 6        ; 78           ; 21           ; 0           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_d[3]                  ; V2    ; 6        ; 78           ; 20           ; 3           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_d[4]                  ; V1    ; 6        ; 78           ; 20           ; 0           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_d[5]                  ; W2    ; 6        ; 78           ; 19           ; 3           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_d[6]                  ; W1    ; 6        ; 78           ; 19           ; 0           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_d[7]                  ; Y2    ; 6        ; 78           ; 18           ; 3           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_dv                    ; AA2   ; 6        ; 78           ; 17           ; 3           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_rx_err                   ; Y1    ; 6        ; 78           ; 18           ; 0           ; 0                     ; 1                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; phy_tx_clk                   ; T3    ; 6        ; 78           ; 22           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reset_n                      ; AA15  ; 8        ; 28           ; 0            ; 3           ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; rxd_to_the_uart1             ; AD26  ; 1        ; 0            ; 10           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-------------+----------------------+------+
; Name                                           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination ; Location assigned by ; Load ;
+------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-------------+----------------------+------+
; ENET_ADS_N                                     ; AA22  ; 1        ; 0            ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ENET_AEN                                       ; AB25  ; 1        ; 0            ; 13           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_E_from_the_lcd_display                     ; M2    ; 5        ; 78           ; 30           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_RS_from_the_lcd_display                    ; L3    ; 5        ; 78           ; 31           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_RW_from_the_lcd_display                    ; M1    ; 5        ; 78           ; 30           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; PLD_CLKOUT                                     ; K7    ; 5        ; 78           ; 40           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; adsc_n_to_the_ext_ssram                        ; B16   ; 3        ; 23           ; 52           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; bw_n_to_the_ext_ssram[0]                       ; H23   ; 2        ; 0            ; 38           ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; bw_n_to_the_ext_ssram[1]                       ; J23   ; 2        ; 0            ; 37           ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; bw_n_to_the_ext_ssram[2]                       ; K24   ; 2        ; 0            ; 36           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; bw_n_to_the_ext_ssram[3]                       ; F16   ; 3        ; 26           ; 52           ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; bwe_n_to_the_ext_ssram                         ; F17   ; 3        ; 19           ; 52           ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; chipenable1_n_to_the_ext_ssram                 ; C16   ; 3        ; 23           ; 52           ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; clk_to_sdram[0]                                ; C3    ; 4        ; 73           ; 52           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I  ; 12mA             ; Off         ; User                 ; 2 pF ;
; clk_to_sdram_n[0]                              ; C4    ; 4        ; 73           ; 52           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I  ; 12mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[0]                                       ; B10   ; 4        ; 49           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[10]                                      ; F11   ; 4        ; 59           ; 52           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[11]                                      ; F10   ; 4        ; 64           ; 52           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[12]                                      ; F8    ; 4        ; 76           ; 52           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[1]                                       ; B9    ; 4        ; 55           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[2]                                       ; B8    ; 4        ; 62           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[3]                                       ; B6    ; 4        ; 67           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[4]                                       ; C5    ; 4        ; 72           ; 52           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[5]                                       ; E11   ; 4        ; 59           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[6]                                       ; E10   ; 4        ; 64           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[7]                                       ; E9    ; 4        ; 71           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[8]                                       ; E8    ; 4        ; 76           ; 52           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_a[9]                                       ; E7    ; 4        ; 76           ; 52           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_ba[0]                                      ; G10   ; 4        ; 60           ; 52           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_ba[1]                                      ; G11   ; 4        ; 54           ; 52           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_cas_n[0]                                   ; B3    ; 4        ; 73           ; 52           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_cke[0]                                     ; F13   ; 4        ; 46           ; 52           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_cs_n[0]                                    ; E12   ; 4        ; 54           ; 52           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_dm[0]                                      ; C10   ; 4        ; 50           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dm[1]                                      ; B7    ; 4        ; 63           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_ras_n[0]                                   ; A3    ; 4        ; 73           ; 52           ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ddr_we_n[0]                                    ; B4    ; 4        ; 72           ; 52           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 2 pF ;
; ext_flash_enet_bus_address[0]                  ; V25   ; 1        ; 0            ; 20           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[10]                 ; T21   ; 1        ; 0            ; 15           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[11]                 ; T20   ; 1        ; 0            ; 16           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[12]                 ; T19   ; 1        ; 0            ; 16           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[13]                 ; U22   ; 1        ; 0            ; 17           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[14]                 ; U21   ; 1        ; 0            ; 17           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[15]                 ; V22   ; 1        ; 0            ; 18           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[16]                 ; V21   ; 1        ; 0            ; 18           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[17]                 ; W22   ; 1        ; 0            ; 19           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[18]                 ; W21   ; 1        ; 0            ; 19           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[19]                 ; V24   ; 1        ; 0            ; 20           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[1]                  ; U26   ; 1        ; 0            ; 21           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[20]                 ; V23   ; 1        ; 0            ; 20           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[21]                 ; U24   ; 1        ; 0            ; 21           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[22]                 ; U23   ; 1        ; 0            ; 21           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[23]                 ; R24   ; 1        ; 0            ; 22           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[2]                  ; U25   ; 1        ; 0            ; 21           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[3]                  ; T25   ; 1        ; 0            ; 22           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[4]                  ; T24   ; 1        ; 0            ; 22           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[5]                  ; V20   ; 1        ; 0            ; 13           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[6]                  ; V19   ; 1        ; 0            ; 13           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[7]                  ; U20   ; 1        ; 0            ; 14           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[8]                  ; U19   ; 1        ; 0            ; 14           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_address[9]                  ; T22   ; 1        ; 0            ; 15           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[10]                      ; C17   ; 3        ; 23           ; 52           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[11]                      ; C18   ; 3        ; 16           ; 52           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[12]                      ; C19   ; 3        ; 16           ; 52           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[13]                      ; C20   ; 3        ; 11           ; 52           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[14]                      ; G26   ; 2        ; 0            ; 35           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[15]                      ; G25   ; 2        ; 0            ; 35           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[16]                      ; G24   ; 2        ; 0            ; 39           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[17]                      ; G23   ; 2        ; 0            ; 39           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[18]                      ; G21   ; 2        ; 0            ; 44           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[19]                      ; G20   ; 2        ; 0            ; 44           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[20]                      ; H26   ; 2        ; 0            ; 34           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[2]                       ; G16   ; 3        ; 24           ; 52           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[3]                       ; G17   ; 3        ; 17           ; 52           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[4]                       ; E26   ; 2        ; 0            ; 42           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[5]                       ; E25   ; 2        ; 0            ; 42           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[6]                       ; E24   ; 2        ; 0            ; 43           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[7]                       ; E23   ; 2        ; 0            ; 43           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[8]                       ; F26   ; 2        ; 0            ; 40           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_address[9]                       ; F25   ; 2        ; 0            ; 40           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_clk_from_the_cpu      ; R1    ; 6        ; 78           ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[0]  ; T4    ; 6        ; 78           ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[10] ; T6    ; 6        ; 78           ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[11] ; T7    ; 6        ; 78           ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[12] ; V5    ; 6        ; 78           ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[13] ; V6    ; 6        ; 78           ; 15           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[14] ; V7    ; 6        ; 78           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[15] ; V8    ; 6        ; 78           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[16] ; W5    ; 6        ; 78           ; 13           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[17] ; W6    ; 6        ; 78           ; 13           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[1]  ; T5    ; 6        ; 78           ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[2]  ; U3    ; 6        ; 78           ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[3]  ; U4    ; 6        ; 78           ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[4]  ; T8    ; 6        ; 78           ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[5]  ; T9    ; 6        ; 78           ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[6]  ; V3    ; 6        ; 78           ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[7]  ; V4    ; 6        ; 78           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[8]  ; U5    ; 6        ; 78           ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_offchip_trace_data_from_the_cpu[9]  ; U6    ; 6        ; 78           ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; jtag_debug_trigout_from_the_cpu                ; U7    ; 6        ; 78           ; 16           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; mdc                                            ; AD11  ; 7        ; 50           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio_n[0]                 ; W15   ; 8        ; 25           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio_n[1]                 ; V14   ; 8        ; 25           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio_n[2]                 ; AD17  ; 8        ; 23           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio_n[3]                 ; AA17  ; 8        ; 19           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio_n[4]                 ; V16   ; 8        ; 19           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio_n[5]                 ; AB17  ; 8        ; 17           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio_n[6]                 ; AD18  ; 8        ; 16           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio_n[7]                 ; V17   ; 8        ; 14           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[0]             ; N4    ; 5        ; 78           ; 32           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[10]            ; M3    ; 5        ; 78           ; 37           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[11]            ; L5    ; 5        ; 78           ; 38           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[12]            ; L4    ; 5        ; 78           ; 38           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[13]            ; K9    ; 5        ; 78           ; 39           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[14]            ; K8    ; 5        ; 78           ; 39           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[15]            ; L7    ; 5        ; 78           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[1]             ; M6    ; 5        ; 78           ; 33           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[2]             ; M5    ; 5        ; 78           ; 33           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[3]             ; M8    ; 5        ; 78           ; 34           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[4]             ; M7    ; 5        ; 78           ; 34           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[5]             ; L9    ; 5        ; 78           ; 35           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[6]             ; L8    ; 5        ; 78           ; 35           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[7]             ; N5    ; 5        ; 78           ; 32           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[8]             ; L6    ; 5        ; 78           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[9]             ; M4    ; 5        ; 78           ; 37           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; outputenable_n_to_the_ext_ssram                ; J26   ; 2        ; 0            ; 33           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_d[0]                                    ; AC2   ; 6        ; 78           ; 11           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_d[1]                                    ; AB4   ; 6        ; 78           ; 12           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_d[2]                                    ; AB3   ; 6        ; 78           ; 12           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_d[3]                                    ; AA4   ; 6        ; 78           ; 13           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_d[4]                                    ; AA3   ; 6        ; 78           ; 13           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_d[5]                                    ; Y4    ; 6        ; 78           ; 14           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_d[6]                                    ; Y3    ; 6        ; 78           ; 14           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_d[7]                                    ; W4    ; 6        ; 78           ; 15           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_en                                      ; AB1   ; 6        ; 78           ; 16           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; phy_tx_err                                     ; W3    ; 6        ; 78           ; 15           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; pll_c1_out                                     ; A12   ; 9        ; 45           ; 52           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; read_n_to_the_ext_flash                        ; H20   ; 2        ; 0            ; 45           ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; select_n_to_the_ext_flash                      ; H19   ; 2        ; 0            ; 45           ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ssram_adsp_n                                   ; J25   ; 2        ; 0            ; 33           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ssram_adv_n                                    ; J24   ; 2        ; 0            ; 37           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; txd_from_the_uart1                             ; AB23  ; 1        ; 0            ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; write_n_to_the_ext_flash                       ; V26   ; 1        ; 0            ; 20           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
+------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-------------+----------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+-----------------+------------------+-------------+----------------------+------+
; Name                                            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+-----------------+------------------+-------------+----------------------+------+
; LCD_data_to_and_from_the_lcd_display[0]         ; G6    ; 5        ; 78           ; 45           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[1]         ; G7    ; 5        ; 78           ; 45           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[2]         ; H5    ; 5        ; 78           ; 44           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[3]         ; H6    ; 5        ; 78           ; 44           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[4]         ; J5    ; 5        ; 78           ; 43           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[5]         ; J6    ; 5        ; 78           ; 43           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[6]         ; H7    ; 5        ; 78           ; 42           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[7]         ; H8    ; 5        ; 78           ; 42           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; bidir_port_to_and_from_the_reconfig_request_pio ; H16   ; 3        ; 21           ; 52           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ddr_dq[0]                                       ; D9    ; 4        ; 56           ; 52           ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[10]                                      ; D6    ; 4        ; 68           ; 52           ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[11]                                      ; A6    ; 4        ; 67           ; 52           ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[12]                                      ; A8    ; 4        ; 62           ; 52           ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[13]                                      ; A7    ; 4        ; 63           ; 52           ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[14]                                      ; C7    ; 4        ; 63           ; 52           ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[15]                                      ; D7    ; 4        ; 63           ; 52           ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[1]                                       ; D8    ; 4        ; 56           ; 52           ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[2]                                       ; C8    ; 4        ; 56           ; 52           ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[3]                                       ; A9    ; 4        ; 55           ; 52           ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[4]                                       ; B11   ; 4        ; 49           ; 52           ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[5]                                       ; C11   ; 4        ; 50           ; 52           ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[6]                                       ; A10   ; 4        ; 50           ; 52           ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[7]                                       ; D10   ; 4        ; 50           ; 52           ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[8]                                       ; A5    ; 4        ; 68           ; 52           ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dq[9]                                       ; B5    ; 4        ; 68           ; 52           ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dqs[0]                                      ; C9    ; 4        ; 56           ; 52           ; 0           ; 9                     ; 0                  ; no     ; yes            ; yes             ; yes                    ; yes           ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ddr_dqs[1]                                      ; C6    ; 4        ; 68           ; 52           ; 0           ; 9                     ; 0                  ; no     ; yes            ; yes             ; yes                    ; yes           ; no              ; no         ; no       ; Off          ; SSTL-2 Class II ; 24mA             ; Off         ; User                 ; 4 pF ;
; ext_flash_enet_bus_data[0]                      ; D15   ; 3        ; 33           ; 52           ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_data[1]                      ; G15   ; 3        ; 26           ; 52           ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_data[2]                      ; E19   ; 3        ; 2            ; 52           ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_data[3]                      ; D20   ; 3        ; 2            ; 52           ; 3           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_data[4]                      ; G19   ; 3        ; 2            ; 52           ; 1           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_data[5]                      ; D19   ; 3        ; 2            ; 52           ; 2           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_data[6]                      ; E20   ; 3        ; 1            ; 52           ; 0           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_flash_enet_bus_data[7]                      ; F20   ; 3        ; 1            ; 52           ; 3           ; 0                     ; 4                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[0]                           ; A17   ; 3        ; 23           ; 52           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[10]                          ; B22   ; 3        ; 5            ; 52           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[11]                          ; C21   ; 3        ; 11           ; 52           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[12]                          ; E18   ; 3        ; 7            ; 52           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[13]                          ; D18   ; 3        ; 6            ; 52           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[14]                          ; E17   ; 3        ; 14           ; 52           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[15]                          ; D17   ; 3        ; 25           ; 52           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[16]                          ; F23   ; 2        ; 0            ; 41           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[17]                          ; F22   ; 2        ; 0            ; 43           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[18]                          ; F21   ; 2        ; 0            ; 43           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[19]                          ; B23   ; 3        ; 5            ; 52           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[1]                           ; A18   ; 3        ; 21           ; 52           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[20]                          ; D25   ; 2        ; 0            ; 44           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[21]                          ; F24   ; 2        ; 0            ; 41           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[22]                          ; H21   ; 2        ; 0            ; 42           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[23]                          ; F19   ; 3        ; 1            ; 52           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[24]                          ; B21   ; 3        ; 9            ; 52           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[25]                          ; A21   ; 3        ; 11           ; 52           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[26]                          ; A22   ; 3        ; 9            ; 52           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[27]                          ; A24   ; 3        ; 5            ; 52           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[28]                          ; C26   ; 2        ; 0            ; 45           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[29]                          ; C25   ; 2        ; 0            ; 45           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[2]                           ; A19   ; 3        ; 16           ; 52           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[30]                          ; D24   ; 2        ; 0            ; 44           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[31]                          ; C23   ; 3        ; 3            ; 52           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[3]                           ; A20   ; 3        ; 15           ; 52           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[4]                           ; B17   ; 3        ; 21           ; 52           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[5]                           ; B18   ; 3        ; 16           ; 52           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[6]                           ; B19   ; 3        ; 15           ; 52           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[7]                           ; B20   ; 3        ; 11           ; 52           ; 0           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[8]                           ; B24   ; 3        ; 3            ; 52           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ssram_bus_data[9]                           ; C22   ; 3        ; 5            ; 52           ; 3           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
; mdio                                            ; W12   ; 7        ; 54           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL     ; 24mA             ; Off         ; User                 ; 0 pF ;
+-------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+-----------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 29 / 56 ( 52 % ) ; 3.3V          ; --           ;
; 2        ; 30 / 68 ( 44 % ) ; 3.3V          ; --           ;
; 3        ; 45 / 63 ( 71 % ) ; 3.3V          ; --           ;
; 4        ; 43 / 56 ( 77 % ) ; 2.5V          ; 1.25V        ;
; 5        ; 33 / 68 ( 49 % ) ; 3.3V          ; --           ;
; 6        ; 43 / 56 ( 77 % ) ; 3.3V          ; --           ;
; 7        ; 3 / 54 ( 6 % )   ; 3.3V          ; --           ;
; 8        ; 9 / 56 ( 16 % )  ; 3.3V          ; --           ;
; 9        ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ;
; 10       ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                 ;
+----------+------------+----------+-------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                  ; Dir.   ; I/O Standard    ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; A3       ; 559        ; 4        ; ddr_ras_n[0]                                    ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ;            ; 4        ; VCCIO4                                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; A5       ; 575        ; 4        ; ddr_dq[8]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 579        ; 4        ; ddr_dq[11]                                      ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 591        ; 4        ; ddr_dq[13]                                      ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 595        ; 4        ; ddr_dq[12]                                      ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 611        ; 4        ; ddr_dq[3]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 622        ; 4        ; ddr_dq[6]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ;            ; 4        ; VCCIO4                                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; A12      ; 635        ; 9        ; pll_c1_out                                      ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; A14      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; A15      ; 641        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ;            ; 3        ; VCCIO3                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 670        ; 3        ; ext_ssram_bus_data[0]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 675        ; 3        ; ext_ssram_bus_data[1]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 687        ; 3        ; ext_ssram_bus_data[2]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 691        ; 3        ; ext_ssram_bus_data[3]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 703        ; 3        ; ext_ssram_bus_data[25]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; A22      ; 707        ; 3        ; ext_ssram_bus_data[26]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; A23      ;            ; 3        ; VCCIO3                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; A24      ; 720        ; 3        ; ext_ssram_bus_data[27]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; A25      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 431        ; 6        ; phy_rx_crs                                      ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA2      ; 429        ; 6        ; phy_rx_dv                                       ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA3      ; 415        ; 6        ; phy_tx_d[4]                                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 413        ; 6        ; phy_tx_d[3]                                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA5      ; 406        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 404        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AA8      ; 357        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ;            ; 7        ; VREFB7                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 329        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 311        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 299        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AA14     ; 258        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 257        ; 8        ; reset_n                                         ; input  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 245        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 233        ; 8        ; out_port_from_the_led_pio_n[3]                  ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ; 8        ; VREFB8                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 186        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 180        ; 8        ; ^nCONFIG                                        ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 135        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA22     ; 133        ; 1        ; ENET_ADS_N                                      ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA23     ; 118        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 116        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 114        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 112        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 427        ; 6        ; phy_tx_en                                       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 425        ; 6        ; phy_rx_col                                      ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 411        ; 6        ; phy_tx_d[2]                                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 409        ; 6        ; phy_tx_d[1]                                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB5      ; 367        ; 7        ; ^nCEO                                           ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; AB6      ; 365        ; 7        ; PLL_ENA                                         ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 361        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 359        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 356        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 358        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 327        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 315        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 274        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 268        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 259        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 263        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 229        ; 8        ; out_port_from_the_led_pio_n[5]                  ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 213        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 197        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 185        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 179        ; 8        ; altera_reserved_ntrst                           ; input  ; 3.3-V LVTTL     ;         ; --         ; N               ; no       ; Off          ;
; AB22     ; 177        ; 8        ; altera_reserved_tck                             ; input  ; 3.3-V LVTTL     ;         ; --         ; N               ; no       ; Off          ;
; AB23     ; 134        ; 1        ; txd_from_the_uart1                              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 132        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 130        ; 1        ; ENET_AEN                                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 128        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ;            ; 6        ; VCCIO6                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; AC2      ; 407        ; 6        ; phy_tx_d[0]                                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 405        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ; 6        ; VREFB6                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; AC5      ;            ; 7        ; VREFB7                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; AC6      ; 336        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 320        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC8      ; 306        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 305        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 288        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ;            ; 7        ; VREFB7                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; AC12     ; 281        ; 10       ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC13     ; 272        ; 7        ; clk_to_tse_pll                                  ; input  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC14     ; 270        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 260        ; 12       ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ;            ; 8        ; VREFB8                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 217        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 201        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 181        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 187        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 184        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ;            ; 8        ; VREFB8                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; AC23     ;            ; 1        ; VREFB1                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 138        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC25     ; 136        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ;            ; 1        ; VCCIO1                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD1      ; 403        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD2      ; 401        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 352        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD4      ; 354        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 349        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 339        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 322        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 304        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ; 307        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD10     ; 291        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 289        ; 7        ; mdc                                             ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD12     ; 280        ; 10       ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 278        ; 10       ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD14     ; 275        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD15     ; 267        ; 12       ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 241        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 240        ; 8        ; out_port_from_the_led_pio_n[2]                  ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD18     ; 226        ; 8        ; out_port_from_the_led_pio_n[6]                  ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD19     ; 224        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ; 210        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD21     ; 208        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 193        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 191        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 178        ; 8        ; altera_reserved_tms                             ; input  ; 3.3-V LVTTL     ;         ; --         ; N               ; no       ; Off          ;
; AD25     ; 142        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ; 140        ; 1        ; rxd_to_the_uart1                                ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 366        ; 7        ; ^nIO_PULLUP                                     ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; AE3      ; 355        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE4      ; 351        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 338        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 335        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 323        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 319        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 303        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 287        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 285        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 279        ; 10       ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 276        ; 10       ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 273        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE15     ; 269        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 243        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 239        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 227        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 223        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 211        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 207        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 194        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 195        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 189        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AE25     ; 176        ; 8        ; altera_reserved_tdi                             ; input  ; 3.3-V LVTTL     ;         ; --         ; N               ; no       ; Off          ;
; AE26     ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AF3      ; 353        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF4      ;            ; 7        ; VCCIO7                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF5      ; 337        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 333        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 321        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 317        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 301        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 290        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 7        ; VCCIO7                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ; 277        ; 10       ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF13     ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AF14     ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AF15     ; 271        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF16     ;            ; 8        ; VCCIO8                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 242        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 237        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 225        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 221        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 209        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 205        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ;            ; 8        ; VCCIO8                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF24     ; 192        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; AF25     ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B2       ; 546        ; 4        ; ^MSEL1                                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; B3       ; 557        ; 4        ; ddr_cas_n[0]                                    ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 561        ; 4        ; ddr_we_n[0]                                     ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 574        ; 4        ; ddr_dq[9]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 577        ; 4        ; ddr_a[3]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 589        ; 4        ; ddr_dm[1]                                       ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 593        ; 4        ; ddr_a[2]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 609        ; 4        ; ddr_a[1]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 625        ; 4        ; ddr_a[0]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 627        ; 4        ; ddr_dq[4]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 633        ; 9        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 639        ; 4        ; clk                                             ; input  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 640        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 643        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 669        ; 3        ; adsc_n_to_the_ext_ssram                         ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 673        ; 3        ; ext_ssram_bus_data[4]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 685        ; 3        ; ext_ssram_bus_data[5]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 689        ; 3        ; ext_ssram_bus_data[6]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 701        ; 3        ; ext_ssram_bus_data[7]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B21      ; 705        ; 3        ; ext_ssram_bus_data[24]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B22      ; 718        ; 3        ; ext_ssram_bus_data[10]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B23      ; 717        ; 3        ; ext_ssram_bus_data[19]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B24      ; 723        ; 3        ; ext_ssram_bus_data[8]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; B25      ; 736        ; 3        ; ^CONF_DONE                                      ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; B26      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C1       ; 523        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 521        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 560        ; 4        ; clk_to_sdram[0]                                 ; output ; SSTL-2 Class I  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 558        ; 4        ; clk_to_sdram_n[0]                               ; output ; SSTL-2 Class I  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 563        ; 4        ; ddr_a[4]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 573        ; 4        ; ddr_dqs[1]                                      ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 590        ; 4        ; ddr_dq[14]                                      ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 608        ; 4        ; ddr_dq[2]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 605        ; 4        ; ddr_dqs[0]                                      ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 621        ; 4        ; ddr_dm[0]                                       ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 623        ; 4        ; ddr_dq[5]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 632        ; 9        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 637        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 638        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 642        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 671        ; 3        ; chipenable1_n_to_the_ext_ssram                  ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 672        ; 3        ; ext_ssram_bus_address[10]                       ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 686        ; 3        ; ext_ssram_bus_address[11]                       ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 688        ; 3        ; ext_ssram_bus_address[12]                       ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 702        ; 3        ; ext_ssram_bus_address[13]                       ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; C21      ; 704        ; 3        ; ext_ssram_bus_data[11]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; C22      ; 719        ; 3        ; ext_ssram_bus_data[9]                           ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; C23      ; 721        ; 3        ; ext_ssram_bus_data[31]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; C24      ; 734        ; 3        ; ^DCLK                                           ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; C25      ; 22         ; 2        ; ext_ssram_bus_data[29]                          ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C26      ; 20         ; 2        ; ext_ssram_bus_data[28]                          ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ;            ; 5        ; VCCIO5                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; D2       ; 519        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 517        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ;            ; 5        ; VREFB5                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; D5       ;            ; 4        ; VREFB4                                          ; power  ;                 ; 1.25V   ; --         ;                 ; --       ; --           ;
; D6       ; 576        ; 4        ; ddr_dq[10]                                      ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ; 592        ; 4        ; ddr_dq[15]                                      ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; D8       ; 606        ; 4        ; ddr_dq[1]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 607        ; 4        ; ddr_dq[0]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 624        ; 4        ; ddr_dq[7]                                       ; bidir  ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ;            ; 4        ; VREFB4                                          ; power  ;                 ; 1.25V   ; --         ;                 ; --       ; --           ;
; D12      ; 631        ; 9        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 636        ; 9        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; D14      ; 647        ; 11       ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 644        ; 3        ; ext_flash_enet_bus_data[0]                      ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ; 3        ; VREFB3                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; D17      ; 661        ; 3        ; ext_ssram_bus_data[15]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 715        ; 3        ; ext_ssram_bus_data[13]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; D19      ; 728        ; 3        ; ext_flash_enet_bus_data[5]                      ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 727        ; 3        ; ext_flash_enet_bus_data[3]                      ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; D21      ; 732        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 3        ; VREFB3                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; D23      ;            ; 2        ; VREFB2                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; D24      ; 26         ; 2        ; ext_ssram_bus_data[30]                          ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D25      ; 24         ; 2        ; ext_ssram_bus_data[20]                          ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D26      ;            ; 2        ; VCCIO2                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; E1       ; 515        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 513        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 511        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 509        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; TEMPDIODEp                                      ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; E6       ; 547        ; 4        ; ^MSEL2                                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; E7       ; 554        ; 4        ; ddr_a[9]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 556        ; 4        ; ddr_a[8]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 565        ; 4        ; ddr_a[7]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 585        ; 4        ; ddr_a[6]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 601        ; 4        ; ddr_a[5]                                        ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 613        ; 4        ; ddr_cs_n[0]                                     ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 634        ; 9        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; E14      ; 657        ; 3        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP        ; input  ; 3.3-V LVTTL     ;         ; Column I/O ; N               ; no       ; On           ;
; E15      ; 653        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ; 658        ; 3        ; ~DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP       ; input  ; 3.3-V LVTTL     ;         ; Column I/O ; N               ; no       ; On           ;
; E17      ; 693        ; 3        ; ext_ssram_bus_data[14]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 711        ; 3        ; ext_ssram_bus_data[12]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 725        ; 3        ; ext_flash_enet_bus_data[2]                      ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ; 729        ; 3        ; ext_flash_enet_bus_data[6]                      ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; E21      ; 733        ; 3        ; ^nSTATUS                                        ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; E22      ; 735        ; 3        ; ^nCE                                            ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; E23      ; 30         ; 2        ; ext_ssram_bus_address[7]                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E24      ; 28         ; 2        ; ext_ssram_bus_address[6]                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E25      ; 34         ; 2        ; ext_ssram_bus_address[5]                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E26      ; 32         ; 2        ; ext_ssram_bus_address[4]                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 507        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 505        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 503        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 501        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ;          ; TEMPDIODEn                                      ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; F6       ; 544        ; 4        ; altera_reserved_tdo                             ; output ; 2.5 V           ;         ; --         ; N               ; no       ; Off          ;
; F7       ; 545        ; 4        ; ^MSEL3                                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; F8       ; 555        ; 4        ; ddr_a[12]                                       ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ;            ; 4        ; VREFB4                                          ; power  ;                 ; 1.25V   ; --         ;                 ; --       ; --           ;
; F10      ; 587        ; 4        ; ddr_a[11]                                       ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 603        ; 4        ; ddr_a[10]                                       ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 617        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 630        ; 4        ; ddr_cke[0]                                      ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 654        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 655        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 659        ; 3        ; bw_n_to_the_ext_ssram[3]                        ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; F17      ; 679        ; 3        ; bwe_n_to_the_ext_ssram                          ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; F18      ;            ; 3        ; VREFB3                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; F19      ; 730        ; 3        ; ext_ssram_bus_data[23]                          ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ; 731        ; 3        ; ext_flash_enet_bus_data[7]                      ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; F21      ; 31         ; 2        ; ext_ssram_bus_data[18]                          ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 29         ; 2        ; ext_ssram_bus_data[17]                          ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F23      ; 38         ; 2        ; ext_ssram_bus_data[16]                          ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F24      ; 36         ; 2        ; ext_ssram_bus_data[21]                          ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F25      ; 42         ; 2        ; ext_ssram_bus_address[9]                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F26      ; 40         ; 2        ; ext_ssram_bus_address[8]                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 487        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 485        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 499        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 497        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ;            ; 5        ; VREFB5                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; G6       ; 522        ; 5        ; LCD_data_to_and_from_the_lcd_display[0]         ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ; 520        ; 5        ; LCD_data_to_and_from_the_lcd_display[1]         ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G8       ; 548        ; 4        ; ^MSEL0                                          ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; G9       ; 571        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 599        ; 4        ; ddr_ba[0]                                       ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 615        ; 4        ; ddr_ba[1]                                       ; output ; SSTL-2 Class II ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ;            ;          ; VCCA_PLL5                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G14      ; 656        ; 3        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP        ; input  ; 3.3-V LVTTL     ;         ; Column I/O ; N               ; no       ; On           ;
; G15      ; 660        ; 3        ; ext_flash_enet_bus_data[1]                      ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 665        ; 3        ; ext_ssram_bus_address[2]                        ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 683        ; 3        ; ext_ssram_bus_address[3]                        ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 697        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ; 726        ; 3        ; ext_flash_enet_bus_data[4]                      ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 27         ; 2        ; ext_ssram_bus_address[19]                       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G21      ; 25         ; 2        ; ext_ssram_bus_address[18]                       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ;            ; 2        ; VREFB2                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; G23      ; 46         ; 2        ; ext_ssram_bus_address[17]                       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G24      ; 44         ; 2        ; ext_ssram_bus_address[16]                       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G25      ; 62         ; 2        ; ext_ssram_bus_address[15]                       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G26      ; 60         ; 2        ; ext_ssram_bus_address[14]                       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 483        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 481        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 495        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 493        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 518        ; 5        ; LCD_data_to_and_from_the_lcd_display[2]         ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 516        ; 5        ; LCD_data_to_and_from_the_lcd_display[3]         ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 510        ; 5        ; LCD_data_to_and_from_the_lcd_display[6]         ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ; 508        ; 5        ; LCD_data_to_and_from_the_lcd_display[7]         ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H9       ; 568        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 583        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 616        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ;            ; 9        ; VCC_PLL5_OUT                                    ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GNDA_PLL5                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; VCCD_PLL5                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H15      ; 662        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 676        ; 3        ; bidir_port_to_and_from_the_reconfig_request_pio ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 684        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ; 708        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; H19      ; 23         ; 2        ; select_n_to_the_ext_flash                       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 21         ; 2        ; read_n_to_the_ext_flash                         ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H21      ; 35         ; 2        ; ext_ssram_bus_data[22]                          ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 33         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; H23      ; 50         ; 2        ; bw_n_to_the_ext_ssram[0]                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H24      ; 48         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 66         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 64         ; 2        ; ext_ssram_bus_address[20]                       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 475        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 473        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 491        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 489        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 514        ; 5        ; LCD_data_to_and_from_the_lcd_display[4]         ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 512        ; 5        ; LCD_data_to_and_from_the_lcd_display[5]         ; bidir  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 506        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 504        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 552        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 578        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ; 598        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ;            ; 4        ; VCCPD4                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GNDA_PLL5                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J14      ; 650        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 667        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; J16      ;            ; 3        ; VCCPD3                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 694        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 712        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ; 43         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 41         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 39         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 37         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; J23      ; 54         ; 2        ; bw_n_to_the_ext_ssram[1]                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J24      ; 52         ; 2        ; ssram_adv_n                                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J25      ; 70         ; 2        ; ssram_adsp_n                                    ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J26      ; 68         ; 2        ; outputenable_n_to_the_ext_ssram                 ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 471        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 469        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 479        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 477        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ;            ; 5        ; VREFB5                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; K6       ; 502        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 500        ; 5        ; PLD_CLKOUT                                      ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K8       ; 498        ; 5        ; out_port_from_the_seven_seg_pio[14]             ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K9       ; 496        ; 5        ; out_port_from_the_seven_seg_pio[13]             ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K10      ; 566        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ; 582        ; 4        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; K12      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; 4        ; VCCIO4                                          ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ; 3        ; VCCIO3                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; K16      ; 680        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 700        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 724        ; 3        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; K19      ; 51         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ; 49         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K21      ; 47         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 45         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 58         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 56         ; 2        ; bw_n_to_the_ext_ssram[2]                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K25      ; 78         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 76         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 5        ; VCCIO5                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 467        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 465        ; 5        ; LCD_RS_from_the_lcd_display                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 494        ; 5        ; out_port_from_the_seven_seg_pio[12]             ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ; 492        ; 5        ; out_port_from_the_seven_seg_pio[11]             ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L6       ; 486        ; 5        ; out_port_from_the_seven_seg_pio[8]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 484        ; 5        ; out_port_from_the_seven_seg_pio[15]             ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 482        ; 5        ; out_port_from_the_seven_seg_pio[6]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ; 480        ; 5        ; out_port_from_the_seven_seg_pio[5]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L10      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L18      ; 63         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 61         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 59         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 57         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ; 55         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L23      ; 53         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L24      ; 74         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 72         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 2        ; VCCIO2                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ; 463        ; 5        ; LCD_RW_from_the_lcd_display                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 461        ; 5        ; LCD_E_from_the_lcd_display                      ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 490        ; 5        ; out_port_from_the_seven_seg_pio[10]             ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 488        ; 5        ; out_port_from_the_seven_seg_pio[9]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 474        ; 5        ; out_port_from_the_seven_seg_pio[2]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 472        ; 5        ; out_port_from_the_seven_seg_pio[1]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M7       ; 478        ; 5        ; out_port_from_the_seven_seg_pio[4]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M8       ; 476        ; 5        ; out_port_from_the_seven_seg_pio[3]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ;            ; 5        ; VCCPD5                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 2        ; VCCIO2                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 2        ; VCCPD2                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 83         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 81         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 71         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 69         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 67         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 65         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 82         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ; 80         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N2       ; 456        ; 5        ; GND+                                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N3       ; 458        ; 5        ; GND+                                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N4       ; 470        ; 5        ; out_port_from_the_seven_seg_pio[0]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ; 468        ; 5        ; out_port_from_the_seven_seg_pio[7]              ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N6       ; 462        ; 5        ; in_port_to_the_button_pio[2]                    ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N7       ; 460        ; 5        ; in_port_to_the_button_pio[3]                    ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N8       ;            ;          ; GNDA_PLL4                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; GNDA_PLL4                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ; 5        ; VCCIO5                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GNDA_PLL1                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N19      ; 79         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; N20      ; 77         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ; 75         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 73         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; N23      ;            ; 2        ; VREFB2                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; N24      ; 85         ; 2        ; GND+                                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N25      ; 87         ; 2        ; GND+                                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P2       ; 457        ; 5        ; phy_rx_clk                                      ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 459        ; 5        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 466        ; 5        ; in_port_to_the_button_pio[0]                    ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 464        ; 5        ; in_port_to_the_button_pio[1]                    ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P6       ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ;          ; VCCD_PLL3                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; VCCA_PLL4                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCD_PLL4                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ; 1        ; VCCIO1                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GNDA_PLL1                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCD_PLL1                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; VCCD_PLL2                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; VCCA_PLL1                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P22      ; 91         ; 1        ; GND+                                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; P23      ; 89         ; 1        ; GND+                                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; P24      ; 84         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 86         ; 2        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; P26      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R1       ; 455        ; 6        ; jtag_debug_offchip_trace_clk_from_the_cpu       ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 453        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 454        ; 6        ; GND+                                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; R4       ; 452        ; 6        ; GND+                                            ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; R5       ;            ; 6        ; VREFB6                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; R6       ;            ;          ; VCCA_PLL3                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; GNDA_PLL3                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ;          ; GNDA_PLL3                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ; 6        ; VCCPD6                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ; 6        ; VCCIO6                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ; 1        ; VCCPD1                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GNDA_PLL2                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; GNDA_PLL2                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R21      ;            ;          ; VCCA_PLL2                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; R22      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R23      ; 95         ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; R24      ; 93         ; 1        ; ext_flash_enet_bus_address[23]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 90         ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ; 88         ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 6        ; VCCIO6                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 451        ; 6        ; phy_rx_d[0]                                     ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 449        ; 6        ; phy_tx_clk                                      ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 450        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[0]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ; 448        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[1]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ; 430        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[10]  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T7       ; 428        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[11]  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 442        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[4]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T9       ; 440        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[5]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T10      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; T19      ; 119        ; 1        ; ext_flash_enet_bus_address[12]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 117        ; 1        ; ext_flash_enet_bus_address[11]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 123        ; 1        ; ext_flash_enet_bus_address[10]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 121        ; 1        ; ext_flash_enet_bus_address[9]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T23      ;            ; 1        ; VREFB1                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; T24      ; 94         ; 1        ; ext_flash_enet_bus_address[4]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T25      ; 92         ; 1        ; ext_flash_enet_bus_address[3]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T26      ;            ; 1        ; VCCIO1                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 447        ; 6        ; phy_rx_d[2]                                     ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 445        ; 6        ; phy_rx_d[1]                                     ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 446        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[2]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 444        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[3]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 434        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[8]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 432        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[9]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 426        ; 6        ; jtag_debug_trigout_from_the_cpu                 ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ; 424        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; U9       ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ; 7        ; VCCIO7                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 8        ; VCCIO8                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                             ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ; 127        ; 1        ; ext_flash_enet_bus_address[8]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 125        ; 1        ; ext_flash_enet_bus_address[7]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 115        ; 1        ; ext_flash_enet_bus_address[14]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 113        ; 1        ; ext_flash_enet_bus_address[13]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U23      ; 99         ; 1        ; ext_flash_enet_bus_address[22]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 97         ; 1        ; ext_flash_enet_bus_address[21]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 98         ; 1        ; ext_flash_enet_bus_address[2]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U26      ; 96         ; 1        ; ext_flash_enet_bus_address[1]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 443        ; 6        ; phy_rx_d[4]                                     ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 441        ; 6        ; phy_rx_d[3]                                     ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 438        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[6]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 436        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[7]   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 422        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[12]  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 420        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[13]  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 418        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[14]  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ; 416        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[15]  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                          ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ; 362        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ;            ; 7        ; VCCPD7                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; V12      ; 309        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; V13      ;            ; 10       ; VCC_PLL6_OUT                                    ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 248        ; 8        ; out_port_from_the_led_pio_n[1]                  ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ;            ; 8        ; VCCPD8                                          ; power  ;                 ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ; 232        ; 8        ; out_port_from_the_led_pio_n[4]                  ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 216        ; 8        ; out_port_from_the_led_pio_n[7]                  ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 196        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ; 131        ; 1        ; ext_flash_enet_bus_address[6]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V20      ; 129        ; 1        ; ext_flash_enet_bus_address[5]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 111        ; 1        ; ext_flash_enet_bus_address[16]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 109        ; 1        ; ext_flash_enet_bus_address[15]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V23      ; 103        ; 1        ; ext_flash_enet_bus_address[20]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V24      ; 101        ; 1        ; ext_flash_enet_bus_address[19]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V25      ; 102        ; 1        ; ext_flash_enet_bus_address[0]                   ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V26      ; 100        ; 1        ; write_n_to_the_ext_flash                        ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 439        ; 6        ; phy_rx_d[6]                                     ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 437        ; 6        ; phy_rx_d[5]                                     ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 423        ; 6        ; phy_tx_err                                      ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 421        ; 6        ; phy_tx_d[7]                                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ; 414        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[16]  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W6       ; 412        ; 6        ; jtag_debug_offchip_trace_data_from_the_cpu[17]  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W7       ; 410        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; W8       ; 408        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; W9       ; 346        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ; 344        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 314        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 296        ; 7        ; mdio                                            ; bidir  ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ;            ;          ; GNDA_PLL6                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GNDA_PLL6                                       ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; W15      ; 249        ; 8        ; out_port_from_the_led_pio_n[0]                  ; output ; 3.3-V LVTTL     ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ; 238        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 220        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ; 200        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; W19      ; 143        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 141        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ; 107        ; 1        ; ext_flash_enet_bus_address[18]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 105        ; 1        ; ext_flash_enet_bus_address[17]                  ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W23      ; 126        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 124        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 106        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 104        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 435        ; 6        ; phy_rx_err                                      ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ; 433        ; 6        ; phy_rx_d[7]                                     ; input  ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 419        ; 6        ; phy_tx_d[6]                                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 417        ; 6        ; phy_tx_d[5]                                     ; output ; 3.3-V LVTTL     ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ;            ; 6        ; VREFB6                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 402        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y7       ; 400        ; 6        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y8       ; 364        ; 7        ; ^PORSEL                                         ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 330        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 326        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 298        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 293        ; 7        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ;            ;          ; VCCA_PLL6                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y14      ;            ;          ; VCCD_PLL6                                       ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y15      ; 256        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 254        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 230        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 206        ; 8        ; RESERVED_INPUT                                  ;        ;                 ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ; 182        ; 8        ; ^VCCSEL                                         ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; Y20      ; 139        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 137        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ;            ; 1        ; VREFB1                                          ; power  ;                 ;         ; --         ;                 ; --       ; --           ;
; Y23      ; 122        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 120        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 110        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 108        ; 1        ; RESERVED_INPUT                                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+-------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                             ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|pll ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|pll ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|pll ;
+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                     ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|the_pll|the_pll|altpll_component|pll                                                                ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|the_cpu|the_cpu_nios2_oci|the_cpu_ext_trace_pll_module|cpu_nios2_oci_altclklock|pll|pll                                                                                                        ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|the_tse_pll|the_pll|altpll_component|pll                                                                        ;
; PLL type                         ; Enhanced                                                                                                                                               ; Fast                                                                                                                                                                                                                                              ; Enhanced                                                                                                                                                           ;
; PLL mode                         ; Normal                                                                                                                                                 ; Normal                                                                                                                                                                                                                                            ; Normal                                                                                                                                                             ;
; Feedback source                  ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Compensate clock                 ; clock0                                                                                                                                                 ; clock1                                                                                                                                                                                                                                            ; clock0                                                                                                                                                             ;
; Compensated input/output pins    ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Switchover type                  ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Switchover on loss of clock      ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Switchover counter               ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Self reset on gated loss of lock ; Off                                                                                                                                                    ; Off                                                                                                                                                                                                                                               ; Off                                                                                                                                                                ;
; Gate lock counter                ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Input frequency 0                ; 50.0 MHz                                                                                                                                               ; 150.02 MHz                                                                                                                                                                                                                                        ; 50.0 MHz                                                                                                                                                           ;
; Input frequency 1                ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Nominal PFD frequency            ; 50.0 MHz                                                                                                                                               ; 150.0 MHz                                                                                                                                                                                                                                         ; 50.0 MHz                                                                                                                                                           ;
; Nominal VCO frequency            ; 599.9 MHz                                                                                                                                              ; 599.9 MHz                                                                                                                                                                                                                                         ; 750.2 MHz                                                                                                                                                          ;
; VCO post scale                   ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; VCO multiply                     ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; VCO divide                       ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Freq min lock                    ; 48.32 MHz                                                                                                                                              ; 95.44 MHz                                                                                                                                                                                                                                         ; 46.32 MHz                                                                                                                                                          ;
; Freq max lock                    ; 86.72 MHz                                                                                                                                              ; 260.69 MHz                                                                                                                                                                                                                                        ; 69.37 MHz                                                                                                                                                          ;
; M VCO Tap                        ; 0                                                                                                                                                      ; 0                                                                                                                                                                                                                                                 ; 0                                                                                                                                                                  ;
; M Initial                        ; 2                                                                                                                                                      ; 1                                                                                                                                                                                                                                                 ; 1                                                                                                                                                                  ;
; M value                          ; 12                                                                                                                                                     ; 4                                                                                                                                                                                                                                                 ; 15                                                                                                                                                                 ;
; N value                          ; 1                                                                                                                                                      ; 1                                                                                                                                                                                                                                                 ; 1                                                                                                                                                                  ;
; M2 value                         ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; N2 value                         ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; SS counter                       ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Downspread                       ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Spread frequency                 ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Charge pump current              ; 110 uA                                                                                                                                                 ; 72 uA                                                                                                                                                                                                                                             ; 131 uA                                                                                                                                                             ;
; Loop filter resistance           ; 1.000000 KOhm                                                                                                                                          ; 1.000000 KOhm                                                                                                                                                                                                                                     ; 1.000000 KOhm                                                                                                                                                      ;
; Loop filter capacitance          ; 5 pF                                                                                                                                                   ; 2 pF                                                                                                                                                                                                                                              ; 5 pF                                                                                                                                                               ;
; Bandwidth                        ; 3.39 MHz (2.69 MHz to 6.04 MHz)                                                                                                                        ; 6.76 MHz (5.44 MHz to 11.93 MHz)                                                                                                                                                                                                                  ; 3.23 MHz (2.52 MHz to 5.79 MHz)                                                                                                                                    ;
; Real time reconfigurable         ; Off                                                                                                                                                    ; Off                                                                                                                                                                                                                                               ; Off                                                                                                                                                                ;
; Scan chain MIF file              ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Preserve PLL counter order       ; Off                                                                                                                                                    ; Off                                                                                                                                                                                                                                               ; Off                                                                                                                                                                ;
; PLL location                     ; PLL_5                                                                                                                                                  ; PLL_2                                                                                                                                                                                                                                             ; PLL_6                                                                                                                                                              ;
; Inclk0 signal                    ; clk                                                                                                                                                    ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0                                                                                          ; clk_to_tse_pll                                                                                                                                                     ;
; Inclk1 signal                    ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
; Inclk0 signal type               ; Dedicated Pin                                                                                                                                          ; Global Clock                                                                                                                                                                                                                                      ; Dedicated Pin                                                                                                                                                      ;
; Inclk1 signal type               ; --                                                                                                                                                     ; --                                                                                                                                                                                                                                                ; --                                                                                                                                                                 ;
+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0                                                                                            ; clock0       ; 3    ; 1   ; 150.0 MHz        ; 0 (0 ps)       ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 2       ; 0       ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|the_pll|the_pll|altpll_component|pll|clk[0]                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1                                                                                            ; clock1       ; 3    ; 1   ; 150.0 MHz        ; 34 (625 ps)    ; 50/50      ; C2      ; 4             ; 2/2 Even   ; --            ; 2       ; 3       ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|the_pll|the_pll|altpll_component|pll|clk[1]                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2                                                                                            ; clock2       ; 3    ; 1   ; 150.0 MHz        ; -90 (-1667 ps) ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|the_pll|the_pll|altpll_component|pll|clk[2]                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1 ; clock1       ; 2    ; 1   ; 300.04 MHz       ; 0 (0 ps)       ; 50/50      ; C0      ; 2             ; 1/1 Even   ; --            ; 1       ; 0       ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|the_cpu|the_cpu_nios2_oci|the_cpu_ext_trace_pll_module|cpu_nios2_oci_altclklock|pll|pll|clk[1] ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|_clk0                                                                                ; clock0       ; 5    ; 2   ; 125.0 MHz        ; 0 (0 ps)       ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|the_tse_pll|the_pll|altpll_component|pll|clk[0]                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+----------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+-------------------------+---------------+
; DLL                                                          ; Location       ; Input Frequency ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ; Delay Buffers in Loop ; Delay Buffer Mode ; Offset Control Out Mode ; Static Offset ;
+--------------------------------------------------------------+----------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+-------------------------+---------------+
; ddr_sdram_0_auk_ddr_dll:ddr_sdram_0_auk_ddr_dll_instance|dll ; DLL_X48_Y52_N0 ; 149.99 MHz      ; Fast Lock            ; 256                     ; normal                 ; 12                    ; low               ; dynamic_addnsub         ; N/A           ;
+--------------------------------------------------------------+----------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+-------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DQS Summary                                                                                                                                                                                                                                                                                       ;
+------------+-----------------+----------+------------+------------+----------------+-----------------+--------------------------------------------------------------+----------------------------+---------------+-------------------+----------------+-----------------+-------------+-----------+
; DQS        ; Associated DQSn ; Location ; X Location ; Y Location ; DQS Bus        ; Input Frequency ; Associated DLL                                               ; DLL-Controlled Phase Shift ; Delay Buffers ; Delay Buffer Mode ; Offset Control ; Control Latches ; Edge Detect ; Gated DQS ;
+------------+-----------------+----------+------------+------------+----------------+-----------------+--------------------------------------------------------------+----------------------------+---------------+-------------------+----------------+-----------------+-------------+-----------+
; ddr_dqs[0] ; --              ; C9       ; 56         ; 52         ; DQS-18 I/O bus ; 149.99 MHz      ; ddr_sdram_0_auk_ddr_dll:ddr_sdram_0_auk_ddr_dll_instance|dll ; 60.00 degrees              ; 2             ; low               ; Off            ; On              ; Off         ; On        ;
; ddr_dqs[1] ; --              ; C6       ; 68         ; 52         ; DQS-18 I/O bus ; 149.99 MHz      ; ddr_sdram_0_auk_ddr_dll:ddr_sdram_0_auk_ddr_dll_instance|dll ; 60.00 degrees              ; 2             ; low               ; Off            ; On              ; Off         ; On        ;
+------------+-----------------+----------+------------+------------+----------------+-----------------+--------------------------------------------------------------+----------------------------+---------------+-------------------+----------------+-----------------+-------------+-----------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; HyperTransport                   ; 0 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.2-V HSTL                       ; 0 pF  ; Not Available                      ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential 1.2-V HSTL          ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                             ; Combinational ALUTs ; ALMs        ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
;                                                                                                                                                                        ;                     ;             ;                           ;               ;                   ;       ;      ;        ;              ;         ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA                                                                                                                                  ; 10316 (1)           ; 8621 (1)    ; 9094 (0)                  ; 353 (214)     ; 1250468           ; 10    ; 127  ; 2      ; 8            ; 0       ; 0         ; 1         ; 233  ; 9            ; 5001 (1)                       ; 3779 (0)           ; 5315 (0)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|                                                                      ; 10226 (1)           ; 8555 (1)    ; 9030 (0)                  ; 136 (0)       ; 1250468           ; 10    ; 127  ; 2      ; 8            ; 0       ; 0         ; 1         ; 22   ; 0            ; 4962 (1)                       ; 3766 (0)           ; 5264 (0)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|                                                        ; 20 (1)              ; 79 (60)     ; 92 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (1)                          ; 48 (39)            ; 45 (31)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0                                                                                                                                                                                                                                                                                                               ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                     ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                       ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                  ; 0 (0)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                    ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                    ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                      ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                 ; 0 (0)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                   ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_master_FSM:master_FSM|                                                                                     ; 8 (8)               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                       ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_slave_FSM:slave_FSM|                                                                                       ; 9 (9)               ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                         ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                        ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                        ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                        ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                         ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                           ; work         ;
;       |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_in|                                       ; 3 (3)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0_in                                                                                                                                                                                                                                                                                              ; work         ;
;       |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|                                                        ; 21 (1)              ; 81 (61)     ; 92 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (1)                          ; 50 (40)            ; 43 (30)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1                                                                                                                                                                                                                                                                                                               ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                     ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                       ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                  ; 0 (0)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                    ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                    ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                      ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                 ; 0 (0)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                   ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_master_FSM:master_FSM|                                                                                     ; 8 (8)               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                                       ; work         ;
;          |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_slave_FSM:slave_FSM|                                                                                       ; 10 (10)             ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                                         ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                        ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                        ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                        ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                         ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                           ; work         ;
;       |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_in|                                       ; 3 (3)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1_in                                                                                                                                                                                                                                                                                              ; work         ;
;       |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch|                       ; 1 (1)               ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch                                                                                                                                                                                                                                                                              ; work         ;
;       |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch| ; 1 (1)               ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch                                                                                                                                                                                                                                                        ; work         ;
;       |NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch|         ; 1 (1)               ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch                                                                                                                                                                                                                                                                ; work         ;
;       |button_pio:the_button_pio|                                                                                                                                      ; 11 (11)             ; 15 (15)     ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 11 (11)            ; 9 (9)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |button_pio_s1_arbitrator:the_button_pio_s1|                                                                                                                     ; 1 (1)               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |cpu:the_cpu|                                                                                                                                                    ; 3712 (1649)         ; 3066 (1411) ; 2756 (1228)               ; 0 (0)         ; 576768            ; 1     ; 81   ; 1      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 1950 (1009)                    ; 923 (466)          ; 1836 (714)                    ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |cpu_bht_module:cpu_bht|                                                                                                                                      ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_rlf1:auto_generated|                                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_rlf1:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                                              ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_igf1:auto_generated|                                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_igf1:auto_generated                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                                                ; 15 (0)              ; 12 (0)      ; 1 (0)                     ; 0 (0)         ; 15360             ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 6 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                ; 15 (0)              ; 12 (0)      ; 1 (0)                     ; 0 (0)         ; 15360             ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 6 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_3jf1:auto_generated|                                                                                                                        ; 15 (0)              ; 12 (0)      ; 1 (0)                     ; 0 (0)         ; 15360             ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 6 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jf1:auto_generated                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram:ram_block1a0|                                                                                                                            ; 15 (0)              ; 12 (0)      ; 1 (0)                     ; 0 (0)         ; 15360             ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 6 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jf1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                                                                                             ; work         ;
;                      |altsyncram_7083:auto_generated|                                                                                                                  ; 15 (0)              ; 12 (1)      ; 1 (1)                     ; 0 (0)         ; 15360             ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 6 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jf1:auto_generated|altsyncram:ram_block1a0|altsyncram_7083:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;                         |decode_3pa:decode2|                                                                                                                           ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jf1:auto_generated|altsyncram:ram_block1a0|altsyncram_7083:auto_generated|decode_3pa:decode2                                                                                                                                                                                                                                           ; work         ;
;                         |mux_1lb:mux3|                                                                                                                                 ; 13 (13)             ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jf1:auto_generated|altsyncram:ram_block1a0|altsyncram_7083:auto_generated|mux_1lb:mux3                                                                                                                                                                                                                                                 ; work         ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                                                          ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |altsyncram_b0d1:auto_generated|                                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_b0d1:auto_generated                                                                                                                                                                                                                                                                                                               ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                                              ; 35 (0)              ; 35 (0)      ; 1 (0)                     ; 0 (0)         ; 262144            ; 0     ; 64   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (0)                         ; 1 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                ; 35 (0)              ; 35 (0)      ; 1 (0)                     ; 0 (0)         ; 262144            ; 0     ; 64   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (0)                         ; 1 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_e0c1:auto_generated|                                                                                                                        ; 35 (0)              ; 35 (0)      ; 1 (0)                     ; 0 (0)         ; 262144            ; 0     ; 64   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (0)                         ; 1 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram:ram_block1a0|                                                                                                                            ; 35 (0)              ; 35 (0)      ; 1 (0)                     ; 0 (0)         ; 262144            ; 0     ; 64   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (0)                         ; 1 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                                                                                           ; work         ;
;                      |altsyncram_cg73:auto_generated|                                                                                                                  ; 35 (0)              ; 35 (1)      ; 1 (1)                     ; 0 (0)         ; 262144            ; 0     ; 64   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (0)                         ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;                         |decode_3pa:decode2|                                                                                                                           ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:decode2                                                                                                                                                                                                                                         ; work         ;
;                         |decode_3pa:rden_decode|                                                                                                                       ; 3 (3)               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:rden_decode                                                                                                                                                                                                                                     ; work         ;
;                         |mux_0lb:mux3|                                                                                                                                 ; 30 (30)             ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (30)                        ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|mux_0lb:mux3                                                                                                                                                                                                                                               ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                                                ; 10 (0)              ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 21504             ; 0     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                ; 10 (0)              ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 21504             ; 0     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_c7g1:auto_generated|                                                                                                                        ; 10 (0)              ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 21504             ; 0     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c7g1:auto_generated                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram:ram_block1a0|                                                                                                                            ; 10 (0)              ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 21504             ; 0     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c7g1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                                                                                             ; work         ;
;                      |altsyncram_gk83:auto_generated|                                                                                                                  ; 10 (0)              ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 21504             ; 0     ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c7g1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk83:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;                         |decode_3pa:decode2|                                                                                                                           ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c7g1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk83:auto_generated|decode_3pa:decode2                                                                                                                                                                                                                                           ; work         ;
;                         |mux_ukb:mux3|                                                                                                                                 ; 8 (8)               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c7g1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk83:auto_generated|mux_ukb:mux3                                                                                                                                                                                                                                                 ; work         ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                                             ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |altmult_add:the_altmult_add|                                                                                                                              ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add                                                                                                                                                                                                                                                                                                                                               ; work         ;
;                |mult_add_1f82:auto_generated|                                                                                                                          ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                                             ; 1996 (1)            ; 1671 (1)    ; 1526 (0)                  ; 0 (0)         ; 12800             ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 879 (1)                        ; 456 (0)            ; 1120 (0)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|                                                                                                    ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altclklock:cpu_nios2_oci_altclklock|                                                                                                                   ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock                                                                                                                                                                                                                                                                                 ; work         ;
;                   |altpll:pll|                                                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll                                                                                                                                                                                                                                                                      ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                                          ; 95 (0)              ; 105 (0)     ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 52 (0)                         ; 52 (0)             ; 43 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                           ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                                         ; 11 (11)             ; 50 (48)     ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 46 (43)            ; 3 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                               ; 0 (0)               ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                               ; 0 (0)               ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                        ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                                               ; 80 (80)             ; 71 (70)     ; 46 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 40 (40)                        ; 6 (2)              ; 40 (40)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                               ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                              ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                               ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                                      ; 4 (4)               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                          ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                                            ; 12 (12)             ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 10 (10)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                                              ; 146 (146)           ; 423 (423)   ; 479 (479)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 102 (102)                      ; 307 (307)          ; 172 (172)                     ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|                                                                                                                ; 348 (103)           ; 301 (93)    ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 218 (62)                       ; 10 (10)            ; 130 (41)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired|                                                                                       ; 73 (73)             ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)                        ; 0 (0)              ; 30 (30)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired                                                                                                                                                                                                                                                                 ; work         ;
;                |cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired|                                                                                       ; 64 (64)             ; 61 (61)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 44 (44)                        ; 0 (0)              ; 20 (20)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit2_match_paired                                                                                                                                                                                                                                                                 ; work         ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single|                                                                                       ; 28 (28)             ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)                        ; 0 (0)              ; 14 (14)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single                                                                                                                                                                                                                                                                 ; work         ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single|                                                                                       ; 23 (23)             ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)                        ; 0 (0)              ; 4 (4)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit1_match_single                                                                                                                                                                                                                                                                 ; work         ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single|                                                                                       ; 28 (28)             ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 0 (0)              ; 11 (11)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit2_match_single                                                                                                                                                                                                                                                                 ; work         ;
;                |cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single|                                                                                       ; 29 (29)             ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (19)                        ; 0 (0)              ; 10 (10)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit3_match_single                                                                                                                                                                                                                                                                 ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                                              ; 8 (8)               ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 7 (7)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|                                                                                                            ; 36 (36)             ; 67 (67)     ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 31 (31)            ; 34 (34)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|                                                                                                                ; 981 (976)           ; 789 (787)   ; 626 (626)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 399 (395)                      ; 47 (47)            ; 582 (581)                     ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count|                                                                                ; 3 (3)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count                                                                                                                                                                                                                                                          ; work         ;
;                |cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount|                                                                                     ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount                                                                                                                                                                                                                                                               ; work         ;
;             |cpu_nios2_oci_im:the_cpu_nios2_oci_im|                                                                                                                    ; 21 (21)             ; 14 (14)     ; 15 (15)                   ; 0 (0)         ; 4608              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 16 (16)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component                                                                                                                                                                                                                                                      ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                                                          ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                            ; work         ;
;                      |altsyncram_g602:auto_generated|                                                                                                                  ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g602:auto_generated                                                                                                                                                                                             ; work         ;
;             |cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|                                                                                                            ; 190 (190)           ; 152 (152)   ; 123 (123)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 47 (47)                        ; 7 (7)              ; 145 (145)                     ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |cpu_nios2_oci_pib:the_cpu_nios2_oci_pib|                                                                                                                  ; 20 (20)             ; 19 (19)     ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 20 (20)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|                                                                                                                ; 85 (85)             ; 66 (66)     ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 37 (37)                        ; 0 (0)              ; 48 (48)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                                    ; 53 (53)             ; 35 (35)     ; 44 (44)                   ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 1 (1)              ; 43 (43)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                                            ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                          ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                                                          ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                ; work         ;
;                      |altsyncram_v172:auto_generated|                                                                                                                  ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_v172:auto_generated                                                                                                                                                                                                 ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                                              ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_r3f1:auto_generated|                                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_r3f1:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                                              ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                                ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_s3f1:auto_generated|                                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s3f1:auto_generated                                                                                                                                                                                                                                                                                                   ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                                           ; 7 (7)               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                                                 ; 122 (122)           ; 116 (116)   ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 87 (87)                        ; 3 (3)              ; 35 (35)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                                   ; 46 (46)             ; 46 (46)     ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 3 (3)              ; 34 (34)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                                     ; 6 (6)               ; 6 (6)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |ddr_sdram_0:the_ddr_sdram_0|                                                                                                                                    ; 517 (0)             ; 493 (0)     ; 558 (0)                   ; 136 (0)       ; 1152              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 22   ; 0            ; 192 (0)                        ; 211 (0)            ; 347 (0)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|                                                                                                    ; 517 (0)             ; 493 (0)     ; 558 (0)                   ; 136 (0)       ; 1152              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 22   ; 0            ; 192 (0)                        ; 211 (0)            ; 347 (0)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst                                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |auk_ddr_controller:ddr_control|                                                                                                                           ; 512 (229)           ; 420 (200)   ; 446 (165)                 ; 0 (0)         ; 1152              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 192 (143)                      ; 103 (77)           ; 343 (87)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control                                                                                                                                                                                                                                                                                                   ; work         ;
;                |auk_ddr_avalon_if:\g_local_avalon_if:av_if|                                                                                                            ; 23 (0)              ; 14 (0)      ; 17 (0)                    ; 0 (0)         ; 1152              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 17 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if                                                                                                                                                                                                                                                        ; work         ;
;                   |scfifo:wfifo|                                                                                                                                       ; 23 (0)              ; 14 (0)      ; 17 (0)                    ; 0 (0)         ; 1152              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 17 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo                                                                                                                                                                                                                                           ; work         ;
;                      |scfifo_7ue1:auto_generated|                                                                                                                      ; 23 (0)              ; 14 (0)      ; 17 (0)                    ; 0 (0)         ; 1152              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 17 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated                                                                                                                                                                                                                ; work         ;
;                         |a_dpfifo_4f71:dpfifo|                                                                                                                         ; 23 (0)              ; 14 (0)      ; 17 (0)                    ; 0 (0)         ; 1152              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 17 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo                                                                                                                                                                                           ; work         ;
;                            |a_fefifo_66e:fifo_state|                                                                                                                   ; 13 (8)              ; 8 (6)       ; 7 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 7 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|a_fefifo_66e:fifo_state                                                                                                                                                                   ; work         ;
;                               |cntr_sk7:count_usedw|                                                                                                                   ; 5 (5)               ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|a_fefifo_66e:fifo_state|cntr_sk7:count_usedw                                                                                                                                              ; work         ;
;                            |cntr_gkb:rd_ptr_count|                                                                                                                     ; 5 (5)               ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|cntr_gkb:rd_ptr_count                                                                                                                                                                     ; work         ;
;                            |cntr_gkb:wr_ptr|                                                                                                                           ; 5 (5)               ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|cntr_gkb:wr_ptr                                                                                                                                                                           ; work         ;
;                            |dpram_k061:FIFOram|                                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|dpram_k061:FIFOram                                                                                                                                                                        ; work         ;
;                               |altsyncram_j1m1:altsyncram2|                                                                                                            ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|dpram_k061:FIFOram|altsyncram_j1m1:altsyncram2                                                                                                                                            ; work         ;
;                |auk_ddr_bank_details:bank_man|                                                                                                                         ; 74 (74)             ; 59 (59)     ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 0 (0)              ; 57 (57)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man                                                                                                                                                                                                                                                                     ; work         ;
;                |auk_ddr_init:\g_ddr_init:init_block|                                                                                                                   ; 32 (32)             ; 24 (24)     ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 25 (25)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block                                                                                                                                                                                                                                                               ; work         ;
;                |auk_ddr_input_buf:in_buf|                                                                                                                              ; 126 (33)            ; 109 (27)    ; 155 (15)                  ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (9)                         ; 22 (5)             ; 133 (24)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf                                                                                                                                                                                                                                                                          ; work         ;
;                   |custom_fifo:my_fifo|                                                                                                                                ; 93 (93)             ; 100 (100)   ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 17 (17)            ; 123 (123)                     ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo                                                                                                                                                                                                                                                      ; work         ;
;                |auk_ddr_timers:\g_timers:0:bank_timer|                                                                                                                 ; 7 (7)               ; 5 (5)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer                                                                                                                                                                                                                                                             ; work         ;
;                |auk_ddr_timers:\g_timers:1:bank_timer|                                                                                                                 ; 7 (7)               ; 6 (6)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer                                                                                                                                                                                                                                                             ; work         ;
;                |auk_ddr_timers:\g_timers:2:bank_timer|                                                                                                                 ; 7 (7)               ; 5 (5)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer                                                                                                                                                                                                                                                             ; work         ;
;                |auk_ddr_timers:\g_timers:3:bank_timer|                                                                                                                 ; 7 (7)               ; 5 (5)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer                                                                                                                                                                                                                                                             ; work         ;
;             |ddr_sdram_0_auk_ddr_datapath:ddr_io|                                                                                                                      ; 5 (0)               ; 79 (0)      ; 112 (0)                   ; 136 (0)       ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 22   ; 0            ; 0 (0)                          ; 108 (0)            ; 5 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io                                                                                                                                                                                                                                                                                              ; work         ;
;                |ddr_sdram_0_auk_ddr_clk_gen:ddr_clk_gen|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 6 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 2    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_clk_gen:ddr_clk_gen                                                                                                                                                                                                                                                      ; work         ;
;                   |altddio_out:ddr_clk_out_n|                                                                                                                          ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n                                                                                                                                                                                                                            ; work         ;
;                      |ddio_out_sue:auto_generated|                                                                                                                     ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (3)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sue:auto_generated                                                                                                                                                                                                ; work         ;
;                   |altddio_out:ddr_clk_out_p|                                                                                                                          ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p                                                                                                                                                                                                                            ; work         ;
;                      |ddio_out_sue:auto_generated|                                                                                                                     ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (3)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_sue:auto_generated                                                                                                                                                                                                ; work         ;
;                |ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|                                                                                                  ; 3 (3)               ; 42 (42)     ; 56 (56)                   ; 65 (62)       ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 10   ; 0            ; 0 (0)                          ; 54 (54)            ; 3 (3)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io                                                                                                                                                                                                                                         ; work         ;
;                   |altddio_out:dm_pin|                                                                                                                                 ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin                                                                                                                                                                                                                      ; work         ;
;                      |ddio_out_ucf:auto_generated|                                                                                                                     ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (3)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_ucf:auto_generated                                                                                                                                                                                          ; work         ;
;                |ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|                                                                                                  ; 2 (2)               ; 43 (43)     ; 56 (56)                   ; 65 (62)       ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 10   ; 0            ; 0 (0)                          ; 54 (54)            ; 2 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io                                                                                                                                                                                                                                         ; work         ;
;                   |altddio_out:dm_pin|                                                                                                                                 ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin                                                                                                                                                                                                                      ; work         ;
;                      |ddio_out_ucf:auto_generated|                                                                                                                     ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (3)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_ucf:auto_generated                                                                                                                                                                                          ; work         ;
;       |ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|                                                                                                                   ; 350 (195)           ; 255 (154)   ; 113 (26)                  ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 226 (147)                      ; 14 (4)             ; 125 (48)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|                                                        ; 62 (62)             ; 43 (43)     ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (41)                        ; 2 (2)              ; 21 (21)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1                                                                                                                                                                                                                                                                     ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1|                                          ; 38 (38)             ; 28 (28)     ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)                        ; 7 (7)              ; 16 (16)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_instruction_master_to_ddr_sdram_0_s1                                                                                                                                                                                                                                                       ; work         ;
;          |rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|                                                        ; 55 (55)             ; 34 (34)     ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)                        ; 1 (1)              ; 40 (40)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1                                                                                                                                                                                                                                                                     ; work         ;
;       |descriptor_memory:the_descriptor_memory|                                                                                                                        ; 42 (1)              ; 41 (1)      ; 2 (0)                     ; 0 (0)         ; 65536             ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (1)                         ; 0 (0)              ; 2 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                                                   ; 41 (0)              ; 40 (0)      ; 2 (0)                     ; 0 (0)         ; 65536             ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (0)                         ; 0 (0)              ; 2 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_tcc1:auto_generated|                                                                                                                           ; 41 (0)              ; 40 (0)      ; 2 (0)                     ; 0 (0)         ; 65536             ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (0)                         ; 0 (0)              ; 2 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram:ram_block1a0|                                                                                                                               ; 41 (0)              ; 40 (0)      ; 2 (0)                     ; 0 (0)         ; 65536             ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (0)                         ; 0 (0)              ; 2 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                                                                                              ; work         ;
;                   |altsyncram_mq03:auto_generated|                                                                                                                     ; 41 (0)              ; 40 (2)      ; 2 (2)                     ; 0 (0)         ; 65536             ; 0     ; 16   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (0)                         ; 0 (0)              ; 2 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;                      |decode_6pa:decode3|                                                                                                                              ; 5 (5)               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:decode3                                                                                                                                                                                                                                            ; work         ;
;                      |decode_6pa:deep_decode|                                                                                                                          ; 3 (3)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:deep_decode                                                                                                                                                                                                                                        ; work         ;
;                      |mux_3lb:mux2|                                                                                                                                    ; 33 (33)             ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)                        ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|mux_3lb:mux2                                                                                                                                                                                                                                                  ; work         ;
;       |descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|                                                                                                       ; 141 (141)           ; 112 (112)   ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 90 (90)                        ; 1 (1)              ; 52 (52)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|                                                                                 ; 21 (21)             ; 16 (16)     ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)                        ; 2 (2)              ; 8 (8)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|                                                                                           ; 128 (128)           ; 118 (118)   ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 97 (97)                        ; 19 (19)            ; 32 (32)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |high_res_timer:the_high_res_timer|                                                                                                                              ; 132 (132)           ; 93 (93)     ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 49 (49)                        ; 37 (37)            ; 83 (83)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|high_res_timer:the_high_res_timer                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |high_res_timer_s1_arbitrator:the_high_res_timer_s1|                                                                                                             ; 1 (1)               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|high_res_timer_s1_arbitrator:the_high_res_timer_s1                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |interrupt_vector:the_interrupt_vector|                                                                                                                          ; 2 (0)               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|interrupt_vector:the_interrupt_vector                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |cpu_interrupt_vector_compute_result:the_cpu_interrupt_vector_compute_result|                                                                                 ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|interrupt_vector:the_interrupt_vector|cpu_interrupt_vector_compute_result:the_cpu_interrupt_vector_compute_result                                                                                                                                                                                                                                                                                                     ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                                                        ; 122 (32)            ; 93 (24)     ; 107 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (23)                        ; 26 (4)             ; 81 (9)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                                               ; 42 (42)             ; 46 (46)     ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 22 (22)            ; 32 (32)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                                   ; 25 (0)              ; 16 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |scfifo:rfifo|                                                                                                                                             ; 25 (0)              ; 16 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |scfifo_7o21:auto_generated|                                                                                                                            ; 25 (0)              ; 16 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_dpfifo_au21:dpfifo|                                                                                                                               ; 25 (0)              ; 16 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo                                                                                                                                                                                                                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                         ; 13 (7)              ; 10 (7)      ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 8 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                ; work         ;
;                         |cntr_tk7:count_usedw|                                                                                                                         ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw                                                                                                                                                                                                                                           ; work         ;
;                      |cntr_hkb:rd_ptr_count|                                                                                                                           ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count                                                                                                                                                                                                                                                                  ; work         ;
;                      |cntr_hkb:wr_ptr|                                                                                                                                 ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:wr_ptr                                                                                                                                                                                                                                                                        ; work         ;
;                      |dpram_7i21:FIFOram|                                                                                                                              ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram                                                                                                                                                                                                                                                                     ; work         ;
;                         |altsyncram_bul1:altsyncram2|                                                                                                                  ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2                                                                                                                                                                                                                                         ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                                   ; 23 (0)              ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |scfifo:wfifo|                                                                                                                                             ; 23 (0)              ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |scfifo_7o21:auto_generated|                                                                                                                            ; 23 (0)              ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_dpfifo_au21:dpfifo|                                                                                                                               ; 23 (0)              ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo                                                                                                                                                                                                                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                         ; 11 (5)              ; 8 (5)       ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                ; work         ;
;                         |cntr_tk7:count_usedw|                                                                                                                         ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw                                                                                                                                                                                                                                           ; work         ;
;                      |cntr_hkb:rd_ptr_count|                                                                                                                           ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count                                                                                                                                                                                                                                                                  ; work         ;
;                      |cntr_hkb:wr_ptr|                                                                                                                                 ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:wr_ptr                                                                                                                                                                                                                                                                        ; work         ;
;                      |dpram_7i21:FIFOram|                                                                                                                              ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram                                                                                                                                                                                                                                                                     ; work         ;
;                         |altsyncram_bul1:altsyncram2|                                                                                                                  ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2                                                                                                                                                                                                                                         ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                                         ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |lcd_display:the_lcd_display|                                                                                                                                    ; 3 (3)               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|lcd_display:the_lcd_display                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|                                                                                             ; 29 (29)             ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (20)                        ; 0 (0)              ; 9 (9)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |led_pio:the_led_pio|                                                                                                                                            ; 2 (2)               ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 3 (3)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|led_pio:the_led_pio                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                                                           ; 2 (2)               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |packet_memory:the_packet_memory|                                                                                                                                ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 524288            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory:the_packet_memory                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                                                   ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 524288            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory:the_packet_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_nnv1:auto_generated|                                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 524288            ; 0     ; 0    ; 1      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory:the_packet_memory|altsyncram:the_altsyncram|altsyncram_nnv1:auto_generated                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |packet_memory_s1_arbitrator:the_packet_memory_s1|                                                                                                               ; 8 (8)               ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s1_arbitrator:the_packet_memory_s1                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |packet_memory_s2_arbitrator:the_packet_memory_s2|                                                                                                               ; 29 (29)             ; 31 (31)     ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (25)                        ; 3 (3)              ; 4 (4)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |pipeline_bridge:the_pipeline_bridge|                                                                                                                            ; 66 (0)              ; 109 (0)     ; 161 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (0)                         ; 33 (0)             ; 128 (0)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter|                                                                                   ; 0 (0)               ; 56 (56)     ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 57 (57)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter                                                                                                                                                                                                                                                                                                         ; work         ;
;          |pipeline_bridge_upstream_adapter:the_pipeline_bridge_upstream_adapter|                                                                                       ; 0 (0)               ; 26 (26)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 32 (32)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_upstream_adapter:the_pipeline_bridge_upstream_adapter                                                                                                                                                                                                                                                                                                             ; work         ;
;          |pipeline_bridge_waitrequest_adapter:the_pipeline_bridge_waitrequest_adapter|                                                                                 ; 66 (66)             ; 75 (75)     ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 26 (26)            ; 84 (84)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_waitrequest_adapter:the_pipeline_bridge_waitrequest_adapter                                                                                                                                                                                                                                                                                                       ; work         ;
;       |pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|                                                                                                           ; 281 (281)           ; 234 (234)   ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 173 (173)                      ; 2 (2)              ; 110 (110)                     ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|                                                                                                           ; 78 (41)             ; 72 (40)     ; 27 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (12)                        ; 3 (0)              ; 51 (29)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|                                                ; 24 (24)             ; 22 (22)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 2 (2)              ; 13 (13)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1                                                                                                                                                                                                                                                     ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1|                                  ; 13 (13)             ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 1 (1)              ; 14 (14)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1                                                                                                                                                                                                                                       ; work         ;
;       |pll:the_pll|                                                                                                                                                    ; 27 (27)             ; 32 (32)     ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 15 (15)            ; 26 (26)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |altpllpll:the_pll|                                                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |altpll:altpll_component|                                                                                                                                  ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |pll_s1_arbitrator:the_pll_s1|                                                                                                                                   ; 0 (0)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll_s1_arbitrator:the_pll_s1                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |reconfig_request_pio:the_reconfig_request_pio|                                                                                                                  ; 4 (4)               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|reconfig_request_pio:the_reconfig_request_pio                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|                                                                                                 ; 3 (3)               ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |seven_seg_pio:the_seven_seg_pio|                                                                                                                                ; 4 (4)               ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 12 (12)            ; 4 (4)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|seven_seg_pio:the_seven_seg_pio                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1|                                                                                                               ; 1 (1)               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sgdma_rx:the_sgdma_rx|                                                                                                                                          ; 322 (3)             ; 519 (3)     ; 740 (3)                   ; 0 (0)         ; 138               ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 99 (0)                         ; 488 (0)            ; 252 (3)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |sgdma_rx_chain:the_sgdma_rx_chain|                                                                                                                           ; 155 (0)             ; 331 (0)     ; 495 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 37 (0)                         ; 358 (0)            ; 137 (0)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|                                                ; 84 (84)             ; 112 (112)   ; 154 (154)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)                        ; 91 (91)            ; 63 (63)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                     ; work         ;
;             |descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|                                                          ; 58 (45)             ; 186 (169)   ; 295 (272)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (9)                         ; 251 (237)          ; 45 (36)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                               ; work         ;
;                |descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|                   ; 13 (0)              ; 17 (0)      ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 14 (0)             ; 9 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo                                                                                                                           ; work         ;
;                   |scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|                                                             ; 13 (0)              ; 17 (0)      ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 14 (0)             ; 9 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo                                    ; work         ;
;                      |a_f2fifo:subfifo|                                                                                                                                ; 13 (13)             ; 17 (12)     ; 23 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 14 (7)             ; 9 (9)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo                   ; work         ;
;                         |lpm_ff:$00002|                                                                                                                                ; 0 (0)               ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|lpm_ff:$00002     ; work         ;
;                         |lpm_ff:$00004|                                                                                                                                ; 0 (0)               ; 5 (5)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|lpm_ff:$00004     ; work         ;
;             |descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx|                                                        ; 13 (13)             ; 35 (35)     ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 16 (16)            ; 30 (30)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                             ; work         ;
;          |sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|                                                                                                             ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |scfifo:sgdma_rx_command_fifo_command_fifo|                                                                                                                ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                       ; work         ;
;                |scfifo_o731:auto_generated|                                                                                                                            ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_o731:auto_generated                                                                                                                                                                                                                                                                            ; work         ;
;                   |a_dpfifo_rd31:dpfifo|                                                                                                                               ; 11 (9)              ; 9 (7)       ; 8 (6)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo                                                                                                                                                                                                                                                       ; work         ;
;                      |altsyncram_jqd1:FIFOram|                                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|altsyncram_jqd1:FIFOram                                                                                                                                                                                                                               ; work         ;
;                      |cntr_ckb:wr_ptr|                                                                                                                                 ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|cntr_ckb:wr_ptr                                                                                                                                                                                                                                       ; work         ;
;                      |cntr_ok7:usedw_counter|                                                                                                                          ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|cntr_ok7:usedw_counter                                                                                                                                                                                                                                ; work         ;
;          |sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|                                                                                                       ; 2 (2)               ; 41 (41)     ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 37 (37)            ; 11 (11)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|                                                                                                   ; 17 (0)              ; 22 (0)      ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 22 (0)             ; 13 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|                                                                                                      ; 17 (0)              ; 22 (0)      ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 22 (0)             ; 13 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                   ; work         ;
;                |a_f2fifo:subfifo|                                                                                                                                      ; 17 (17)             ; 22 (15)     ; 35 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 22 (11)            ; 13 (13)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo                                                                                                                                                                                                                                                                  ; work         ;
;                   |lpm_ff:$00002|                                                                                                                                      ; 0 (0)               ; 10 (10)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 11 (11)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|lpm_ff:$00002                                                                                                                                                                                                                                                    ; work         ;
;                   |lpm_ff:$00004|                                                                                                                                      ; 0 (0)               ; 10 (10)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|lpm_ff:$00004                                                                                                                                                                                                                                                    ; work         ;
;          |sgdma_rx_m_write:the_sgdma_rx_m_write|                                                                                                                       ; 123 (123)           ; 138 (138)   ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 52 (52)                        ; 71 (71)            ; 81 (81)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|                                                                                                   ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |scfifo:sgdma_rx_status_token_fifo_status_token_fifo|                                                                                                      ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                   ; work         ;
;                |scfifo_9631:auto_generated|                                                                                                                            ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;                   |a_dpfifo_cc31:dpfifo|                                                                                                                               ; 11 (9)              ; 9 (7)       ; 8 (6)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo                                                                                                                                                                                                                                   ; work         ;
;                      |altsyncram_lnd1:FIFOram|                                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|altsyncram_lnd1:FIFOram                                                                                                                                                                                                           ; work         ;
;                      |cntr_ckb:wr_ptr|                                                                                                                                 ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|cntr_ckb:wr_ptr                                                                                                                                                                                                                   ; work         ;
;                      |cntr_ok7:usedw_counter|                                                                                                                          ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|cntr_ok7:usedw_counter                                                                                                                                                                                                            ; work         ;
;       |sgdma_rx_csr_arbitrator:the_sgdma_rx_csr|                                                                                                                       ; 3 (3)               ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 2 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read|                                                                                               ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sgdma_rx_descriptor_write_arbitrator:the_sgdma_rx_descriptor_write|                                                                                             ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_descriptor_write_arbitrator:the_sgdma_rx_descriptor_write                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|                                                                                                               ; 5 (5)               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sgdma_tx:the_sgdma_tx|                                                                                                                                          ; 494 (3)             ; 662 (3)     ; 829 (3)                   ; 0 (0)         ; 2506              ; 2     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 219 (0)                        ; 506 (0)            ; 326 (3)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |sgdma_tx_chain:the_sgdma_tx_chain|                                                                                                                           ; 151 (0)             ; 349 (0)     ; 534 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 28 (0)                         ; 398 (0)            ; 140 (0)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|                                                ; 80 (80)             ; 107 (107)   ; 151 (151)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 15 (15)                        ; 89 (89)            ; 65 (65)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx                                                                                                                                                                                                                                                     ; work         ;
;             |descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|                                                          ; 58 (45)             ; 209 (194)   ; 337 (314)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (9)                         ; 290 (276)          ; 47 (38)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx                                                                                                                                                                                                                                                               ; work         ;
;                |descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|                   ; 13 (0)              ; 17 (0)      ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 14 (0)             ; 9 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo                                                                                                                           ; work         ;
;                   |scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|                                                             ; 13 (0)              ; 17 (0)      ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 14 (0)             ; 9 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo                                    ; work         ;
;                      |a_f2fifo:subfifo|                                                                                                                                ; 13 (13)             ; 17 (6)      ; 23 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 14 (7)             ; 9 (9)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo                   ; work         ;
;                         |lpm_ff:$00002|                                                                                                                                ; 0 (0)               ; 5 (5)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|lpm_ff:$00002     ; work         ;
;                         |lpm_ff:$00004|                                                                                                                                ; 0 (0)               ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|lpm_ff:$00004     ; work         ;
;             |descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx|                                                        ; 13 (13)             ; 39 (39)     ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 19 (19)            ; 28 (28)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx                                                                                                                                                                                                                                                             ; work         ;
;          |sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|                                                                                                             ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |scfifo:sgdma_tx_command_fifo_command_fifo|                                                                                                                ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                       ; work         ;
;                |scfifo_o731:auto_generated|                                                                                                                            ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_o731:auto_generated                                                                                                                                                                                                                                                                            ; work         ;
;                   |a_dpfifo_rd31:dpfifo|                                                                                                                               ; 11 (9)              ; 9 (7)       ; 8 (6)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo                                                                                                                                                                                                                                                       ; work         ;
;                      |altsyncram_jqd1:FIFOram|                                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|altsyncram_jqd1:FIFOram                                                                                                                                                                                                                               ; work         ;
;                      |cntr_ckb:wr_ptr|                                                                                                                                 ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|cntr_ckb:wr_ptr                                                                                                                                                                                                                                       ; work         ;
;                      |cntr_ok7:usedw_counter|                                                                                                                          ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|cntr_ok7:usedw_counter                                                                                                                                                                                                                                ; work         ;
;          |sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|                                                                                                       ; 4 (4)               ; 45 (45)     ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 46 (46)            ; 2 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|                                                                                                   ; 17 (0)              ; 21 (0)      ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 21 (0)             ; 14 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|                                                                                                      ; 17 (0)              ; 21 (0)      ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 21 (0)             ; 14 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                   ; work         ;
;                |a_f2fifo:subfifo|                                                                                                                                      ; 17 (17)             ; 21 (11)     ; 35 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 21 (10)            ; 14 (14)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo                                                                                                                                                                                                                                                                  ; work         ;
;                   |lpm_ff:$00002|                                                                                                                                      ; 0 (0)               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 11 (11)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|lpm_ff:$00002                                                                                                                                                                                                                                                    ; work         ;
;                   |lpm_ff:$00004|                                                                                                                                      ; 0 (0)               ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|lpm_ff:$00004                                                                                                                                                                                                                                                    ; work         ;
;          |sgdma_tx_m_read:the_sgdma_tx_m_read|                                                                                                                         ; 252 (252)           ; 189 (189)   ; 121 (121)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 169 (169)                      ; 39 (39)            ; 85 (85)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|                                                                                                                 ; 45 (11)             ; 67 (46)     ; 72 (44)                   ; 0 (0)         ; 2368              ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (4)                         ; 2 (2)              ; 70 (42)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|                                                                                        ; 34 (0)              ; 22 (0)      ; 28 (0)                    ; 0 (0)         ; 2368              ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 28 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                   ; work         ;
;                |scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|                                                                                                      ; 34 (0)              ; 22 (0)      ; 28 (0)                    ; 0 (0)         ; 2368              ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 28 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                                  ; work         ;
;                   |scfifo_iq31:auto_generated|                                                                                                                         ; 34 (0)              ; 22 (0)      ; 28 (0)                    ; 0 (0)         ; 2368              ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 28 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated                                                                                                                                                                                                       ; work         ;
;                      |a_dpfifo_l041:dpfifo|                                                                                                                            ; 34 (17)             ; 22 (13)     ; 28 (11)                   ; 0 (0)         ; 2368              ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 28 (11)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo                                                                                                                                                                                  ; work         ;
;                         |altsyncram_nrd1:FIFOram|                                                                                                                      ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2368              ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo|altsyncram_nrd1:FIFOram                                                                                                                                                          ; work         ;
;                         |cntr_gkb:rd_ptr_msb|                                                                                                                          ; 5 (5)               ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo|cntr_gkb:rd_ptr_msb                                                                                                                                                              ; work         ;
;                         |cntr_hkb:wr_ptr|                                                                                                                              ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo|cntr_hkb:wr_ptr                                                                                                                                                                  ; work         ;
;                         |cntr_tk7:usedw_counter|                                                                                                                       ; 6 (6)               ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo|cntr_tk7:usedw_counter                                                                                                                                                           ; work         ;
;          |sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|                                                                                                   ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |scfifo:sgdma_tx_status_token_fifo_status_token_fifo|                                                                                                      ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                   ; work         ;
;                |scfifo_9631:auto_generated|                                                                                                                            ; 11 (0)              ; 9 (0)       ; 8 (0)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;                   |a_dpfifo_cc31:dpfifo|                                                                                                                               ; 11 (9)              ; 9 (7)       ; 8 (6)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (6)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo                                                                                                                                                                                                                                   ; work         ;
;                      |altsyncram_lnd1:FIFOram|                                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48                ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|altsyncram_lnd1:FIFOram                                                                                                                                                                                                           ; work         ;
;                      |cntr_ckb:wr_ptr|                                                                                                                                 ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|cntr_ckb:wr_ptr                                                                                                                                                                                                                   ; work         ;
;                      |cntr_ok7:usedw_counter|                                                                                                                          ; 1 (1)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|cntr_ok7:usedw_counter                                                                                                                                                                                                            ; work         ;
;       |sgdma_tx_csr_arbitrator:the_sgdma_tx_csr|                                                                                                                       ; 3 (3)               ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read|                                                                                               ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write|                                                                                             ; 1 (1)               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|                                                                                                                 ; 46 (46)             ; 44 (44)     ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 1 (1)              ; 37 (37)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                                                ; 153 (153)           ; 104 (104)   ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 58 (58)                        ; 25 (25)            ; 95 (95)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                                               ; 6 (6)               ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 5 (5)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |tse_mac:the_tse_mac|                                                                                                                                            ; 3101 (0)            ; 2613 (0)    ; 2971 (0)                  ; 0 (0)         ; 79056             ; 4     ; 24   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1414 (0)                       ; 1284 (0)           ; 1687 (0)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altera_tse_mac:altera_tse_mac_inst|                                                                                                                          ; 3101 (0)            ; 2613 (0)    ; 2971 (0)                  ; 0 (0)         ; 79056             ; 4     ; 24   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1414 (0)                       ; 1284 (0)           ; 1687 (0)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;             |altera_tse_top_gen_host:top_gen_host_inst|                                                                                                                ; 3101 (1)            ; 2613 (1)    ; 2971 (0)                  ; 0 (0)         ; 79056             ; 4     ; 24   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1414 (1)                       ; 1284 (0)           ; 1687 (0)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |altera_tse_mac_control:U_MAC_CONTROL|                                                                                                                  ; 1085 (0)            ; 919 (0)     ; 859 (0)                   ; 0 (0)         ; 1536              ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 574 (0)                        ; 339 (0)            ; 539 (0)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                                                                                 ; work         ;
;                   |altera_tse_host_control:U_CTRL|                                                                                                                     ; 29 (29)             ; 25 (24)     ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 7 (5)              ; 19 (19)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                                                                                  ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                                                                ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                 ; work         ;
;                   |altera_tse_register_map:U_REG|                                                                                                                      ; 1056 (739)          ; 900 (698)   ; 836 (677)                 ; 0 (0)         ; 1536              ; 0     ; 4    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 564 (375)                      ; 332 (296)          ; 523 (392)                     ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                                                                                   ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                                                                ; 1 (1)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                  ; work         ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                                                                ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                  ; work         ;
;                      |altera_std_synchronizer:U_SYNC_3|                                                                                                                ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3                                                                                                                                                                                                                  ; work         ;
;                      |altera_std_synchronizer:U_SYNC_4|                                                                                                                ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                                                                  ; work         ;
;                      |altera_tse_rx_counter_cntl:U_RXCNT|                                                                                                              ; 189 (189)           ; 125 (125)   ; 77 (77)                   ; 0 (0)         ; 1024              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 127 (127)                      ; 13 (13)            ; 65 (65)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                                                                                                                                                ; work         ;
;                         |altera_tse_dpram_16x32:CNT_ARRAY_1|                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                                                                                                                                             ; work         ;
;                            |altsyncram:altsyncram_component|                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component                                                                                                                                             ; work         ;
;                               |altsyncram_73k1:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_73k1:auto_generated                                                                                                              ; work         ;
;                         |altera_tse_dpram_16x32:CNT_ARRAY_2|                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                                                                                                                                             ; work         ;
;                            |altsyncram:altsyncram_component|                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component                                                                                                                                             ; work         ;
;                               |altsyncram_73k1:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_73k1:auto_generated                                                                                                              ; work         ;
;                      |altera_tse_tx_counter_cntl:U_TXCNT|                                                                                                              ; 127 (127)           ; 79 (79)     ; 70 (70)                   ; 0 (0)         ; 512               ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (61)                        ; 11 (11)            ; 66 (66)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                                                                                                                                                ; work         ;
;                         |altera_tse_dpram_8x32:U_ARRAY_1|                                                                                                              ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                                                                                                                                                ; work         ;
;                            |altsyncram:altsyncram_component|                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component                                                                                                                                                ; work         ;
;                               |altsyncram_70k1:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated                                                                                                                 ; work         ;
;                         |altera_tse_dpram_8x32:U_ARRAY_2|                                                                                                              ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                                                                                                                                                ; work         ;
;                            |altsyncram:altsyncram_component|                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component                                                                                                                                                ; work         ;
;                               |altsyncram_70k1:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated                                                                                                                 ; work         ;
;                |altera_tse_timing_adapter32:U_TIMING_ADAPTER|                                                                                                          ; 22 (1)              ; 17 (1)      ; 10 (0)                    ; 0 (0)         ; 336               ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (0)                         ; 2 (0)              ; 9 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER                                                                                                                                                                                                                                                                         ; work         ;
;                   |altera_tse_timing_adapter_fifo32:timing_adapter_fifo|                                                                                               ; 21 (21)             ; 16 (16)     ; 10 (10)                   ; 0 (0)         ; 336               ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)                        ; 2 (2)              ; 8 (8)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo                                                                                                                                                                                                                    ; work         ;
;                      |altsyncram:mem_rtl_0|                                                                                                                            ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 336               ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                               ; work         ;
;                         |altsyncram_7ni1:auto_generated|                                                                                                               ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 336               ; 1     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|altsyncram:mem_rtl_0|altsyncram_7ni1:auto_generated                                                                                                                                                                ; work         ;
;                |altera_tse_top_mdio:U_MDIO|                                                                                                                            ; 122 (1)             ; 106 (24)    ; 150 (34)                  ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (0)                         ; 34 (1)             ; 116 (17)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO                                                                                                                                                                                                                                                                                           ; work         ;
;                   |altera_tse_mdio:U_MDIO|                                                                                                                             ; 76 (76)             ; 70 (70)     ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 28 (28)            ; 59 (59)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                                                                                                                                                    ; work         ;
;                   |altera_tse_mdio_clk_gen:U_CLKGEN|                                                                                                                   ; 14 (14)             ; 8 (8)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 10 (10)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                                                                                                                                          ; work         ;
;                   |altera_tse_mdio_cntl:U_CNTL|                                                                                                                        ; 31 (31)             ; 27 (27)     ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 5 (5)              ; 30 (30)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                                                                                                                                               ; work         ;
;                |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                                                           ; 1871 (0)            ; 1718 (0)    ; 1952 (0)                  ; 0 (0)         ; 77184             ; 3     ; 19   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 803 (0)                        ; 909 (0)            ; 1071 (0)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                                                                                          ; work         ;
;                   |altera_std_synchronizer:U_SYNC_1|                                                                                                                   ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                         ; work         ;
;                   |altera_tse_clk_cntl:U_CLKCT|                                                                                                                        ; 2 (2)               ; 5 (5)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 2 (2)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                                                                              ; work         ;
;                   |altera_tse_gmii_io:U_GMIF|                                                                                                                          ; 10 (10)             ; 21 (21)     ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 10 (10)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                                                                                ; work         ;
;                   |altera_tse_loopback_ff:U_LBFF|                                                                                                                      ; 54 (10)             ; 45 (10)     ; 75 (10)                   ; 0 (0)         ; 320               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 24 (0)             ; 51 (10)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF                                                                                                                                                                                                                                            ; work         ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                                                                ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                           ; work         ;
;                      |altera_tse_a_fifo_24:U_LBFF|                                                                                                                     ; 36 (20)             ; 30 (18)     ; 53 (27)                   ; 0 (0)         ; 320               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 19 (11)            ; 34 (18)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF                                                                                                                                                                                                                ; work         ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                                                     ; 8 (8)               ; 10 (10)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 10 (10)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD                                                                                                                                                                                       ; work         ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                                                    ; 8 (8)               ; 10 (10)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 5 (5)              ; 8 (8)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                      ; work         ;
;                         |altera_tse_sdpm_altsyncram:U_RAM|                                                                                                             ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM                                                                                                                                                                               ; work         ;
;                            |altsyncram:altsyncram_component|                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component                                                                                                                                               ; work         ;
;                               |altsyncram_etd1:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated                                                                                                                ; work         ;
;                      |altera_tse_lb_read_cntl:U_LBR|                                                                                                                   ; 3 (3)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR                                                                                                                                                                                                              ; work         ;
;                      |altera_tse_lb_wrt_cntl:U_LBW|                                                                                                                    ; 5 (5)               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 4 (4)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW                                                                                                                                                                                                               ; work         ;
;                   |altera_tse_mii_rx_if:U_MRX|                                                                                                                         ; 16 (16)             ; 29 (29)     ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 27 (27)            ; 15 (15)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                                                                               ; work         ;
;                   |altera_tse_mii_tx_if:U_MTX|                                                                                                                         ; 11 (11)             ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 11 (11)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                                                                               ; work         ;
;                   |altera_tse_top_w_fifo:U_MAC|                                                                                                                        ; 1778 (0)            ; 1626 (0)    ; 1790 (0)                  ; 0 (0)         ; 76864             ; 2     ; 19   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 799 (0)                        ; 836 (0)            ; 982 (0)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                                                                              ; work         ;
;                      |altera_tse_magic_detection:U_MAGIC|                                                                                                              ; 159 (159)           ; 141 (139)   ; 38 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 124 (124)                      ; 12 (9)             ; 35 (35)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC                                                                                                                                                                                                           ; work         ;
;                         |altera_std_synchronizer:U_SYNC_1|                                                                                                             ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                          ; work         ;
;                      |altera_tse_rx_min_ff:U_RXFF|                                                                                                                     ; 250 (113)           ; 221 (76)    ; 292 (69)                  ; 0 (0)         ; 38144             ; 0     ; 10   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 85 (57)                        ; 126 (12)           ; 166 (57)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                                                                                  ; work         ;
;                         |altera_tse_a_fifo_34:RX_STATUS|                                                                                                               ; 43 (17)             ; 39 (14)     ; 63 (25)                   ; 0 (0)         ; 1280              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (3)                          ; 28 (14)            ; 35 (14)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                                                                                   ; work         ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                                      ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                              ; work         ;
;                               |altsyncram:altsyncram_component|                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                              ; work         ;
;                                  |altsyncram_86g1:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_86g1:auto_generated                                                                               ; work         ;
;                            |altera_tse_bin_cnt:U_RD|                                                                                                                   ; 10 (10)             ; 11 (11)     ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 4 (4)              ; 11 (11)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                                                                                           ; work         ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                                                 ; 16 (16)             ; 16 (16)     ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 10 (10)            ; 13 (13)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                         ; work         ;
;                         |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                                                           ; 94 (54)             ; 106 (42)    ; 160 (42)                  ; 0 (0)         ; 36864             ; 0     ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 20 (14)                        ; 86 (4)             ; 74 (40)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                                                                               ; work         ;
;                            |altera_std_synchronizer_bundle:U_SYNC_1|                                                                                                   ; 0 (0)               ; 21 (0)      ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 29 (0)             ; 1 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1                                                                                                                                       ; work         ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                                                                     ; work         ;
;                            |altera_std_synchronizer_bundle:U_SYNC_2|                                                                                                   ; 0 (0)               ; 20 (0)      ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 29 (0)             ; 1 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                                                       ; work         ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                                                                                     ; work         ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                                      ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                          ; work         ;
;                               |altsyncram:altsyncram_component|                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                          ; work         ;
;                                  |altsyncram_cbg1:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864             ; 0     ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cbg1:auto_generated                                                                           ; work         ;
;                            |altera_tse_gray_cnt:U_RD|                                                                                                                  ; 20 (20)             ; 18 (18)     ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 12 (12)            ; 17 (17)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                      ; work         ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                                                 ; 20 (20)             ; 18 (18)     ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 12 (12)            ; 17 (17)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                     ; work         ;
;                      |altera_tse_top_1geth:U_GETH|                                                                                                                     ; 915 (0)             ; 921 (0)     ; 1035 (0)                  ; 0 (0)         ; 64                ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 411 (0)                        ; 548 (0)            ; 507 (0)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                                                                                  ; work         ;
;                         |altera_tse_mac_rx:U_RX|                                                                                                                       ; 332 (280)           ; 430 (313)   ; 538 (333)                 ; 0 (0)         ; 64                ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 146 (135)                      ; 362 (200)          ; 188 (147)                     ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                                                                                           ; work         ;
;                            |altera_std_synchronizer:U_SYNC_10|                                                                                                         ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_10                                                                                                                                                         ; work         ;
;                            |altera_std_synchronizer:U_SYNC_11|                                                                                                         ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11                                                                                                                                                         ; work         ;
;                            |altera_std_synchronizer:U_SYNC_12|                                                                                                         ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12                                                                                                                                                         ; work         ;
;                            |altera_std_synchronizer:U_SYNC_1|                                                                                                          ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_1                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_2|                                                                                                          ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_3|                                                                                                          ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_4|                                                                                                          ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_5|                                                                                                          ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_5                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_6|                                                                                                          ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_7|                                                                                                          ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_9|                                                                                                          ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9                                                                                                                                                          ; work         ;
;                            |altera_tse_altshifttaps:U_SHIFTTAPS|                                                                                                       ; 0 (0)               ; 79 (79)     ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 128 (128)          ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                                                                                       ; work         ;
;                            |altera_tse_crc328checker:U_CRC|                                                                                                            ; 42 (7)              ; 32 (9)      ; 36 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (6)                          ; 2 (2)              ; 34 (2)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                                                                            ; work         ;
;                               |altera_tse_crc32galois8:U_GALS|                                                                                                         ; 35 (35)             ; 23 (23)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 32 (32)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                             ; work         ;
;                            |altera_tse_hashing:U_HSH|                                                                                                                  ; 10 (10)             ; 6 (6)       ; 8 (8)                     ; 0 (0)         ; 64                ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 8 (8)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH                                                                                                                                                                  ; work         ;
;                               |altera_tse_altsyncram_dpm_fifo:U_LUT|                                                                                                   ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT                                                                                                                             ; work         ;
;                                  |altsyncram:altsyncram_component|                                                                                                     ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component                                                                                             ; work         ;
;                                     |altsyncram_mvf1:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_mvf1:auto_generated                                                              ; work         ;
;                         |altera_tse_mac_tx:U_TX|                                                                                                                       ; 362 (327)           ; 325 (280)   ; 286 (221)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 175 (172)                      ; 104 (73)           ; 187 (155)                     ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                                                                                           ; work         ;
;                            |altera_std_synchronizer:U_SYNC_1|                                                                                                          ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_2|                                                                                                          ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_4|                                                                                                          ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_4                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer:U_SYNC_6|                                                                                                          ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6                                                                                                                                                          ; work         ;
;                            |altera_std_synchronizer_bundle:U_SYNC_3|                                                                                                   ; 0 (0)               ; 10 (0)      ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (0)             ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                   ; work         ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                                                                 ; work         ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                                                                 ; work         ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                                                                 ; work         ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                                                                 ; work         ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                                                                 ; work         ;
;                            |altera_tse_crc328generator:U_CRC|                                                                                                          ; 35 (0)              ; 31 (0)      ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 6 (0)              ; 32 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                                                                                          ; work         ;
;                               |altera_tse_crc32ctl8:U_CTL|                                                                                                             ; 0 (0)               ; 4 (4)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                                                                               ; work         ;
;                               |altera_tse_crc32galois8:U_GALS|                                                                                                         ; 35 (35)             ; 27 (27)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 32 (32)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                           ; work         ;
;                         |altera_tse_rx_stat_extract:U_RXSTAT|                                                                                                          ; 116 (116)           ; 88 (88)     ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 44 (44)                        ; 44 (44)            ; 73 (73)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                                                                                                                                              ; work         ;
;                         |altera_tse_tx_stat_extract:U_TXSTAT|                                                                                                          ; 105 (105)           ; 86 (86)     ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)                        ; 38 (38)            ; 59 (59)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                                                                                                                                              ; work         ;
;                      |altera_tse_tx_min_ff:U_TXFF|                                                                                                                     ; 454 (94)            ; 390 (78)    ; 425 (81)                  ; 0 (0)         ; 38656             ; 1     ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 179 (26)                       ; 150 (5)            ; 275 (68)                      ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                                                                                  ; work         ;
;                         |altera_tse_a_fifo_13:TX_STATUS|                                                                                                               ; 43 (17)             ; 47 (7)      ; 72 (10)                   ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (2)                          ; 35 (0)             ; 37 (15)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                                                                                   ; work         ;
;                            |altera_std_synchronizer_bundle:U_SYNC_2|                                                                                                   ; 0 (0)               ; 18 (0)      ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 23 (0)             ; 1 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                                                           ; work         ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                                                         ; work         ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                                                         ; work         ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                                                         ; work         ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                                                         ; work         ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                                                         ; work         ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                                                         ; work         ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                                                         ; work         ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                                                         ; work         ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                                      ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                              ; work         ;
;                               |altsyncram:altsyncram_component|                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                              ; work         ;
;                                  |altsyncram_23g1:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_23g1:auto_generated                                                                               ; work         ;
;                            |altera_tse_gray_cnt:U_RD|                                                                                                                  ; 10 (10)             ; 14 (14)     ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 3 (3)              ; 12 (12)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                                                                                          ; work         ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                                                 ; 16 (16)             ; 17 (17)     ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 9 (9)              ; 14 (14)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                         ; work         ;
;                         |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                                                           ; 117 (64)            ; 130 (49)    ; 163 (44)                  ; 0 (0)         ; 36864             ; 0     ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (22)                        ; 86 (4)             ; 85 (42)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                                                                               ; work         ;
;                            |altera_std_synchronizer_bundle:U_SYNC_1|                                                                                                   ; 0 (0)               ; 21 (0)      ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 29 (0)             ; 1 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1                                                                                                                                       ; work         ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                                                                     ; work         ;
;                            |altera_std_synchronizer_bundle:U_SYNC_2|                                                                                                   ; 0 (0)               ; 24 (0)      ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 29 (0)             ; 1 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                                                       ; work         ;
;                               |altera_std_synchronizer:sync[0].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[1].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[2].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[3].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[4].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[5].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[6].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[7].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[8].u|                                                                                                      ; 0 (0)               ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                                                                     ; work         ;
;                               |altera_std_synchronizer:sync[9].u|                                                                                                      ; 0 (0)               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                                                                                     ; work         ;
;                            |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                                      ; 13 (0)              ; 9 (0)       ; 1 (0)                     ; 0 (0)         ; 36864             ; 0     ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                          ; work         ;
;                               |altsyncram:altsyncram_component|                                                                                                        ; 13 (0)              ; 9 (0)       ; 1 (0)                     ; 0 (0)         ; 36864             ; 0     ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                          ; work         ;
;                                  |altsyncram_mbg1:auto_generated|                                                                                                      ; 13 (0)              ; 9 (0)       ; 1 (0)                     ; 0 (0)         ; 36864             ; 0     ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_mbg1:auto_generated                                                                           ; work         ;
;                                     |altsyncram:ram_block1a0|                                                                                                          ; 13 (0)              ; 9 (0)       ; 1 (0)                     ; 0 (0)         ; 36864             ; 0     ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (0)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_mbg1:auto_generated|altsyncram:ram_block1a0                                                   ; work         ;
;                                        |altsyncram_gk93:auto_generated|                                                                                                ; 13 (0)              ; 9 (1)       ; 1 (1)                     ; 0 (0)         ; 36864             ; 0     ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)                          ; 1 (1)              ; 8 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_mbg1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk93:auto_generated                    ; work         ;
;                                           |decode_3pa:decode2|                                                                                                         ; 2 (2)               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_mbg1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk93:auto_generated|decode_3pa:decode2 ; work         ;
;                                           |mux_4lb:mux3|                                                                                                               ; 11 (11)             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (8)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_mbg1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk93:auto_generated|mux_4lb:mux3       ; work         ;
;                            |altera_tse_gray_cnt:U_RD|                                                                                                                  ; 20 (20)             ; 22 (22)     ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 12 (12)            ; 17 (17)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                      ; work         ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                                                 ; 20 (20)             ; 22 (22)     ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 11 (11)            ; 18 (18)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                     ; work         ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RTSM|                                                                                                        ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                                                                                                                                            ; work         ;
;                            |altsyncram:altsyncram_component|                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component                                                                                                                                            ; work         ;
;                               |altsyncram_q5g1:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_q5g1:auto_generated                                                                                                             ; work         ;
;                         |altera_tse_retransmit_cntl:U_RETR|                                                                                                            ; 200 (170)           ; 139 (119)   ; 109 (77)                  ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 115 (110)                      ; 24 (17)            ; 85 (60)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                                                                                                                                                ; work         ;
;                            |altera_tse_lfsr_10:U_LFSR|                                                                                                                 ; 30 (30)             ; 20 (20)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 7 (7)              ; 25 (25)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                                                                                                                                                      ; work         ;
;       |tse_mac_control_port_arbitrator:the_tse_mac_control_port|                                                                                                       ; 4 (4)               ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac_control_port_arbitrator:the_tse_mac_control_port                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |tse_pll:the_tse_pll|                                                                                                                                            ; 27 (27)             ; 34 (34)     ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 15 (15)            ; 26 (26)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |altplltse_pll:the_pll|                                                                                                                                       ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |altpll:altpll_component|                                                                                                                                  ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |tse_pll_s1_arbitrator:the_tse_pll_s1|                                                                                                                           ; 0 (0)               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll_s1_arbitrator:the_tse_pll_s1                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |uart1:the_uart1|                                                                                                                                                ; 109 (0)             ; 73 (0)      ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (0)                         ; 22 (0)             ; 74 (0)                        ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |uart1_regs:the_uart1_regs|                                                                                                                                   ; 25 (25)             ; 29 (29)     ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 16 (16)            ; 20 (20)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_regs:the_uart1_regs                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |uart1_rx:the_uart1_rx|                                                                                                                                       ; 49 (49)             ; 37 (37)     ; 39 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 22 (22)                        ; 5 (3)              ; 34 (34)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_rx:the_uart1_rx                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                      ; 0 (0)               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |uart1_tx:the_uart1_tx|                                                                                                                                       ; 35 (35)             ; 25 (25)     ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 1 (1)              ; 27 (27)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_tx:the_uart1_tx                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |uart1_s1_arbitrator:the_uart1_s1|                                                                                                                               ; 4 (4)               ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1_s1_arbitrator:the_uart1_s1                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |ddr_sdram_0_auk_ddr_dll:ddr_sdram_0_auk_ddr_dll_instance|                                                                                                          ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|ddr_sdram_0_auk_ddr_dll:ddr_sdram_0_auk_ddr_dll_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |gmii_mii_mux:gmii_mii_mux_instance|                                                                                                                                ; 11 (11)             ; 12 (12)     ; 2 (2)                     ; 3 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 11 (11)                        ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|gmii_mii_mux:gmii_mii_mux_instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |ddr_o:phy_ckgen|                                                                                                                                                ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altddio_out:altddio_out_component|                                                                                                                           ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |ddio_out_o2d:auto_generated|                                                                                                                              ; 0 (0)               ; 0 (0)       ; 0 (0)                     ; 3 (3)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 1    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|gmii_mii_mux:gmii_mii_mux_instance|ddr_o:phy_ckgen|altddio_out:altddio_out_component|ddio_out_o2d:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                                                              ; 78 (40)             ; 66 (38)     ; 62 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (15)                        ; 11 (10)            ; 51 (25)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|sld_hub:sld_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                                        ; 21 (21)             ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 0 (0)              ; 9 (9)                         ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                                      ; 17 (17)             ; 18 (18)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 18 (18)                       ; |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                               ;
+-------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; Name                                            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; DQS bus ; NDQS bus ; DQS output ;
+-------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; reset_n                                         ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; clk                                             ; Input    ; --            ; --            ; --                    ; --  ; --   ; --      ; --       ; --         ;
; phy_tx_clk                                      ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; clk_to_tse_pll                                  ; Input    ; --            ; --            ; --                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_clk                                      ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; in_port_to_the_button_pio[3]                    ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; in_port_to_the_button_pio[2]                    ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; in_port_to_the_button_pio[0]                    ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; in_port_to_the_button_pio[1]                    ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_col                                      ; Input    ; 0             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; rxd_to_the_uart1                                ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_dv                                       ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_d[4]                                     ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_d[3]                                     ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_d[1]                                     ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_d[7]                                     ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_d[0]                                     ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_d[6]                                     ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_d[5]                                     ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_d[2]                                     ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_crs                                      ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; phy_rx_err                                      ; Input    ; --            ; 0             ; 43                    ; --  ; --   ; --      ; --       ; --         ;
; LCD_E_from_the_lcd_display                      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_RS_from_the_lcd_display                     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_RW_from_the_lcd_display                     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; adsc_n_to_the_ext_ssram                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; bw_n_to_the_ext_ssram[0]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; bw_n_to_the_ext_ssram[1]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; bw_n_to_the_ext_ssram[2]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; bw_n_to_the_ext_ssram[3]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; bwe_n_to_the_ext_ssram                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; chipenable1_n_to_the_ext_ssram                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[0]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[1]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[2]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[3]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[4]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[5]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[6]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[7]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[8]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[9]                                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[10]                                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[11]                                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_a[12]                                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_ba[0]                                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_ba[1]                                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_cas_n[0]                                    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_cke[0]                                      ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_cs_n[0]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_ras_n[0]                                    ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_we_n[0]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[0]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[1]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[2]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[3]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[4]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[5]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[6]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[7]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[8]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[9]                   ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[10]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[11]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[12]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[13]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[14]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[15]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[16]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[17]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[18]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[19]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[20]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[21]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[22]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_address[23]                  ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[2]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[3]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[4]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[5]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[6]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[7]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[8]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[9]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[10]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[11]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[12]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[13]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[14]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[15]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[16]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[17]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[18]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[19]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_address[20]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_clk_from_the_cpu       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[0]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[1]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[2]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[3]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[4]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[5]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[6]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[7]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[8]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[9]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[10]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[11]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[12]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[13]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[14]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[15]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[16]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_offchip_trace_data_from_the_cpu[17]  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; jtag_debug_trigout_from_the_cpu                 ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; mdc                                             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio_n[0]                  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio_n[1]                  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio_n[2]                  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio_n[3]                  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio_n[4]                  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio_n[5]                  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio_n[6]                  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio_n[7]                  ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[0]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[1]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[2]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[3]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[4]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[5]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[6]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[7]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[8]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[9]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[10]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[11]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[12]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[13]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[14]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[15]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; outputenable_n_to_the_ext_ssram                 ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_d[0]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_d[1]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_d[2]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_d[3]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_d[4]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_d[5]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_d[6]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_d[7]                                     ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_en                                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; phy_tx_err                                      ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; pll_c1_out                                      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read_n_to_the_ext_flash                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; select_n_to_the_ext_flash                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; txd_from_the_uart1                              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; write_n_to_the_ext_flash                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[0]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[1]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[2]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[3]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[4]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[5]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[6]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[7]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; bidir_port_to_and_from_the_reconfig_request_pio ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_data[0]                      ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_data[1]                      ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_data[2]                      ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_data[3]                      ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_data[4]                      ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_data[5]                      ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_data[6]                      ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_flash_enet_bus_data[7]                      ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[0]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[1]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[2]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[3]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[4]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[5]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[6]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[7]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[8]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[9]                           ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[10]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[11]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[12]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[13]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[14]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[15]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[16]                          ; Bidir    ; --            ; 0             ; 37                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[17]                          ; Bidir    ; --            ; 0             ; 37                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[18]                          ; Bidir    ; --            ; 0             ; 37                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[19]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[20]                          ; Bidir    ; --            ; 0             ; 37                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[21]                          ; Bidir    ; --            ; 0             ; 37                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[22]                          ; Bidir    ; --            ; 0             ; 38                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[23]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[24]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[25]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[26]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[27]                          ; Bidir    ; --            ; 0             ; 44                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[28]                          ; Bidir    ; --            ; 0             ; 37                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[29]                          ; Bidir    ; --            ; 0             ; 37                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[30]                          ; Bidir    ; --            ; 0             ; 37                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ssram_bus_data[31]                          ; Bidir    ; --            ; 0             ; 45                    ; 0   ; 0    ; --      ; --       ; --         ;
; mdio                                            ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; PLD_CLKOUT                                      ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; clk_to_sdram[0]                                 ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; clk_to_sdram_n[0]                               ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_dm[0]                                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_dm[1]                                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ddr_dq[15]                                      ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[14]                                      ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[13]                                      ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[12]                                      ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[11]                                      ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[10]                                      ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[9]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[8]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[7]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[6]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[5]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[4]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[3]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[2]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[1]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dq[0]                                       ; Bidir    ; --            ; 0             ; 16                    ; 0   ; 0    ; 0       ; 0        ; --         ;
; ddr_dqs[0]                                      ; Bidir    ; --            ; --            ; 16                    ; 0   ; 0    ; 0       ; 0        ; 0          ;
; ddr_dqs[1]                                      ; Bidir    ; --            ; --            ; 16                    ; 0   ; 0    ; 0       ; 0        ; 0          ;
+-------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                             ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; reset_n                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - gmii_mii_mux:gmii_mii_mux_instance|mode_reg2                                                                                                                                                                                                                                                                                                                             ; 1                 ; 7       ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|reset_n_sources~5                                                                                                                                                                                                                                                           ; 1                 ; 7       ;
;      - gmii_mii_mux:gmii_mii_mux_instance|mode_reg1                                                                                                                                                                                                                                                                                                                             ; 1                 ; 7       ;
;      - phy_rx_dv                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 7       ;
;      - phy_rx_d[4]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_rx_d[3]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_rx_d[1]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_rx_d[7]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_rx_d[0]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_rx_d[6]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_rx_d[5]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_rx_d[2]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_rx_err                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - phy_tx_d[0]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_tx_d[1]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_tx_d[2]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_tx_d[3]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_tx_d[4]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_tx_d[5]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_tx_d[6]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_tx_d[7]                                                                                                                                                                                                                                                                                                                                                              ; 1                 ; 7       ;
;      - phy_tx_en                                                                                                                                                                                                                                                                                                                                                                ; 1                 ; 7       ;
;      - phy_tx_err                                                                                                                                                                                                                                                                                                                                                               ; 1                 ; 7       ;
; clk                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; phy_tx_clk                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - gmii_mii_mux:gmii_mii_mux_instance|tx_clk_int                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
; clk_to_tse_pll                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; phy_rx_clk                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; in_port_to_the_button_pio[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio|read_mux_out[3]~16                                                                                                                                                                                                                                ; 0                 ; 7       ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio|d1_data_in[3]~feeder                                                                                                                                                                                                                              ; 0                 ; 7       ;
; in_port_to_the_button_pio[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio|read_mux_out[2]~17                                                                                                                                                                                                                                ; 1                 ; 7       ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio|d1_data_in[2]~feeder                                                                                                                                                                                                                              ; 1                 ; 7       ;
; in_port_to_the_button_pio[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio|read_mux_out[0]~18                                                                                                                                                                                                                                ; 0                 ; 7       ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio|d1_data_in[0]                                                                                                                                                                                                                                     ; 0                 ; 7       ;
; in_port_to_the_button_pio[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio|read_mux_out[1]~19                                                                                                                                                                                                                                ; 0                 ; 7       ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio|d1_data_in[1]                                                                                                                                                                                                                                     ; 0                 ; 7       ;
; phy_rx_col                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gm_rx_col_reg                                   ; 1                 ; 7       ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gm_rx_col_reg1~0                                ; 1                 ; 7       ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_12|din_s1~feeder ; 0                 ; 0       ;
; rxd_to_the_uart1                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                            ; 1                 ; 7       ;
; phy_rx_dv                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; phy_rx_d[4]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; phy_rx_d[3]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; phy_rx_d[1]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; phy_rx_d[7]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; phy_rx_d[0]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; phy_rx_d[6]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; phy_rx_d[5]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; phy_rx_d[2]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; phy_rx_crs                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_6|din_s1~feeder  ; 1                 ; 7       ;
; phy_rx_err                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; LCD_data_to_and_from_the_lcd_display[0]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata[0]~830                                                                                                                                                                                     ; 0                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[1]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata[1]~846                                                                                                                                                                                     ; 0                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[2]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata[2]~809                                                                                                                                                                                     ; 1                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[3]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata[3]~764                                                                                                                                                                                     ; 1                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[4]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata[4]~783                                                                                                                                                                                     ; 0                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[5]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata[5]~795                                                                                                                                                                                     ; 0                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[6]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata[6]~750                                                                                                                                                                                     ; 0                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[7]                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata[7]~712                                                                                                                                                                                     ; 1                 ; 7       ;
; bidir_port_to_and_from_the_reconfig_request_pio                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|reconfig_request_pio:the_reconfig_request_pio|read_mux_out                                                                                                                                                                                                                  ; 1                 ; 7       ;
; ext_flash_enet_bus_data[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ext_flash_enet_bus_data[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ext_flash_enet_bus_data[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ext_flash_enet_bus_data[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ext_flash_enet_bus_data[4]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ext_flash_enet_bus_data[5]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ext_flash_enet_bus_data[6]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ext_flash_enet_bus_data[7]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ext_ssram_bus_data[0]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[1]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[2]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[3]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[4]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[5]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[6]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[7]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[8]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[9]                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; ext_ssram_bus_data[10]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[11]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[12]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[13]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[14]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[15]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[16]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[17]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[18]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[19]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[20]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[21]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[22]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[23]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[24]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[25]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[26]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[27]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[28]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[29]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[30]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ext_ssram_bus_data[31]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; mdio                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]                                                                                                           ; 0                 ; 7       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|\g_dq_io:7:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|\g_dq_io:6:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|\g_dq_io:5:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|\g_dq_io:4:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|\g_dq_io:3:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|\g_dq_io:2:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|\g_dq_io:1:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|\g_dq_io:0:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|\g_dq_io:7:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|\g_dq_io:6:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|\g_dq_io:5:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|\g_dq_io:4:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|\g_dq_io:3:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|\g_dq_io:2:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|\g_dq_io:1:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|\g_dq_io:0:dq_io                                                                                     ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dqs_io                                                                                               ;                   ;         ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dqs_io                                                                                               ;                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_0|process_0~1                                                                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y28_N12 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1:the_NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_clock_1|process_0~1                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y34_N4  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch|data_out                                                                                                                                                                                                                                                                                ; LCFF_X50_Y28_N19   ; 63      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch|data_out                                                                                                                                                                                                                                                          ; LCFF_X40_Y51_N9    ; 63      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch|data_out                                                                                                                                                                                                                                                                  ; LCFF_X20_Y38_N17   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch|data_out                                                                                                                                                                                                                                                                  ; LCFF_X20_Y38_N17   ; 6375    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|button_pio:the_button_pio|process_1~2                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y30_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_rd_addr_cnt_nxt[2]~2                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y35_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt_nxt[2]~3                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X33_Y37_N6  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_rd_data_cnt_nxt[3]~1                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X33_Y37_N26 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_wb_en                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X34_Y37_N28 ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_wr_data_cnt_nxt[2]~2                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X34_Y37_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X42_Y29_N7    ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                                                  ; LCFF_X40_Y33_N1    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_ienable_reg_irq6~0                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X33_Y36_N10 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                                          ; LCFF_X32_Y37_N9    ; 722     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_slow_inst_result_en~1                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X41_Y32_N10 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                                                                                                                  ; LCFF_X41_Y40_N27   ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X44_Y41_N18 ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y41_N10 ; 56      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; LCFF_X45_Y35_N7    ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|E_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ; LCFF_X45_Y35_N21   ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_stall                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X37_Y38_N0  ; 180     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X45_Y41_N4  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_br_cond_taken_history[0]~1                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X42_Y40_N2  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                                                                                    ; LCFF_X40_Y34_N15   ; 35      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                         ; LCFF_X37_Y38_N27   ; 46      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jf1:auto_generated|altsyncram:ram_block1a0|altsyncram_7083:auto_generated|decode_3pa:decode2|eq_node[0]~2                                                                                                                                                                                                                                         ; LCCOMB_X30_Y34_N14 ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jf1:auto_generated|altsyncram:ram_block1a0|altsyncram_7083:auto_generated|decode_3pa:decode2|eq_node[1]~1                                                                                                                                                                                                                                         ; LCCOMB_X30_Y34_N22 ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:decode2|eq_node[0]                                                                                                                                                                                                                                         ; LCCOMB_X33_Y35_N4  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:decode2|eq_node[1]                                                                                                                                                                                                                                         ; LCCOMB_X27_Y35_N10 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:rden_decode|eq_node[0]                                                                                                                                                                                                                                     ; LCCOMB_X37_Y38_N2  ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:rden_decode|eq_node[0]~_Duplicate_2                                                                                                                                                                                                                        ; LCCOMB_X49_Y38_N20 ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|decode_3pa:rden_decode|eq_node[1]                                                                                                                                                                                                                                     ; LCCOMB_X37_Y38_N24 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c7g1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk83:auto_generated|decode_3pa:decode2|eq_node[0]~2                                                                                                                                                                                                                                         ; LCCOMB_X32_Y40_N12 ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c7g1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk83:auto_generated|decode_3pa:decode2|eq_node[1]~1                                                                                                                                                                                                                                         ; LCCOMB_X32_Y40_N20 ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1                                                                                                                                                                                                                                                                           ; PLL_2              ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|Equal2~0                                                                                                                                                                                                                                               ; LCCOMB_X25_Y29_N26 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|Equal2~1                                                                                                                                                                                                                                               ; LCCOMB_X28_Y28_N14 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|internal_jdo1[19]                                                                                                                                                                                                                                      ; LCFF_X26_Y28_N19   ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                                                                                                                                                                                                                                                  ; LCFF_X24_Y27_N15   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a                                                                                                                                                                                                                                   ; LCCOMB_X26_Y30_N6  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                                                                                                                                                                                                 ; LCCOMB_X24_Y29_N0  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_tracectrl                                                                                                                                                                                                                                  ; LCCOMB_X26_Y26_N2  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_tracemem_a                                                                                                                                                                                                                                 ; LCCOMB_X28_Y28_N8  ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_tracemem_b                                                                                                                                                                                                                                 ; LCCOMB_X28_Y27_N22 ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                                                                                                                                                                                                                      ; LCFF_X24_Y27_N11   ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr~79                                                                                                                                                                                                                                               ; LCCOMB_X23_Y29_N14 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tck                                                                                                                                                                                                                                                                 ; JTAG_X0_Y26_N1     ; 144     ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tms                                                                                                                                                                                                                                                                 ; JTAG_X0_Y26_N1     ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_uir                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y27_N4  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y34_N8  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk0[27]~75                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y31_N0  ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk0[63]~76                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X32_Y31_N18 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk0[70]~74                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X32_Y31_N0  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk1[27]~74                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y31_N2  ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk1[32]~75                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X32_Y31_N4  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk1[70]~76                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y28_N0  ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk2[27]~76                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y31_N4  ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk2[63]~75                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X32_Y31_N24 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk2[64]~74                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y29_N20 ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk3[27]~75                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y30_N24 ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk3[63]~76                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X32_Y31_N28 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|internal_dbrk3[70]~74                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y28_N6  ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|process_10~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X28_Y31_N8  ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|process_11~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X28_Y31_N14 ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|process_12~1                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X28_Y31_N12 ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|process_9~2                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X24_Y30_N0  ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|xbrk_ctrl0[1]~8                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y32_N10 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|xbrk_ctrl1[1]~8                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y32_N2  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|xbrk_ctrl2[1]~8                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y32_N28 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|xbrk_ctrl3[1]~8                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y32_N0  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_0_enable~8                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y21_N28 ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_10_enable                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y21_N24 ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_11_enable                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y20_N4  ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_12_enable                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y21_N2  ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_13_enable                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y20_N10 ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_enable                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X20_Y21_N0  ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_enable~_Duplicate_11                                                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y18_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_14_enable~_Duplicate_9                                                                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y21_N4  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15_enable                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y20_N28 ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15_enable~_Duplicate_11                                                                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y24_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_15_enable~_Duplicate_9                                                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y25_N26 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_1_enable                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y20_N30 ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_2_enable                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y21_N8  ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_3_enable                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y20_N2  ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_4_enable                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y21_N28 ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_5_enable                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y20_N14 ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_6_enable                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y21_N6  ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_7_enable                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y20_N20 ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_8_enable                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y21_N22 ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_9_enable                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y20_N14 ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr~21                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y26_N4  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|module_input19~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y25_N22 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|process_0~1                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y26_N12 ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|instr_retired~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y26_N18 ; 81      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|sync_timer~52                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y24_N16 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|trc_clear                                                                                                                                                                                                                                                                                                                              ; LCFF_X26_Y26_N25   ; 111     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg~27                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y32_N20 ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                                                                                                                                                                                                          ; LCFF_X23_Y33_N23   ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[31]~97                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y30_N28 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|module_input6~3                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X27_Y34_N14 ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X42_Y33_N14 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                   ; LCFF_X27_Y35_N9    ; 70      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_ap_cnt_nxt[3]~1                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y39_N2  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X33_Y42_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X33_Y42_N24 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|process_113~1                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X30_Y37_N16 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|accepted                                                                                                                                                                                                                                                                                                     ; LCFF_X42_Y46_N9    ; 41      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|accepted_r                                                                                                                                                                                                                                                                                                   ; LCFF_X42_Y47_N11   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|am_writing                                                                                                                                                                                                                                                                                                   ; LCFF_X41_Y47_N29   ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|a_fefifo_66e:fifo_state|_~28                                                                                                                                                                         ; LCCOMB_X28_Y48_N6  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|a_fefifo_66e:fifo_state|valid_rreq                                                                                                                                                                   ; LCCOMB_X28_Y48_N26 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|a_fefifo_66e:fifo_state|valid_wreq~1                                                                                                                                                                 ; LCCOMB_X28_Y48_N12 ; 10      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|bank_is_open~16                                                                                                                                                                                                                                                                ; LCCOMB_X51_Y47_N10 ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~209                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y46_N12 ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~210                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y46_N14 ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~211                                                                                                                                                                                                                                                                   ; LCCOMB_X49_Y47_N24 ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[7]~8                                                                                                                                                                                                                                                 ; LCCOMB_X51_Y49_N2  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[0]                                                                                                                                                                                                                                                     ; LCFF_X27_Y42_N21   ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_0~0                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y42_N10 ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_0~1                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y42_N14 ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_0~2                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y42_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_1~0                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y44_N8  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_2~0                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y44_N14 ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|wr_en~1                                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y44_N28 ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_act                                                                                                                                                                                                                                                                                                    ; LCFF_X45_Y49_N7    ; 100     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_wr                                                                                                                                                                                                                                                                                                     ; LCFF_X41_Y47_N9    ; 30      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_wr_pipedcmds                                                                                                                                                                                                                                                                                           ; LCFF_X40_Y48_N5    ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_done                                                                                                                                                                                                                                                                                                    ; LCFF_X46_Y48_N1    ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_mux_sel_last[1]~3                                                                                                                                                                                                                                                                                        ; LCCOMB_X45_Y45_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_idle                                                                                                                                                                                                                                                                                                 ; LCFF_X44_Y48_N31   ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_enable_reset[0]                                                                                                                                                                                                                                 ; LCFF_X56_Y50_N9    ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_oe                                                                                                                                                                                                                                              ; LCFF_X50_Y48_N9    ; 8       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dqs_clk[0]                                                                                                                                                                                                                                         ; PIN_C9             ; 9       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dqs_oe                                                                                                                                                                                                                                             ; LCCOMB_X50_Y48_N18 ; 4       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable_reset[0]                                                                                                                                                                                                                                 ; LCFF_X68_Y50_N1    ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_oe                                                                                                                                                                                                                                              ; LCFF_X50_Y48_N1    ; 8       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dqs_clk[0]                                                                                                                                                                                                                                         ; PIN_C6             ; 9       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|WideOr1                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X26_Y42_N2  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|ddr_sdram_0_s1_arb_counter_enable~2                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X26_Y42_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|ddr_sdram_0_s1_arb_winner~5                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y42_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_0~1                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y45_N12 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_10~1                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y46_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_12~1                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y46_N20 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_14~1                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y46_N22 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_16~1                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y46_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_18~1                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y46_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_20~1                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y46_N12 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_22~1                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y46_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_24~1                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y46_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_26~1                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y47_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_28~1                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y47_N4  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_2~1                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y45_N10 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_30~3                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y47_N6  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_33~0                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y42_N8  ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_4~1                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y45_N2  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_6~1                                                                                                                                                                                                                                                                    ; LCCOMB_X21_Y46_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1_module:rdv_fifo_for_cpu_data_master_to_ddr_sdram_0_s1|process_8~1                                                                                                                                                                                                                                                                    ; LCCOMB_X21_Y46_N12 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_ddr_sdram_0_s1|process_1~3                                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y42_N16 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:decode3|w_anode1081w[2]~2                                                                                                                                                                                                                                     ; LCCOMB_X38_Y45_N26 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:decode3|w_anode1081w[2]~3                                                                                                                                                                                                                                     ; LCCOMB_X38_Y45_N6  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:decode3|w_anode1094w[2]~1                                                                                                                                                                                                                                     ; LCCOMB_X40_Y45_N24 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:decode3|w_anode1102w[2]~1                                                                                                                                                                                                                                     ; LCCOMB_X38_Y45_N8  ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:decode3|w_anode1110w[2]~0                                                                                                                                                                                                                                     ; LCCOMB_X38_Y45_N12 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:deep_decode|w_anode1094w[2]~1                                                                                                                                                                                                                                 ; LCCOMB_X40_Y45_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:deep_decode|w_anode1102w[2]~1                                                                                                                                                                                                                                 ; LCCOMB_X40_Y45_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|decode_6pa:deep_decode|w_anode1110w[2]~0                                                                                                                                                                                                                                 ; LCCOMB_X38_Y45_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|WideOr0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y44_N24 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_rx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register                                                                                                                                                                                                                                                                                            ; LCFF_X38_Y44_N7    ; 173     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_tx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register                                                                                                                                                                                                                                                                                            ; LCFF_X40_Y45_N11   ; 217     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_flash_enet_bus_avalon_slave_arbitrator:the_ext_flash_enet_bus_avalon_slave|pipeline_bridge_m1_read_data_valid_ext_flash_s1_shift_register[1]                                                                                                                                                                                                                                                                                 ; LCFF_X15_Y34_N1    ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|WideOr3~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y39_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_s1_with_write_latency                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X13_Y48_N26 ; 32      ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|high_res_timer:the_high_res_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y32_N16  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|high_res_timer:the_high_res_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X9_Y35_N8   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|high_res_timer:the_high_res_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X9_Y35_N26  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|high_res_timer:the_high_res_timer|process_0~0                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y32_N24  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|high_res_timer:the_high_res_timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X9_Y32_N28  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y30_N14 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]~68                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y29_N2  ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~33                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y29_N12 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~7                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X20_Y29_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|fifo_rd~4                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y31_N28 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                  ; LCFF_X15_Y32_N13   ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|ien_AE~1                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X23_Y34_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|_~28                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y31_N20 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|_~28                                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y30_N12 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X15_Y30_N28 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y31_N18 ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|led_pio:the_led_pio|process_0~3                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y32_N8  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory:the_packet_memory|wren                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X28_Y37_N16 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory_s2_arbitrator:the_packet_memory_s2|sgdma_rx_m_write_granted_packet_memory_s2~0                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X61_Y40_N8  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter|m1_address[2]                                                                                                                                                                                                                                                                                                      ; LCFF_X20_Y37_N9    ; 124     ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_waitrequest_adapter:the_pipeline_bridge_waitrequest_adapter|set_use_registered                                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y34_N28 ; 63      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdatavalid~53                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y34_N2  ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata~853                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y37_N0  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_readdata~854                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X16_Y37_N14 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|pipeline_bridge_m1_run                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y34_N14 ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|process_2~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y34_N28 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|process_3~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y34_N26 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|process_4~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X14_Y34_N14 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|r_0~51                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y44_N6  ; 8       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|process_0~1                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y37_N16 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|process_11~0                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y37_N26 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|process_1~3                                                                                                                                                                                                                                                    ; LCCOMB_X21_Y37_N8  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|process_2~1                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y37_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|process_4~1                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y37_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|process_6~1                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y37_N24 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1|process_8~3                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y37_N10 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0                                                                                                                                                                                                                                                                                                                                                                      ; PLL_5              ; 6992    ; Clock                                              ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2                                                                                                                                                                                                                                                                                                                                                                      ; PLL_5              ; 50      ; Clock                                              ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2                                                                                                                                                                                                                                                                                                                                                                      ; PLL_5              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|control_reg_en                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y28_N30 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|count_done                                                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X21_Y29_N1    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|not_areset                                                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X21_Y29_N9    ; 7       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|reconfig_request_pio:the_reconfig_request_pio|data_dir                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X15_Y35_N3    ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|reset_n_sources~5                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X25_Y29_N10 ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|seven_seg_pio:the_seven_seg_pio|process_0~2                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y32_N26 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|reset_n                                                                                                                                                                                                                                                                                                                                                                                                    ; LCFF_X15_Y31_N27   ; 707     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|control_reg_en~2                                                                                                                                                                                                                                               ; LCCOMB_X17_Y37_N14 ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|descriptor_pointer_lower_reg_en~1                                                                                                                                                                                                                              ; LCCOMB_X17_Y37_N30 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|descriptor_pointer_upper_reg_en~1                                                                                                                                                                                                                              ; LCCOMB_X14_Y37_N4  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|Equal1~0                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y46_N12 ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg_en                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y46_N24 ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|_~10                         ; LCCOMB_X34_Y46_N4  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|_~4                          ; LCCOMB_X34_Y46_N24 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|_~8                          ; LCCOMB_X34_Y46_N10 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|valid_rreq                   ; LCCOMB_X34_Y46_N28 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|internal_descriptor_read_read2                                                                                                                                                                                                                                           ; LCFF_X28_Y45_N27   ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|process_10~0                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y45_N10 ; 63      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|run_rising_edge_in                                                                                                                                                                                                                                                       ; LCCOMB_X11_Y39_N8  ; 63      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx|internal_status_token_fifo_rdreq1                                                                                                                                                                                                                                      ; LCFF_X34_Y46_N1    ; 27      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|_~7                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y43_N14 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|valid_rreq                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y43_N16 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|valid_wreq                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y44_N24 ; 3       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|command_valid                                                                                                                                                                                                                                                                                                                                        ; LCFF_X15_Y41_N15   ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|_~10                                                                                                                                                                                                                                                                        ; LCCOMB_X34_Y46_N8  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|_~4                                                                                                                                                                                                                                                                         ; LCCOMB_X34_Y46_N14 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|_~8                                                                                                                                                                                                                                                                         ; LCCOMB_X34_Y43_N10 ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|valid_rreq                                                                                                                                                                                                                                                                  ; LCCOMB_X34_Y46_N6  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|counter[15]~0                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y43_N24 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|delayed_write_command_valid                                                                                                                                                                                                                                                                                                                                          ; LCFF_X15_Y42_N3    ; 47      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|internal_m_write_address1[1]~0                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y41_N16 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|_~32                                                                                                                                                                                                                                         ; LCCOMB_X13_Y43_N6  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|valid_rreq                                                                                                                                                                                                                                   ; LCCOMB_X13_Y43_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|valid_wreq                                                                                                                                                                                                                                   ; LCCOMB_X13_Y43_N22 ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_descriptor_read_arbitrator:the_sgdma_rx_descriptor_read|r_0~1                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y45_N30 ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_descriptor_write_arbitrator:the_sgdma_rx_descriptor_write|r_0~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X37_Y43_N24 ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|sgdma_rx_m_write_run~2                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y41_N24 ; 65      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|reset_n                                                                                                                                                                                                                                                                                                                                                                                                    ; LCFF_X1_Y35_N25    ; 794     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|control_reg_en~1                                                                                                                                                                                                                                               ; LCCOMB_X14_Y39_N4  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|descriptor_pointer_lower_reg_en~1                                                                                                                                                                                                                              ; LCCOMB_X14_Y37_N2  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|descriptor_pointer_upper_reg_en~1                                                                                                                                                                                                                              ; LCCOMB_X14_Y37_N14 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|Equal1~0                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y47_N8  ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg_en                                                                                                                                                                                                                                                              ; LCCOMB_X28_Y47_N20 ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|_~10                         ; LCCOMB_X37_Y47_N20 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|_~4                          ; LCCOMB_X36_Y45_N14 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|_~8                          ; LCCOMB_X36_Y47_N4  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_f2fifo:subfifo|valid_rreq                   ; LCCOMB_X37_Y47_N2  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|internal_descriptor_read_read2                                                                                                                                                                                                                                           ; LCFF_X33_Y45_N25   ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|process_10~0                                                                                                                                                                                                                                                             ; LCCOMB_X33_Y44_N2  ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|run_rising_edge_in                                                                                                                                                                                                                                                       ; LCCOMB_X15_Y40_N0  ; 50      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx|internal_status_token_fifo_rdreq1                                                                                                                                                                                                                                      ; LCFF_X36_Y45_N5    ; 22      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|_~7                                                                                                                                                                                                                                                              ; LCCOMB_X23_Y47_N10 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|valid_rreq                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y47_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|valid_wreq                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y47_N26 ; 3       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|command_valid                                                                                                                                                                                                                                                                                                                                        ; LCFF_X23_Y47_N23   ; 48      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|_~10                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y48_N0  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|_~4                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y47_N30 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|_~8                                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y48_N22 ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_f2fifo:subfifo|valid_rreq                                                                                                                                                                                                                                                                  ; LCCOMB_X36_Y48_N10 ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|endofpacket                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X25_Y48_N28 ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter~64                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y48_N12 ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter~65                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y48_N10 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_in_queue~0                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X19_Y47_N28 ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_left_to_post~66                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y46_N28 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|A_WE_StdLogicVector~9                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X55_Y15_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo|_~34                                                                                                                                                                                        ; LCCOMB_X51_Y15_N14 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo|_~7                                                                                                                                                                                         ; LCCOMB_X48_Y17_N24 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo|valid_rreq                                                                                                                                                                                  ; LCCOMB_X51_Y15_N4  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo|valid_wreq                                                                                                                                                                                  ; LCCOMB_X48_Y17_N20 ; 17      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|_~32                                                                                                                                                                                                                                         ; LCCOMB_X30_Y49_N30 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|valid_rreq                                                                                                                                                                                                                                   ; LCCOMB_X30_Y49_N12 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|valid_wreq                                                                                                                                                                                                                                   ; LCCOMB_X30_Y49_N20 ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_descriptor_read_arbitrator:the_sgdma_tx_descriptor_read|r_0~1                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X37_Y45_N24 ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_descriptor_write_arbitrator:the_sgdma_tx_descriptor_write|r_0~1                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y45_N24 ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx_m_read_arbitrator:the_sgdma_tx_m_read|sgdma_tx_m_read_readdatavalid                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y40_N14 ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y33_N22  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y35_N12  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y35_N30  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer|process_0~0                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X7_Y35_N0   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sys_clk_timer:the_sys_clk_timer|snap_strobe~1                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y35_N28  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|Selector6~3                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y25_N4  ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|dreg[1]                                                                                                                                                                                                                     ; LCFF_X36_Y15_N19   ; 197     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|cnt_wren                                                                                                                                                                                                                  ; LCFF_X38_Y14_N9    ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt~15                                                                                                                                                                                                                ; LCCOMB_X37_Y14_N14 ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt~16                                                                                                                                                                                                                ; LCCOMB_X37_Y14_N22 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                                                                    ; LCFF_X37_Y14_N29   ; 35      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_rdaddr~17                                                                                                                                                                                                             ; LCCOMB_X51_Y41_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_wren                                                                                                                                                                                                                  ; LCFF_X52_Y42_N17   ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt~163                                                                                                                                                                                                              ; LCCOMB_X52_Y42_N20 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                                                                    ; LCFF_X51_Y41_N17   ; 38      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~0                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y22_N8  ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~0_Duplicate_2                                                                                                                                                                                                                                        ; LCCOMB_X41_Y25_N2  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~0_Duplicate_4                                                                                                                                                                                                                                        ; LCCOMB_X33_Y20_N4  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always10~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y23_N24 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always12~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y23_N26 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always14~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y22_N6  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always16~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y21_N2  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always16~0_Duplicate_3                                                                                                                                                                                                                                       ; LCCOMB_X41_Y18_N12 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always18~0                                                                                                                                                                                                                                                   ; LCCOMB_X40_Y23_N26 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always20~0                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y23_N8  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always22~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y23_N0  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0                                                                                                                                                                                                                                                   ; LCCOMB_X40_Y19_N22 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0_Duplicate_3                                                                                                                                                                                                                                       ; LCCOMB_X40_Y21_N18 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0_Duplicate_5                                                                                                                                                                                                                                       ; LCCOMB_X41_Y17_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0_Duplicate_7                                                                                                                                                                                                                                       ; LCCOMB_X41_Y18_N22 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always26~0                                                                                                                                                                                                                                                   ; LCCOMB_X40_Y21_N10 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always28~0                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y23_N22 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0                                                                                                                                                                                                                                                    ; LCCOMB_X41_Y22_N10 ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0_Duplicate_3                                                                                                                                                                                                                                        ; LCCOMB_X37_Y23_N4  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0_Duplicate_5                                                                                                                                                                                                                                        ; LCCOMB_X38_Y24_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always30~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y23_N8  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always32~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y22_N28 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always33~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y22_N4  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always46~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y26_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always54~0                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y23_N30 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always56~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y23_N12 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always57~0                                                                                                                                                                                                                                                   ; LCCOMB_X45_Y23_N18 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always59~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y23_N4  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always60~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y25_N6  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always62~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y23_N30 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always63~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y25_N4  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always65~0                                                                                                                                                                                                                                                   ; LCCOMB_X41_Y23_N20 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0                                                                                                                                                                                                                                                    ; LCCOMB_X45_Y23_N4  ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0_Duplicate_2                                                                                                                                                                                                                                        ; LCCOMB_X40_Y24_N16 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0_Duplicate_4                                                                                                                                                                                                                                        ; LCCOMB_X45_Y23_N2  ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0_Duplicate_6                                                                                                                                                                                                                                        ; LCCOMB_X33_Y20_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config~15                                                                                                                                                                                                                                            ; LCCOMB_X37_Y23_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg~64                                                                                                                                                                                                                                      ; LCCOMB_X48_Y18_N10 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|lut_wren_reg                                                                                                                                                                                                                                                 ; LCFF_X45_Y23_N13   ; 1       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_command_status[18]                                                                                                                                                                                                                                        ; LCFF_X41_Y26_N3    ; 48      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|always1~6                                                                                                                                                                                                                     ; LCCOMB_X23_Y38_N0  ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[15]~32                                                                                                                                                                                                                                                               ; LCCOMB_X33_Y23_N16 ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[7]~16                                                                                                                                                                                                                                                             ; LCCOMB_X34_Y23_N8  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[9]~21                                                                                                                                                                                                                                                         ; LCCOMB_X32_Y22_N12 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_cnt_32~4                                                                                                                                                                                                                                                                  ; LCCOMB_X33_Y23_N6  ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena                                                                                                                                                                                                                                                             ; LCFF_X36_Y21_N21   ; 80      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_WR_ADDR                                                                                                                                                                                                                                            ; LCFF_X37_Y22_N5    ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen                                                                                                                                                                                                                                                                                             ; LCFF_X34_Y19_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                                                               ; LCFF_X42_Y15_N1    ; 543     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                                                               ; LCFF_X73_Y24_N13   ; 293     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR|Selector1~2                                                                                                                                                                                                             ; LCCOMB_X73_Y25_N8  ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|ff_wren~1                                                                                                                                                                                                                ; LCCOMB_X75_Y25_N10 ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_pos                                                                                                                                                                                                                                                  ; LCFF_X73_Y19_N19   ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|tx_clkena_reg                                                                                                                                                                                                                                            ; LCFF_X77_Y24_N21   ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Selector4~2DUPLICATE                                                                                                                                                                                                        ; LCCOMB_X26_Y16_N10 ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|LessThan0~1                                                                                                                                                          ; LCCOMB_X26_Y16_N14 ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|LessThan0~1                                                                                                                                                        ; LCCOMB_X29_Y16_N2  ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~1                                                                                                                                                     ; LCCOMB_X34_Y18_N20 ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~1                                                                                                                                                    ; LCCOMB_X30_Y18_N24 ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|always9~2                                                                                                                                                                                                                   ; LCCOMB_X30_Y17_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|data_rdreq                                                                                                                                                                                                                  ; LCCOMB_X34_Y19_N0  ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data_reg~69                                                                                                                                                                                                           ; LCCOMB_X30_Y21_N24 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[15]~115                                                                                                                                                                                                           ; LCCOMB_X33_Y21_N30 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[23]~106                                                                                                                                                                                                           ; LCCOMB_X33_Y21_N18 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[24]~104                                                                                                                                                                                                           ; LCCOMB_X33_Y21_N20 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                                                                   ; LCFF_X33_Y21_N1    ; 38      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_END_FRM                                                                                                                                                                                                     ; LCFF_X26_Y16_N9    ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|hash_code[5]~31                                                                                                                                                             ; LCCOMB_X51_Y17_N28 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|always14~13                                                                                                                                                                                          ; LCCOMB_X46_Y14_N22 ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[0]~18                                                                                                                                                                                        ; LCCOMB_X42_Y15_N26 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[9]                                                                                                                                                                                       ; LCFF_X49_Y14_N31   ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0]                                                                                                                                                                                     ; LCFF_X48_Y16_N29   ; 36      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren                                                                                                                                                                                         ; LCFF_X44_Y14_N19   ; 24      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_wren_int                                                                                                                                                                                          ; LCFF_X44_Y14_N29   ; 16      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[15]~33                                                                                                                                                                                   ; LCCOMB_X45_Y15_N12 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|col_int                                                                                                                                                                                              ; LCFF_X64_Y23_N13   ; 39      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[3]~9                                                                                                                                                                                         ; LCCOMB_X63_Y24_N12 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                                                                                                               ; LCFF_X63_Y18_N27   ; 40      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|Selector1~0                                                                                                                                                                             ; LCCOMB_X52_Y18_N14 ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|always3~0                                                                                                                                                                               ; LCCOMB_X36_Y13_N24 ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[0]~170                                                                                                                                                                        ; LCCOMB_X36_Y13_N22 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[15]~172                                                                                                                                                                       ; LCCOMB_X36_Y13_N4  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[23]~175                                                                                                                                                                       ; LCCOMB_X36_Y13_N6  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[31]~173                                                                                                                                                                       ; LCCOMB_X36_Y13_N10 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[39]~174                                                                                                                                                                       ; LCCOMB_X37_Y13_N20 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[47]~171                                                                                                                                                                       ; LCCOMB_X36_Y13_N30 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[15]~33                                                                                                                                                                       ; LCCOMB_X42_Y12_N16 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stat_val~1                                                                                                                                                                          ; LCCOMB_X36_Y14_N20 ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[15]~34                                                                                                                                                                    ; LCCOMB_X52_Y18_N26 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[0]~172                                                                                                                                                                        ; LCCOMB_X62_Y31_N0  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[15]~171                                                                                                                                                                       ; LCCOMB_X62_Y31_N22 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[23]~175                                                                                                                                                                       ; LCCOMB_X62_Y31_N20 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[31]~173                                                                                                                                                                       ; LCCOMB_X62_Y31_N8  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[39]~174                                                                                                                                                                       ; LCCOMB_X60_Y31_N10 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[47]~169                                                                                                                                                                       ; LCCOMB_X60_Y31_N6  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stat_val                                                                                                                                                                            ; LCFF_X58_Y42_N1    ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|sop_reg[3]                                                                                                                                                                              ; LCFF_X58_Y42_N27   ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|LessThan0~1                                                                                                                                                         ; LCCOMB_X61_Y17_N28 ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|LessThan0~1                                                                                                                                                        ; LCCOMB_X56_Y17_N0  ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_mbg1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk93:auto_generated|decode_3pa:decode2|eq_node[0] ; LCCOMB_X56_Y15_N28 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_mbg1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk93:auto_generated|decode_3pa:decode2|eq_node[1] ; LCCOMB_X56_Y15_N24 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~1                                                                                                                                                     ; LCCOMB_X61_Y15_N20 ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                                                                        ; LCFF_X60_Y15_N25   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~1                                                                                                                                                    ; LCCOMB_X59_Y16_N28 ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|full_flag                                                                                                                                                                                ; LCFF_X50_Y15_N29   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector0~6                                                                                                                                                                               ; LCCOMB_X64_Y17_N12 ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector1~4                                                                                                                                                                               ; LCCOMB_X64_Y16_N12 ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector4~1                                                                                                                                                                               ; LCCOMB_X67_Y18_N28 ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wren                                                                                                                                                                                  ; LCFF_X65_Y18_N13   ; 1       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|lfsr_ena                                                                                                                                                                                  ; LCCOMB_X67_Y16_N4  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg~14                                                                                                                                                                           ; LCCOMB_X67_Y18_N24 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt~28                                                                                                                                                                               ; LCCOMB_X64_Y17_N14 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt~21                                                                                                                                                                            ; LCCOMB_X65_Y17_N28 ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt~22                                                                                                                                                                            ; LCCOMB_X67_Y17_N24 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|stat_rden                                                                                                                                                                                 ; LCFF_X63_Y17_N21   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[6]~21                                                                                                                                                                        ; LCCOMB_X63_Y17_N30 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt~32                                                                                                                                                                           ; LCCOMB_X64_Y16_N14 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always3~2                                                                                                                                                                                                                   ; LCCOMB_X64_Y19_N18 ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~2                                                                                                                                                                                                                      ; LCCOMB_X55_Y15_N24 ; 24      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~3                                                                                                                                                                                                                      ; LCCOMB_X55_Y15_N28 ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[31]~64                                                                                                                                                                                                             ; LCCOMB_X51_Y15_N26 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp~4                                                                                                                                                                                                                   ; LCCOMB_X54_Y15_N12 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|half_duplex_ena_reg2                                                                                                                                                                                                        ; LCFF_X63_Y17_N5    ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_rden~1                                                                                                                                                                                                                   ; LCCOMB_X63_Y19_N10 ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|resetn_ff_rx_clk~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y38_N8  ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|_clk0                                                                                                                                                                                                                                                                                                                                                          ; PLL_6              ; 3       ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|control_reg_en                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X13_Y33_N28 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|count_done                                                                                                                                                                                                                                                                                                                                                                                                   ; LCFF_X21_Y28_N1    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|not_areset                                                                                                                                                                                                                                                                                                                                                                                                   ; LCFF_X21_Y28_N9    ; 7       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_regs:the_uart1_regs|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X7_Y36_N0   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_wr_strobe                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X7_Y36_N4   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_rx:the_uart1_rx|got_new_char                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X6_Y36_N26  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~2                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X5_Y36_N30  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_tx:the_uart1_tx|process_4~0                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y37_N28  ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X5_Y37_N10  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_B13            ; 73      ; Clock                                              ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_B13            ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; clk_to_tse_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AC13           ; 73      ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; clk_to_tse_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_AC13           ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; gmii_mii_mux:gmii_mii_mux_instance|tx_clk_int                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X77_Y24_N0  ; 827     ; Clock                                              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; phy_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_P2             ; 1238    ; Clock                                              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_AA15           ; 23      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCFF_X20_Y26_N23   ; 53      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][1]~76                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y27_N24 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[4]~30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y27_N22 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X20_Y27_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]~65                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y27_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y26_N24 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y26_N8  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCFF_X20_Y26_N17   ; 12      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCFF_X23_Y26_N15   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCFF_X23_Y26_N5    ; 24      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCFF_X19_Y28_N9    ; 41      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCFF_X20_Y27_N17   ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y26_N10 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCFF_X24_Y26_N15   ; 32      ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                              ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch|data_out                                    ; LCFF_X50_Y28_N19  ; 63      ; Global Clock         ; GCLK10           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch|data_out              ; LCFF_X40_Y51_N9   ; 63      ; Global Clock         ; GCLK14           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch|data_out                      ; LCFF_X20_Y38_N17  ; 6375    ; Global Clock         ; GCLK4            ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1                               ; PLL_2             ; 20      ; Global Clock         ; GCLK1            ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tck                     ; JTAG_X0_Y26_N1    ; 144     ; Global Clock         ; GCLK2            ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dqs_io ; PIN_C9            ; 9       ; DQS-18 I/O bus       ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|ddr_sdram_0_auk_ddr_datapath:ddr_io|ddr_sdram_0_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dqs_io ; PIN_C6            ; 9       ; DQS-18 I/O bus       ; --               ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0                                                                                                                          ; PLL_5             ; 6992    ; Global Clock         ; GCLK13           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2                                                                                                                          ; PLL_5             ; 50      ; Global Clock         ; GCLK12           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|reset_n                                                                                                                                                        ; LCFF_X15_Y31_N27  ; 707     ; Global Clock         ; GCLK11           ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|reset_n                                                                                                                                                        ; LCFF_X1_Y35_N25   ; 794     ; Global Clock         ; GCLK0            ; --                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|_clk0                                                                                                              ; PLL_6             ; 3       ; Global Clock         ; GCLK5            ; --                        ;
; clk                                                                                                                                                                                                                                                                               ; PIN_B13           ; 73      ; Global Clock         ; GCLK15           ; --                        ;
; clk_to_tse_pll                                                                                                                                                                                                                                                                    ; PIN_AC13          ; 73      ; Global Clock         ; GCLK7            ; --                        ;
; gmii_mii_mux:gmii_mii_mux_instance|tx_clk_int                                                                                                                                                                                                                                     ; LCCOMB_X77_Y24_N0 ; 827     ; Global Clock         ; GCLK8            ; --                        ;
; phy_rx_clk                                                                                                                                                                                                                                                                        ; PIN_P2            ; 1238    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                                                                                                      ; LCFF_X20_Y26_N23  ; 53      ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                           ; LCFF_X20_Y26_N17  ; 12      ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_mem_stall                                                                                                                                                                                      ; 723     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                           ; 543     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                           ; 293     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_address_offset_field[0]                                                                                                                                                                        ; 269     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                        ; 249     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_tx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register                                                                        ; 217     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_address_line_field[0]                                                                                                                                                                          ; 204     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|dreg[1] ; 197     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_address_offset_field[2]                                                                                                                                                                        ; 187     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|F_stall                                                                                                                                                                                          ; 181     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|sgdma_rx_descriptor_read_read_data_valid_descriptor_memory_s1_shift_register                                                                        ; 173     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter|m1_address[4]                                                                                  ; 150     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter|m1_address[2]                                                                                  ; 124     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|d_address_line_field[1]                                                                                                                                                                          ; 122     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|trc_clear                                                                                                          ; 111     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_act                                                                                ; 100     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|trc_this                                                                                                               ; 97      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|internal_cpu_data_master_granted_ddr_sdram_0_s1~0                                                                                                               ; 95      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|Add2~29                                                                                                                                                         ; 93      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0_s1_arbitrator:the_ddr_sdram_0_s1|Add2~13                                                                                                                                                         ; 93      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter|m1_address[5]                                                                                  ; 91      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[17]                       ; 84      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[16]                       ; 84      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[3]~DUPLICATE                       ; 83      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[18]                       ; 83      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|instr_retired~0                                                                                                    ; 81      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|internal_d_read                                                                                                                                                                                  ; 81      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena                                         ; 80      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|WideOr0                                                                                                                ; 80      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1|internal_cpu_data_master_granted_pipeline_bridge_s1~0                                                                                                   ; 80      ;
; ~GND                                                                                                                                                                                                                                                                                                      ; 78      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter|m1_address[3]                                                                                  ; 77      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|Equal1~0                                   ; 75      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|address_reg_b[0]                                  ; 75      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|WideOr1                                                                                                                ; 75      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line[5]                                                                                                                                                                                  ; 73      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                  ; 73      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1327                                                                                                                                                                         ; 72      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1299                                                                                                                                                                         ; 72      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1287                                                                                                                                                                         ; 72      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line[8]                                                                                                                                                                                  ; 72      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line[4]                                                                                                                                                                                  ; 72      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line[3]                                                                                                                                                                                  ; 72      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line[2]                                                                                                                                                                                  ; 72      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_line[1]                                                                                                                                                                                  ; 72      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1330                                                                                                                                                                         ; 71      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1305                                                                                                                                                                         ; 71      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|A_WE_StdLogicVector~1292                                                                                                                                                                         ; 71      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|ic_fill_dp_offset[0]                                                                                                                                                                             ; 71      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|enable_action_strobe               ; 71      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type  ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_rlf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1     ; 0    ; 0      ; cpu_bht_ram.mif                 ; M512_X43_Y41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_igf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO  ; Simple Dual Port ; Single Clock ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 0     ; 0    ; 1      ; None                            ; MRAM_X51_Y20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jf1:auto_generated|altsyncram:ram_block1a0|altsyncram_7083:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO  ; Simple Dual Port ; Single Clock ; 1024         ; 15           ; 1024         ; 15           ; yes                    ; no                      ; yes                    ; no                      ; 15360  ; 1024                        ; 15                          ; 1024                        ; 15                          ; 15360               ; 0     ; 4    ; 0      ; cpu_dc_tag_ram.mif              ; M4K_X31_Y35, M4K_X31_Y34, M4K_X31_Y31, M4K_X31_Y32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_b0d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                            ; AUTO  ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 0     ; 1    ; 0      ; None                            ; M4K_X39_Y33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_e0c1:auto_generated|altsyncram:ram_block1a0|altsyncram_cg73:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 0     ; 64   ; 0      ; None                            ; M4K_X39_Y28, M4K_X39_Y29, M4K_X70_Y43, M4K_X47_Y40, M4K_X47_Y39, M4K_X70_Y37, M4K_X39_Y34, M4K_X39_Y39, M4K_X39_Y30, M4K_X39_Y31, M4K_X8_Y42, M4K_X39_Y35, M4K_X47_Y33, M4K_X70_Y34, M4K_X31_Y37, M4K_X8_Y37, M4K_X39_Y27, M4K_X39_Y32, M4K_X47_Y38, M4K_X70_Y38, M4K_X47_Y42, M4K_X70_Y42, M4K_X47_Y31, M4K_X70_Y39, M4K_X8_Y38, M4K_X8_Y39, M4K_X31_Y36, M4K_X8_Y41, M4K_X47_Y27, M4K_X47_Y29, M4K_X47_Y32, M4K_X70_Y32, M4K_X8_Y40, M4K_X39_Y40, M4K_X70_Y36, M4K_X47_Y35, M4K_X8_Y32, M4K_X8_Y29, M4K_X8_Y30, M4K_X31_Y29, M4K_X47_Y30, M4K_X70_Y33, M4K_X39_Y38, M4K_X70_Y41, M4K_X8_Y34, M4K_X8_Y33, M4K_X39_Y26, M4K_X8_Y36, M4K_X47_Y25, M4K_X47_Y34, M4K_X47_Y37, M4K_X70_Y40, M4K_X31_Y26, M4K_X8_Y35, M4K_X70_Y31, M4K_X70_Y35, M4K_X39_Y25, M4K_X70_Y30, M4K_X47_Y26, M4K_X47_Y36, M4K_X8_Y31, M4K_X8_Y28, M4K_X31_Y25, M4K_X47_Y28 ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_c7g1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk83:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO  ; Simple Dual Port ; Single Clock ; 1024         ; 21           ; 1024         ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 21504  ; 1024                        ; 21                          ; 1024                        ; 21                          ; 21504               ; 0     ; 6    ; 0      ; cpu_ic_tag_ram.mif              ; M4K_X31_Y40, M4K_X31_Y39, M4K_X31_Y41, M4K_X31_Y42, M4K_X39_Y41, M4K_X39_Y42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_g602:auto_generated|ALTSYNCRAM                                                                                                                                                                          ; AUTO  ; True Dual Port   ; Dual Clocks  ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 4608   ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 0     ; 2    ; 0      ; None                            ; M4K_X31_Y28, M4K_X31_Y27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_v172:auto_generated|ALTSYNCRAM                                                                                                                                                                              ; AUTO  ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 0     ; 2    ; 0      ; cpu_ociram_default_contents.mif ; M4K_X31_Y33, M4K_X31_Y30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_r3f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                ; AUTO  ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0     ; 1    ; 0      ; cpu_rf_ram_a.mif                ; M4K_X39_Y37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s3f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                ; AUTO  ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0     ; 1    ; 0      ; cpu_rf_ram_b.mif                ; M4K_X39_Y36                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_7ue1:auto_generated|a_dpfifo_4f71:dpfifo|dpram_k061:FIFOram|altsyncram_j1m1:altsyncram2|ALTSYNCRAM                                                                                                                         ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 32           ; 36           ; 32           ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 1152   ; 32                          ; 36                          ; 32                          ; 36                          ; 1152                ; 0     ; 1    ; 0      ; None                            ; M4K_X31_Y48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_tcc1:auto_generated|altsyncram:ram_block1a0|altsyncram_mq03:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO  ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536  ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 0     ; 16   ; 0      ; descriptor_memory.hex           ; M4K_X31_Y44, M4K_X39_Y43, M4K_X39_Y44, M4K_X31_Y43, M4K_X47_Y47, M4K_X39_Y49, M4K_X39_Y48, M4K_X39_Y47, M4K_X47_Y44, M4K_X47_Y45, M4K_X47_Y46, M4K_X47_Y43, M4K_X31_Y46, M4K_X39_Y46, M4K_X39_Y45, M4K_X31_Y45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                            ; M512_X18_Y31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                      ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                            ; M512_X18_Y30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|packet_memory:the_packet_memory|altsyncram:the_altsyncram|altsyncram_nnv1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                           ; M-RAM ; True Dual Port   ; Dual Clocks  ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 16384                       ; 32                          ; 16384                       ; 32                          ; 524288              ; 0     ; 0    ; 1      ; None                            ; MRAM_X51_Y33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|altsyncram_jqd1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 2            ; 104          ; 2            ; 104          ; yes                    ; no                      ; yes                    ; yes                     ; 208    ; 2                           ; 45                          ; 2                           ; 45                          ; 90                  ; 1     ; 1    ; 0      ; None                            ; M512_X18_Y43, M4K_X8_Y45                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|altsyncram_lnd1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 2            ; 24           ; 2            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 2                           ; 24                          ; 2                           ; 24                          ; 48                  ; 0     ; 1    ; 0      ; None                            ; M4K_X8_Y43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_o731:auto_generated|a_dpfifo_rd31:dpfifo|altsyncram_jqd1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 2            ; 104          ; 2            ; 104          ; yes                    ; no                      ; yes                    ; yes                     ; 208    ; 2                           ; 45                          ; 2                           ; 45                          ; 90                  ; 1     ; 1    ; 0      ; None                            ; M512_X22_Y44, M4K_X31_Y47                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_iq31:auto_generated|a_dpfifo_l041:dpfifo|altsyncram_nrd1:FIFOram|ALTSYNCRAM                                                                                                                                       ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 64           ; 37           ; 64           ; 37           ; yes                    ; no                      ; yes                    ; yes                     ; 2368   ; 64                          ; 37                          ; 64                          ; 37                          ; 2368                ; 1     ; 1    ; 0      ; None                            ; M4K_X47_Y19, M512_X53_Y19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_9631:auto_generated|a_dpfifo_cc31:dpfifo|altsyncram_lnd1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 2            ; 24           ; 2            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 2                           ; 24                          ; 2                           ; 24                          ; 48                  ; 0     ; 1    ; 0      ; None                            ; M4K_X31_Y49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_73k1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0     ; 1    ; 0      ; None                            ; M4K_X39_Y12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_73k1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0     ; 1    ; 0      ; None                            ; M4K_X39_Y16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 0     ; 1    ; 0      ; None                            ; M4K_X47_Y41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 0     ; 1    ; 0      ; None                            ; M4K_X47_Y24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|altsyncram:mem_rtl_0|altsyncram_7ni1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO  ; Simple Dual Port ; Single Clock ; 8            ; 42           ; 8            ; 42           ; yes                    ; no                      ; yes                    ; no                      ; 336    ; 8                           ; 42                          ; 8                           ; 42                          ; 336                 ; 1     ; 1    ; 0      ; None                            ; M512_X22_Y38, M4K_X31_Y38                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_etd1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 32           ; 10           ; 32           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 320    ; 32                          ; 10                          ; 32                          ; 10                          ; 320                 ; 1     ; 0    ; 0      ; None                            ; M512_X74_Y25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_86g1:auto_generated|ALTSYNCRAM                                                            ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 256          ; 23           ; 256          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 5888   ; 256                         ; 5                           ; 256                         ; 5                           ; 1280                ; 0     ; 1    ; 0      ; None                            ; M4K_X31_Y16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_cbg1:auto_generated|ALTSYNCRAM                                                        ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 1024         ; 40           ; 1024         ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 40960  ; 1024                        ; 36                          ; 1024                        ; 36                          ; 36864               ; 0     ; 9    ; 0      ; None                            ; M4K_X31_Y17, M4K_X39_Y22, M4K_X31_Y21, M4K_X31_Y22, M4K_X31_Y19, M4K_X31_Y18, M4K_X31_Y20, M4K_X31_Y23, M4K_X39_Y21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_hashing:U_HSH|altera_tse_altsyncram_dpm_fifo:U_LUT|altsyncram:altsyncram_component|altsyncram_mvf1:auto_generated|ALTSYNCRAM                                           ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1     ; 0    ; 0      ; None                            ; M512_X43_Y20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_23g1:auto_generated|ALTSYNCRAM                                                            ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1     ; 0    ; 0      ; None                            ; M512_X57_Y17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_mbg1:auto_generated|altsyncram:ram_block1a0|altsyncram_gk93:auto_generated|ALTSYNCRAM ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 1024         ; 36           ; 1024         ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 36864  ; 1024                        ; 36                          ; 1024                        ; 36                          ; 36864               ; 0     ; 8    ; 0      ; None                            ; M4K_X70_Y15, M4K_X70_Y19, M4K_X47_Y15, M4K_X47_Y16, M4K_X47_Y17, M4K_X47_Y18, M4K_X70_Y17, M4K_X70_Y16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_q5g1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO  ; Simple Dual Port ; Dual Clocks  ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280   ; 128                         ; 10                          ; 128                         ; 10                          ; 1280                ; 0     ; 1    ; 0      ; None                            ; M4K_X70_Y18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 288               ;
; Simple Multipliers (18-bit)      ; 0           ; 4                   ; 144               ;
; Simple Multipliers (36-bit)      ; 1           ; 1                   ; 36                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 72                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 144               ;
; Two-Multipliers Adders (18-bit)  ; 0           ; 2                   ; 72                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 72                ;
; Four-Multipliers Adders (18-bit) ; 0           ; 1                   ; 36                ;
; Dynamic DSP Blocks               ; 0           ; 1                   ; 36                ;
; DSP Blocks                       ; 1           ; --                  ; 36                ;
; DSP Block 9-bit Elements         ; 8           ; 8                   ; 288               ;
; Signed Multipliers               ; 0           ; --                  ; --                ;
; Unsigned Multipliers             ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers           ; 0           ; --                  ; --                ;
; Variable Sign Multipliers        ; 1           ; --                  ; --                ;
; Dedicated Shift Register Chains  ; 0           ; --                  ; --                ;
+----------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                           ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X35_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult1 ;                            ; DSPMULT_X35_Y35_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
;    NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult2 ;                            ; DSPMULT_X35_Y34_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
;    NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult3 ;                            ; DSPMULT_X35_Y33_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
;    NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_1f82:auto_generated|mac_mult4 ;                            ; DSPMULT_X35_Y32_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-----------------------------------------------------------------------+
; Interconnect Usage Summary                                            ;
+-------------------------------------------+---------------------------+
; Interconnect Resource Type                ; Usage                     ;
+-------------------------------------------+---------------------------+
; Block interconnects                       ; 28,594 / 185,060 ( 15 % ) ;
; C16 interconnects                         ; 325 / 5,226 ( 6 % )       ;
; C4 interconnects                          ; 14,848 / 135,872 ( 11 % ) ;
; DPA clocks                                ; 0 / 2 ( 0 % )             ;
; DQS bus muxes                             ; 4 / 36 ( 11 % )           ;
; DQS-18 I/O buses                          ; 2 / 8 ( 25 % )            ;
; DQS-36 I/O buses                          ; 0 / 4 ( 0 % )             ;
; DQS-4 I/O buses                           ; 0 / 36 ( 0 % )            ;
; DQS-9 I/O buses                           ; 0 / 18 ( 0 % )            ;
; Differential I/O clocks                   ; 0 / 32 ( 0 % )            ;
; Direct links                              ; 3,195 / 185,060 ( 2 % )   ;
; Global clocks                             ; 16 / 16 ( 100 % )         ;
; Local interconnects                       ; 6,165 / 48,352 ( 13 % )   ;
; NDQS bus muxes                            ; 0 / 36 ( 0 % )            ;
; NDQS-18 I/O buses                         ; 0 / 8 ( 0 % )             ;
; NDQS-36 I/O buses                         ; 0 / 4 ( 0 % )             ;
; NDQS-4 I/O buses                          ; 0 / 36 ( 0 % )            ;
; NDQS-9 I/O buses                          ; 0 / 18 ( 0 % )            ;
; PLL transmitter or receiver load enables  ; 0 / 16 ( 0 % )            ;
; PLL transmitter or receiver synch. clocks ; 0 / 16 ( 0 % )            ;
; R24 interconnects                         ; 699 / 5,202 ( 13 % )      ;
; R24/C16 interconnect drivers              ; 861 / 15,912 ( 5 % )      ;
; R4 interconnects                          ; 23,102 / 212,368 ( 11 % ) ;
; Regional clocks                           ; 0 / 32 ( 0 % )            ;
+-------------------------------------------+---------------------------+


+-------------------------------------------------------------------+
; LAB Logic Elements                                                ;
+----------------------------------+--------------------------------+
; Number of ALMs  (Average = 7.16) ; Number of LABs  (Total = 1205) ;
+----------------------------------+--------------------------------+
; 1                                ; 47                             ;
; 2                                ; 38                             ;
; 3                                ; 28                             ;
; 4                                ; 23                             ;
; 5                                ; 28                             ;
; 6                                ; 42                             ;
; 7                                ; 53                             ;
; 8                                ; 946                            ;
+----------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.59) ; Number of LABs  (Total = 1205) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 951                            ;
; 1 Clock                            ; 1041                           ;
; 1 Clock enable                     ; 401                            ;
; 1 Sync. clear                      ; 104                            ;
; 1 Sync. load                       ; 47                             ;
; 2 Async. clears                    ; 83                             ;
; 2 Clock enables                    ; 242                            ;
; 2 Clocks                           ; 78                             ;
; 3 Clock enables                    ; 168                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 16.08) ; Number of LABs  (Total = 1205) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 25                             ;
; 1                                            ; 14                             ;
; 2                                            ; 40                             ;
; 3                                            ; 14                             ;
; 4                                            ; 21                             ;
; 5                                            ; 11                             ;
; 6                                            ; 13                             ;
; 7                                            ; 16                             ;
; 8                                            ; 36                             ;
; 9                                            ; 27                             ;
; 10                                           ; 33                             ;
; 11                                           ; 43                             ;
; 12                                           ; 52                             ;
; 13                                           ; 57                             ;
; 14                                           ; 49                             ;
; 15                                           ; 67                             ;
; 16                                           ; 94                             ;
; 17                                           ; 78                             ;
; 18                                           ; 68                             ;
; 19                                           ; 61                             ;
; 20                                           ; 53                             ;
; 21                                           ; 54                             ;
; 22                                           ; 54                             ;
; 23                                           ; 37                             ;
; 24                                           ; 33                             ;
; 25                                           ; 33                             ;
; 26                                           ; 26                             ;
; 27                                           ; 25                             ;
; 28                                           ; 23                             ;
; 29                                           ; 10                             ;
; 30                                           ; 21                             ;
; 31                                           ; 4                              ;
; 32                                           ; 13                             ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 7.92) ; Number of LABs  (Total = 1205) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 25                             ;
; 1                                               ; 70                             ;
; 2                                               ; 59                             ;
; 3                                               ; 58                             ;
; 4                                               ; 71                             ;
; 5                                               ; 81                             ;
; 6                                               ; 107                            ;
; 7                                               ; 108                            ;
; 8                                               ; 105                            ;
; 9                                               ; 97                             ;
; 10                                              ; 78                             ;
; 11                                              ; 88                             ;
; 12                                              ; 88                             ;
; 13                                              ; 35                             ;
; 14                                              ; 34                             ;
; 15                                              ; 26                             ;
; 16                                              ; 58                             ;
; 17                                              ; 3                              ;
; 18                                              ; 4                              ;
; 19                                              ; 5                              ;
; 20                                              ; 1                              ;
; 21                                              ; 0                              ;
; 22                                              ; 1                              ;
; 23                                              ; 1                              ;
; 24                                              ; 1                              ;
; 25                                              ; 0                              ;
; 26                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 20.21) ; Number of LABs  (Total = 1205) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 2                              ;
; 2                                            ; 5                              ;
; 3                                            ; 23                             ;
; 4                                            ; 46                             ;
; 5                                            ; 23                             ;
; 6                                            ; 27                             ;
; 7                                            ; 29                             ;
; 8                                            ; 24                             ;
; 9                                            ; 35                             ;
; 10                                           ; 29                             ;
; 11                                           ; 33                             ;
; 12                                           ; 39                             ;
; 13                                           ; 23                             ;
; 14                                           ; 34                             ;
; 15                                           ; 33                             ;
; 16                                           ; 33                             ;
; 17                                           ; 43                             ;
; 18                                           ; 44                             ;
; 19                                           ; 35                             ;
; 20                                           ; 49                             ;
; 21                                           ; 43                             ;
; 22                                           ; 40                             ;
; 23                                           ; 33                             ;
; 24                                           ; 32                             ;
; 25                                           ; 34                             ;
; 26                                           ; 38                             ;
; 27                                           ; 34                             ;
; 28                                           ; 27                             ;
; 29                                           ; 30                             ;
; 30                                           ; 34                             ;
; 31                                           ; 33                             ;
; 32                                           ; 37                             ;
; 33                                           ; 25                             ;
; 34                                           ; 50                             ;
; 35                                           ; 44                             ;
; 36                                           ; 42                             ;
; 37                                           ; 13                             ;
; 38                                           ; 1                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 31    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+-------------------+---------------------------------------------+
; Status       ; ID        ; Category                                ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area              ; Extra Information                           ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+-------------------+---------------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                         ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O               ;                                             ;
; Pass         ; IO_000002 ; Capacity Checks                         ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O               ;                                             ;
; Pass         ; IO_000003 ; Capacity Checks                         ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O               ;                                             ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks            ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O               ;                                             ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VREF values.                                                  ; Critical ; 0 such failures found.                                                   ; I/O               ;                                             ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O               ;                                             ;
; Pass         ; IO_000007 ; Valid Location Checks                   ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O               ;                                             ;
; Inapplicable ; IO_000008 ; Valid Location Checks                   ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O               ;                                             ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O               ;                                             ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O               ;                                             ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O       ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O               ;                                             ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O       ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O               ;                                             ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O       ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O               ;                                             ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O       ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O               ;                                             ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O       ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O               ;                                             ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O               ;                                             ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O               ;                                             ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O               ;                                             ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O               ;                                             ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O               ;                                             ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O       ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O               ;                                             ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O       ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O               ;                                             ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O       ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O               ;                                             ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O       ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O               ;                                             ;
; Inapplicable ; IO_000032 ; I/O Properties Checks for Multiple I/Os ; I/O registers and SERDES should not be used at the same XY location.                                 ; Critical ; No Differential I/O Standard assignments found.                          ; I/O               ;                                             ;
; Pass         ; IO_000033 ; Electromigration Checks                 ; Current density for consecutive I/Os should not exceed 250mA for row I/Os and 250mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O               ;                                             ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks              ; Single-ended outputs should be 1 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O               ;                                             ;
; Inapplicable ; IO_000037 ; SI Related Distance Checks              ; Single-ended I/O and differential I/O should not coexist in a PLL output I/O bank.                   ; High     ; No Differential I/O Standard assignments found.                          ; I/O               ;                                             ;
; Inapplicable ; IO_000038 ; SI Related SSO Limit Checks             ; Single-ended outputs and High-speed LVDS should not coexist in an I/O bank.                          ; High     ; No High-speed LVDS found.                                                ; I/O               ;                                             ;
; Pass         ; IO_000042 ; SI Related SSO Limit Checks             ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; 0 such failures found.                                                   ; I/O               ; 20 I/Os was assigned an output enable group ;
; Inapplicable ; IO_000040 ; SI Related SSO Limit Checks             ; The total drive strength of single ended outputs in a DPA bank should not exceed 120mA.              ; High     ; No DPA found.                                                            ; I/O               ;                                             ;
; ----         ; ----      ; Disclaimer                              ; Memory interface related rules are checked but not reported.                                         ; None     ; ----                                                                     ; Memory Interfaces ;                                             ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+-------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                                       ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000032    ; IO_000033 ; IO_000034    ; IO_000037    ; IO_000038    ; IO_000042    ; IO_000040    ;
+-------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                                      ; 229          ; 157          ; 229          ; 0            ; 18           ; 238       ; 229          ; 0            ; 238       ; 238       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 238       ; 0            ; 0            ; 0            ; 212          ; 0            ;
; Total Unchecked                                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                              ; 9            ; 81           ; 9            ; 238          ; 220          ; 0         ; 9            ; 238          ; 0         ; 0         ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 238          ; 0         ; 238          ; 238          ; 238          ; 26           ; 238          ;
; Total Fail                                      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LCD_E_from_the_lcd_display                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_RS_from_the_lcd_display                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_RW_from_the_lcd_display                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; adsc_n_to_the_ext_ssram                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; bw_n_to_the_ext_ssram[0]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; bw_n_to_the_ext_ssram[1]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; bw_n_to_the_ext_ssram[2]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; bw_n_to_the_ext_ssram[3]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; bwe_n_to_the_ext_ssram                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; chipenable1_n_to_the_ext_ssram                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[0]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[1]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[2]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[3]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[4]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[5]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[6]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[7]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[8]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[9]                                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[10]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[11]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_a[12]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_ba[0]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_ba[1]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_cas_n[0]                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_cke[0]                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_cs_n[0]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_ras_n[0]                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_we_n[0]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[0]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[1]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[2]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[3]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[4]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[5]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[6]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[7]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[8]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[9]                   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[10]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[11]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[12]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[13]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[14]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[15]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[16]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[17]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[18]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[19]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[20]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[21]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[22]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_address[23]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[2]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[3]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[4]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[5]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[6]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[7]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[8]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[9]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[10]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[11]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[12]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[13]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[14]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[15]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[16]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[17]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[18]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[19]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_address[20]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_clk_from_the_cpu       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[4]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[5]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[6]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[7]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[8]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[9]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[10]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[11]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[12]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[13]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[14]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[15]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[16]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_offchip_trace_data_from_the_cpu[17]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; jtag_debug_trigout_from_the_cpu                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; mdc                                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_led_pio_n[0]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_led_pio_n[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_led_pio_n[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_led_pio_n[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_led_pio_n[4]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_led_pio_n[5]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_led_pio_n[6]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_led_pio_n[7]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[10]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[11]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[12]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[13]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[14]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; out_port_from_the_seven_seg_pio[15]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; outputenable_n_to_the_ext_ssram                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_d[0]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_d[1]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_d[2]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_d[3]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_d[4]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_d[5]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_d[6]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_d[7]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_en                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_err                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; pll_c1_out                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; read_n_to_the_ext_flash                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; select_n_to_the_ext_flash                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; txd_from_the_uart1                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; write_n_to_the_ext_flash                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; altera_reserved_tdo                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; bidir_port_to_and_from_the_reconfig_request_pio ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_data[0]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_data[1]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_data[2]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_data[3]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_data[4]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_data[5]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_data[6]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_flash_enet_bus_data[7]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[0]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[1]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[2]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[3]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[4]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[5]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[6]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[7]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[8]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[9]                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[10]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[11]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[12]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[13]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[14]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[15]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[16]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[17]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[18]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[19]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[20]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[21]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[22]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[23]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[24]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[25]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[26]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[27]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[28]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[29]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[30]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ext_ssram_bus_data[31]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; mdio                                            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; PLD_CLKOUT                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; clk_to_sdram[0]                                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; clk_to_sdram_n[0]                               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dm[0]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dm[1]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[15]                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[14]                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[13]                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[12]                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[11]                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[10]                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[9]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[8]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[7]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[6]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[5]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[4]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[3]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[2]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[1]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dq[0]                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; reset_n                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_ntrst                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr_dqs[0]                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ddr_dqs[1]                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; phy_tx_clk                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_to_tse_pll                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_clk                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; in_port_to_the_button_pio[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; in_port_to_the_button_pio[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; in_port_to_the_button_pio[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; in_port_to_the_button_pio[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_col                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rxd_to_the_uart1                                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_dv                                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_d[4]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_d[3]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_d[1]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_d[7]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_d[0]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_d[6]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_d[5]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_d[2]                                     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_crs                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_rx_err                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_ADS_N                                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ENET_AEN                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ssram_adsp_n                                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
; ssram_adv_n                                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ;
+-------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Active Serial       ;
; Error detection CRC                          ; Off                 ;
; Configuration Voltage Level                  ; Auto                ;
; Force Configuration Voltage Level            ; Off                 ;
; nWS, nRS, nCS, CS                            ; Unreserved          ;
; RDYnBUSY                                     ; Unreserved          ;
; Data[7..1]                                   ; Unreserved          ;
; Data[0]                                      ; As input tri-stated ;
; ASDO,nCSO                                    ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; phy_rx_clk      ; phy_rx_clk           ; 183.154           ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue May 26 16:24:48 2009
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NiosII_stratixII_2s60_RoHS_TSE_SGDMA -c NiosII_stratixII_2s60_RoHS_TSE_SGDMA
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Info: Selected device EP2S60F672C3 for design "NiosII_stratixII_2s60_RoHS_TSE_SGDMA"
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device HC220F672C is compatible
    Info: Device EP2S15F672C3 is compatible
    Info: Device EP2S30F672C3 is compatible
    Info: Device EP2S60F672C3ES is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location G14
    Info: Pin ~nCSO~ is reserved at location E14
    Info: Pin ~DATA0~ is reserved at location E16
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Design contains 1 DLLs
Info: Design contains 2 DQS I/Os
Info: Design contains 16 DQ I/Os
Info: DLL "ddr_sdram_0_auk_ddr_dll:ddr_sdram_0_auk_ddr_dll_instance|dll" (in fast lock mode) requires up to 256 clock cycles to generate correct delay control settings on system power-up
Info: 6 pins cannot be used as DQS I/Os
    Info: Pin AA12
    Info: Pin AB12
    Info: Pin E9
    Info: Pin E12
    Info: Pin D17
    Info: Pin E17
Info: 8 pins cannot be used as nDQS I/Os
    Info: Pin AA11
    Info: Pin AB11
    Info: Pin AB8
    Info: Pin E10
    Info: Pin E11
    Info: Pin F12
    Info: Pin G16
    Info: Pin G18
Info: 55 pins cannot be used as DQ I/Os
    Info: Pin AB19
    Info: Pin W18
    Info: Pin AC18
    Info: Pin AB18
    Info: Pin V17
    Info: Pin AC17
    Info: Pin AB17
    Info: Pin V16
    Info: Pin AA17
    Info: Pin AA16
    Info: Pin V14
    Info: Pin W15
    Info: Pin Y12
    Info: Pin W12
    Info: Pin Y11
    Info: Pin AA12
    Info: Pin V12
    Info: Pin AA11
    Info: Pin W11
    Info: Pin AB11
    Info: Pin AA10
    Info: Pin Y9
    Info: Pin W10
    Info: Pin W9
    Info: Pin AA8
    Info: Pin AB7
    Info: Pin V10
    Info: Pin J9
    Info: Pin F8
    Info: Pin K10
    Info: Pin H9
    Info: Pin G9
    Info: Pin K11
    Info: Pin H10
    Info: Pin E10
    Info: Pin F10
    Info: Pin J11
    Info: Pin G10
    Info: Pin E11
    Info: Pin F11
    Info: Pin E12
    Info: Pin G11
    Info: Pin H11
    Info: Pin F12
    Info: Pin H15
    Info: Pin G16
    Info: Pin J15
    Info: Pin F17
    Info: Pin K16
    Info: Pin G17
    Info: Pin J17
    Info: Pin G18
    Info: Pin E18
    Info: Pin J18
    Info: Pin D18
Info: Placed DLL "ddr_sdram_0_auk_ddr_dll:ddr_sdram_0_auk_ddr_dll_instance|dll" in location DLL_X48_Y52_N0 due to location constraints
    Info: I/O "ddr_dqs[0]" of type DQS has location assignment C9 due to source User Location Constraints
    Info: I/O "ddr_dq[0]" of type DQ has location assignment D9 due to source User Location Constraints
    Info: I/O "ddr_dq[1]" of type DQ has location assignment D8 due to source User Location Constraints
    Info: I/O "ddr_dq[2]" of type DQ has location assignment C8 due to source User Location Constraints
    Info: I/O "ddr_dq[3]" of type DQ has location assignment A9 due to source User Location Constraints
    Info: I/O "ddr_dq[4]" of type DQ has location assignment B11 due to source User Location Constraints
    Info: I/O "ddr_dq[5]" of type DQ has location assignment C11 due to source User Location Constraints
    Info: I/O "ddr_dq[6]" of type DQ has location assignment A10 due to source User Location Constraints
    Info: I/O "ddr_dq[7]" of type DQ has location assignment D10 due to source User Location Constraints
    Info: I/O "ddr_dqs[1]" of type DQS has location assignment C6 due to source User Location Constraints
    Info: I/O "ddr_dq[8]" of type DQ has location assignment A5 due to source User Location Constraints
    Info: I/O "ddr_dq[9]" of type DQ has location assignment B5 due to source User Location Constraints
    Info: I/O "ddr_dq[10]" of type DQ has location assignment D6 due to source User Location Constraints
    Info: I/O "ddr_dq[11]" of type DQ has location assignment A6 due to source User Location Constraints
    Info: I/O "ddr_dq[12]" of type DQ has location assignment A8 due to source User Location Constraints
    Info: I/O "ddr_dq[13]" of type DQ has location assignment A7 due to source User Location Constraints
    Info: I/O "ddr_dq[14]" of type DQ has location assignment C7 due to source User Location Constraints
    Info: I/O "ddr_dq[15]" of type DQ has location assignment D7 due to source User Location Constraints
Info: Placed PLL "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|pll" in location PLL_5 PLL feeds the clk port of DLL "ddr_sdram_0_auk_ddr_dll:ddr_sdram_0_auk_ddr_dll_instance|dll"
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Implemented PLL "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|pll" as Enhanced PLL type
    Info: Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 3, clock division of 1, and phase shift of 34 degrees (625 ps) for NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 port
    Info: Implementing clock multiplication of 3, clock division of 1, and phase shift of -90 degrees (-1667 ps) for NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 port
Info: Implemented PLL "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|pll" as Enhanced PLL type
    Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|_clk0 port
Info: Implemented PLL "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|pll" as Fast PLL type
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1 port
Info: Fitter is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Automatically promoted node clk (placed in PIN B13 (CLK12p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info: Automatically promoted node clk_to_tse_pll (placed in PIN AC13 (CLK7p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1 (placed in counter C0 of PLL_2)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_5)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 (placed in counter C2 of PLL_5)
    Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X41_Y52_N7
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 (placed in counter C1 of PLL_5)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|altplltse_pll:the_pll|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_6)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info: Automatically promoted node phy_rx_clk (placed in PIN P2 (CLK10p/DIFFIO_RX_C3p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info: Automatically promoted node gmii_mii_mux:gmii_mii_mux_instance|tx_clk_int 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tck 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[6]
        Info: Destination node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[8]
        Info: Destination node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ddr_sdram_0:the_ddr_sdram_0|ddr_sdram_0_auk_ddr_sdram:ddr_sdram_0_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_ba[0]
        Info: Destination node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~3
        Info: Destination node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|out_valid~2
        Info: Destination node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|out_valid~3
        Info: Destination node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|resetn_ff_rx_clk~0
        Info: Destination node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~2
        Info: Destination node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[0]~18
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|reset_n 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|reset_n 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node sld_hub:sld_hub_inst|clr_reg 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30
        Info: Destination node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3
Info: Starting register packing
Info: Ignoring invalid fast I/O register assignments
Info: Finished register packing
    Extra Info: Packed 14 registers into blocks of type EC
    Extra Info: Packed 214 registers into blocks of type I/O
    Extra Info: Created 38 register duplicates
Warning: PLL "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|pll" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info: Input port INCLK[0] of node "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|pll" is driven by NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl which is OUTCLK output port of Clock control block type node NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Evaluation Phase
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_pll_c0_out_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|reset_n_sources~5
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_tx:the_sgdma_tx|reset_n~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|sgdma_rx:the_sgdma_rx|reset_n~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|reset_n
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|not_areset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_pll:the_tse_pll|not_areset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|sld_hub:sld_hub_inst|clr_reg~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_to_tse_pll_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch_module:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_reset_clk_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|resetn_ff_rx_clk~0
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_RoHS_TSE_SGDMA|sld_hub:sld_hub_inst|virtual_ir_scan_reg
        Info: Signal not critical. No action is required
    Info: Found 14 asynchronous signals of which 0 will be pipelined
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:01:27
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Warning: Ignored I/O standard assignments to the following nodes
    Warning: Ignored I/O standard assignment to node "clock_source"
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "PROTO1_IO[40]" is assigned to location or region, but does not exist in design
    Warning: Node "byteenablen_to_the_lan91c111[0]" is assigned to location or region, but does not exist in design
    Warning: Node "byteenablen_to_the_lan91c111[1]" is assigned to location or region, but does not exist in design
    Warning: Node "byteenablen_to_the_lan91c111[2]" is assigned to location or region, but does not exist in design
    Warning: Node "byteenablen_to_the_lan91c111[3]" is assigned to location or region, but does not exist in design
    Warning: Node "enet_ads_n" is assigned to location or region, but does not exist in design
    Warning: Node "enet_aen" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[10]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[11]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[12]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[13]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[14]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[15]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[16]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[17]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[18]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[19]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[20]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[21]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[22]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[23]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[24]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[25]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[26]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[27]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[28]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[29]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[30]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[31]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[8]" is assigned to location or region, but does not exist in design
    Warning: Node "ext_flash_enet_bus_data[9]" is assigned to location or region, but does not exist in design
    Warning: Node "ior_n_to_the_lan91c111" is assigned to location or region, but does not exist in design
    Warning: Node "iow_n_to_the_lan91c111" is assigned to location or region, but does not exist in design
    Warning: Node "irq_from_the_lan91c111" is assigned to location or region, but does not exist in design
    Warning: Node "pll_c0_out" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:02:51
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:23
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:01:13
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Execution Phase
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 678 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 123 ps
Info: Starting physical synthesis algorithm fanout splitting
Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 178 ps
Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:08:06
Info: Slack time is -1.002 ns between source register "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_7[12]" and destination register "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib|tr_data_reg[12]"
    Info: + Largest register to register requirement is 1.408 ns
    Info:   Shortest clock path from clock "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1" to destination register is 3.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1'
        Info: 2: + IC(1.390 ns) + CELL(0.000 ns) = 1.390 ns; Loc. = Unassigned; Fanout = 20; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1~clkctrl'
        Info: 3: + IC(1.146 ns) + CELL(0.618 ns) = 3.154 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib|tr_data_reg[12]'
        Info: Total cell delay = 0.618 ns ( 19.59 % )
        Info: Total interconnect delay = 2.536 ns ( 80.41 % )
    Info:   Longest clock path from clock "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1" to destination register is 3.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1'
        Info: 2: + IC(1.390 ns) + CELL(0.000 ns) = 1.390 ns; Loc. = Unassigned; Fanout = 20; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_ext_trace_pll_module:the_cpu_ext_trace_pll_module|altclklock:cpu_nios2_oci_altclklock|altpll:pll|_clk1~clkctrl'
        Info: 3: + IC(1.146 ns) + CELL(0.618 ns) = 3.154 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib|tr_data_reg[12]'
        Info: Total cell delay = 0.618 ns ( 19.59 % )
        Info: Total interconnect delay = 2.536 ns ( 80.41 % )
    Info:   Shortest clock path from clock "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0" to source register is 3.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.390 ns) + CELL(0.000 ns) = 1.390 ns; Loc. = Unassigned; Fanout = 20908; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.146 ns) + CELL(0.618 ns) = 3.154 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_7[12]'
        Info: Total cell delay = 0.618 ns ( 19.59 % )
        Info: Total interconnect delay = 2.536 ns ( 80.41 % )
    Info:   Longest clock path from clock "NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0" to source register is 3.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 1; CLK Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.390 ns) + CELL(0.000 ns) = 1.390 ns; Loc. = Unassigned; Fanout = 20908; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.146 ns) + CELL(0.618 ns) = 3.154 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_7[12]'
        Info: Total cell delay = 0.618 ns ( 19.59 % )
        Info: Total interconnect delay = 2.536 ns ( 80.41 % )
    Info:   Micro clock to output delay of source is 0.094 ns
    Info:   Micro setup delay of destination is 0.090 ns
    Info: - Longest register to register delay is 2.410 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_7[12]'
        Info: 2: + IC(0.225 ns) + CELL(0.272 ns) = 0.497 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[12]~122'
        Info: 3: + IC(1.086 ns) + CELL(0.272 ns) = 1.855 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[12]~124'
        Info: 4: + IC(0.043 ns) + CELL(0.357 ns) = 2.255 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib|A_WE_StdLogicVector~30'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.410 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib|tr_data_reg[12]'
        Info: Total cell delay = 1.056 ns ( 43.82 % )
        Info: Total interconnect delay = 1.354 ns ( 56.18 % )
Info: Estimated most critical path is register to register delay of 2.410 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y26; Fanout = 1; REG Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|fifo_7[12]'
    Info: 2: + IC(0.225 ns) + CELL(0.272 ns) = 0.497 ns; Loc. = LAB_X16_Y26; Fanout = 1; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[12]~122'
    Info: 3: + IC(1.086 ns) + CELL(0.272 ns) = 1.855 ns; Loc. = LAB_X19_Y19; Fanout = 2; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|tw[12]~124'
    Info: 4: + IC(0.043 ns) + CELL(0.357 ns) = 2.255 ns; Loc. = LAB_X19_Y19; Fanout = 1; COMB Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib|A_WE_StdLogicVector~30'
    Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.410 ns; Loc. = LAB_X19_Y19; Fanout = 1; REG Node = 'NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib|tr_data_reg[12]'
    Info: Total cell delay = 1.056 ns ( 43.82 % )
    Info: Total interconnect delay = 1.354 ns ( 56.18 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 10% of the available device resources
    Info: Peak interconnect usage is 42% of the available device resources in the region that extends from location X33_Y26 to location X44_Y38
Info: Fitter routing operations ending: elapsed time is 00:01:01
Info: Duplicated 55 combinational logic cells to improve design speed or routability
Info: Duplicated 35 registered logic cells to improve design speed or routability
Info: Started post-fitting delay annotation
Warning: Found 165 output pins without output pin load capacitance assignment
    Info: Pin "LCD_E_from_the_lcd_display" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS_from_the_lcd_display" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW_from_the_lcd_display" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "adsc_n_to_the_ext_ssram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bw_n_to_the_ext_ssram[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bw_n_to_the_ext_ssram[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bw_n_to_the_ext_ssram[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bw_n_to_the_ext_ssram[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bwe_n_to_the_ext_ssram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "chipenable1_n_to_the_ext_ssram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_address[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_address[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_clk_from_the_cpu" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_offchip_trace_data_from_the_cpu[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "jtag_debug_trigout_from_the_cpu" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "mdc" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio_n[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio_n[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio_n[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio_n[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio_n[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio_n[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio_n[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio_n[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "outputenable_n_to_the_ext_ssram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_d[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_d[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_d[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_d[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_d[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_d[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_d[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_d[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_en" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "phy_tx_err" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pll_c1_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read_n_to_the_ext_flash" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "select_n_to_the_ext_flash" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "txd_from_the_uart1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "write_n_to_the_ext_flash" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bidir_port_to_and_from_the_reconfig_request_pio" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_flash_enet_bus_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ssram_bus_data[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "mdio" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PLD_CLKOUT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin ENET_ADS_N has GND driving its datain port
    Info: Pin ENET_AEN has GND driving its datain port
    Info: Pin ssram_adsp_n has VCC driving its datain port
    Info: Pin ssram_adv_n has VCC driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|ext_ssram_bus_avalon_slave_arbitrator:the_ext_ssram_bus_avalon_slave|ext_ssram_s1_with_write_latency
        Info: Type bi-directional pin ext_ssram_bus_data[8] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[31] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[22] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[13] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[29] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[20] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[11] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[27] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[18] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[9] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[25] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[16] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[23] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[14] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[30] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[21] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[12] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[28] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[19] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[10] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[26] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[17] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[24] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ssram_bus_data[15] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: group 1
        Info: Type bi-directional pin ddr_dq[6] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[8] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dqs[1] uses the SSTL-2 Class II I/O standard
        Info: Type output pin ddr_dm[0] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[1] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[10] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[3] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[12] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[5] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[14] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[7] uses the SSTL-2 Class II I/O standard
        Info: Type output pin ddr_dm[1] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[15] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[0] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[9] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dqs[0] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[2] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[11] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[4] uses the SSTL-2 Class II I/O standard
        Info: Type bi-directional pin ddr_dq[13] uses the SSTL-2 Class II I/O standard
    Info: Following pins have the same output enable: NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge:the_pipeline_bridge|pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter|m1_address[2] (inverted)
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[4] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1|r_0~51
        Info: Type bi-directional pin ext_flash_enet_bus_data[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_flash_enet_bus_data[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_flash_enet_bus_data[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_flash_enet_bus_data[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_flash_enet_bus_data[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_flash_enet_bus_data[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_flash_enet_bus_data[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_flash_enet_bus_data[0] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen
        Info: Type bi-directional pin mdio uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc:NiosII_stratixII_2s60_RoHS_TSE_SGDMA_sopc_instance|reconfig_request_pio:the_reconfig_request_pio|data_dir
        Info: Type bi-directional pin bidir_port_to_and_from_the_reconfig_request_pio uses the 3.3-V LVTTL I/O standard
Info: Generated suppressed messages file /net/sj-itnas01b/vol/vol1/abg/home/home/users/holiu/Ethernet_Project/90/May20_32k32k_timing/May7_startfromFeb22_Working90Tse/NiosII_stratixII_2s60_RoHS_TSE_SGDMA.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 619 megabytes
    Info: Processing ended: Tue May 26 16:38:42 2009
    Info: Elapsed time: 00:13:54
    Info: Total CPU time (on all processors): 00:16:37


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /net/sj-itnas01b/vol/vol1/abg/home/home/users/holiu/Ethernet_Project/90/May20_32k32k_timing/May7_startfromFeb22_Working90Tse/NiosII_stratixII_2s60_RoHS_TSE_SGDMA.fit.smsg.


