/*
 * (C) Copyright 2013-2016
 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
 *
 */

#include <common.h>
#include <arch/clock.h>
#include <arch/ce.h>
#include <cache_align.h>

#define SYMM_TRPE 0
#define HASH_RBG_TRPE 1
#define ASYM_TRPE 2
#define RAES_TRPE 3

static int ss_base_mode = 1;

static u32 __aw_endian4(u32 data)
{
	u32 d1, d2, d3, d4;
	d1 = (data & 0xff) << 24;
	d2 = (data & 0xff00) << 8;
	d3 = (data & 0xff0000) >> 8;
	d4 = (data & 0xff000000) >> 24;

	return d1 | d2 | d3 | d4;
}

u32 __sha256_padding(u32 data_size, u8 *text)
{
	u32 i;
	u32 k, q;
	u32 size;
	u32 padding_buf[16];
	u8 *ptext;

	k = data_size / 64;
	q = data_size % 64;

	ptext = (u8 *)padding_buf;
	if (q == 0) {
		for (i = 0; i < 16; i++) {
			padding_buf[i] = 0x0;
		}
		padding_buf[0] = 0x00000080;

		padding_buf[14] = data_size >> 29;
		padding_buf[15] = data_size << 3;
		padding_buf[14] = __aw_endian4(padding_buf[14]);
		padding_buf[15] = __aw_endian4(padding_buf[15]);

		for (i = 0; i < 64; i++) {
			text[k * 64 + i] = ptext[i];
		}
		size = (k + 1) * 64;
	} else if (q < 56) {
		for (i = 0; i < 16; i++) {
			padding_buf[i] = 0x0;
		}
		for (i = 0; i < q; i++) {
			ptext[i] = text[k * 64 + i];
		}
		ptext[q] = 0x80;

		padding_buf[14] = data_size >> 29;
		padding_buf[15] = data_size << 3;
		padding_buf[14] = __aw_endian4(padding_buf[14]);
		padding_buf[15] = __aw_endian4(padding_buf[15]);

		for (i = 0; i < 64; i++) {
			text[k * 64 + i] = ptext[i];
		}
		size = (k + 1) * 64;
	} else {
		for (i = 0; i < 16; i++) {
			padding_buf[i] = 0x0;
		}
		for (i = 0; i < q; i++) {
			ptext[i] = text[k * 64 + i];
		}
		ptext[q] = 0x80;
		for (i = 0; i < 64; i++) {
			text[k * 64 + i] = ptext[i];
		}

		/*send last 512-bits text to SHA1/MD5*/
		for (i = 0; i < 16; i++) {
			padding_buf[i] = 0x0;
		}
		padding_buf[14] = data_size >> 29;
		padding_buf[15] = data_size << 3;
		padding_buf[14] = __aw_endian4(padding_buf[14]);
		padding_buf[15] = __aw_endian4(padding_buf[15]);

		for (i = 0; i < 64; i++) {
			text[(k + 1) * 64 + i] = ptext[i];
		}
		size = (k + 2) * 64;
	}

	return size;
}

static void __rsa_padding(u8 *dst_buf, u8 *src_buf, u32 data_len, u32 group_len)
{
	int i = 0;

	memset(dst_buf, 0, group_len);
	for (i = group_len - data_len; i < group_len; i++) {
		dst_buf[i] = src_buf[group_len - 1 - i];
	}
}

void sunxi_ce_open(void)
{
	u32 reg_val;
	reg_val = readl(CCMU_CE_CLK_REG); /*ce CLOCK*/
	reg_val &= (~((0x3 << 8) | (0xf << 0)));
	reg_val |= (0x0 << 0);
	writel(reg_val, CCMU_CE_CLK_REG);

	reg_val = readl(CCMU_CE_CLK_REG);

	/*set CE src clock*/
	reg_val &= ~(CE_CLK_SRC_MASK << CE_CLK_SRC_SEL_BIT);
	udelay(10);
#ifdef FPGA_PLATFORM
	/* OSC24M */
	reg_val |= 0 << CE_CLK_SRC_SEL_BIT;
#else
	/* PLL_PERI0(2X) */
	reg_val |= CE_CLK_SRC << CE_CLK_SRC_SEL_BIT;
	/*set div n*/
	reg_val &= ~(CE_CLK_DIV_RATION_N_MASK << CE_CLK_DIV_RATION_N_BIT);
	reg_val |= CE_CLK_DIV_RATION_N << CE_CLK_DIV_RATION_N_BIT;
	/*set div m*/
	reg_val &= ~(CE_CLK_DIV_RATION_M_MASK << CE_CLK_DIV_RATION_M_BIT);
	reg_val |= CE_CLK_DIV_RATION_M << CE_CLK_DIV_RATION_M_BIT;
#endif

	/*set src clock on*/
	reg_val |= CE_SCLK_ON << CE_SCLK_ONOFF_BIT;

	writel(reg_val, CCMU_CE_CLK_REG);

	/*open CE gating*/
	reg_val = readl(CE_GATING_BASE);
	reg_val |= CE_GATING_PASS << CE_GATING_BIT;
	writel(reg_val, CE_GATING_BASE);

	reg_val = readl(CCMU_MBUS_MST_CLK_GATING_REG);
	reg_val |= 0x1 << 2;
	writel(reg_val, CCMU_MBUS_MST_CLK_GATING_REG);

	/*de-assert*/
	reg_val = readl(CE_RST_REG_BASE);
	reg_val |= CE_DEASSERT << CE_RST_BIT;
	writel(reg_val, CE_RST_REG_BASE);
}

void sunxi_ss_close(void)
{
}

u32 ss_get_addr_align(void)
{
#if defined(CONFIG_ARCH_SUN50IW10)
	return 2; /*addr must be word align, for aceess 4G space of ddr*/
#else
	return 0;
#endif
}

void ss_set_drq(u32 addr)
{
	writel(addr, SS_TDQ);
}

void ss_ctrl_start(u8 alg_type)
{
	u32 val = 0;
	while ((readl(SS_TLR))) {
	}
	val = readl(SS_TLR);
	val |= (0x1 << alg_type);
	writel(val, SS_TLR);
}

void ss_ctrl_stop(void)
{
	writel(0x0, SS_TLR);
}

u32 ss_check_err(u32 channel_id)
{
	return (readl(SS_ERR) & (0xff << channel_id));
}

void ss_wait_finish(u32 task_id)
{
	uint int_en;
	int_en = readl(SS_ICR) & 0xf;
	int_en = int_en & (0x01 << task_id);
	if (int_en != 0) {
		while ((readl(SS_ISR) & (0x01 << task_id * 2)) == 0) {
			;
		}
	}
}

u32 ss_pending_clear(u32 task_id)
{
	u32 reg_val;
	u32 res, ret = 0;
	reg_val = readl(SS_ISR);
	res     = reg_val & (0x3 << task_id * 2);

	if (res == 0x1) {
		ret = 0;
	} else if (res == 0x2) {
		ret = ss_check_err(task_id);
	}
	reg_val = (reg_val & 0xff) | (0x3 << task_id * 2);
	writel(reg_val, SS_ISR);
	writel(0x0, SS_ICR);
	return ret;
}

void ss_irq_enable(u32 task_id)
{
	int val = readl(SS_ICR);
	val |= (0x1 << task_id);
	writel(val, SS_ICR);
}

void ss_irq_disable(u32 task_id)
{
	int val = readl(SS_ICR);
	val &= ~(1 << task_id);
	writel(val, SS_ICR);
}

int sunxi_sha_calc(u8 *dst_addr, u32 dst_len, u8 *src_addr, u32 src_len)
{
	u32 total_bit_len      = 0;
	u32 md_size	    = 32;
	task_queue_other task0 = { 0 };
	/* sha256  2word, sha512 4word*/
	ALLOC_CACHE_ALIGN_BUFFER(u8, p_sign, CACHE_LINE_SIZE);
	u32 align_shift = ss_get_addr_align();
	memset(p_sign, 0, sizeof(p_sign));
	total_bit_len = src_len * 8;

	task0.ctrl = (CHANNEL_0 << CHN) | (0x1 << LPKG) | (0x0 << DLAV) |
		     (0x1 << IE);
	task0.cmd		 = (SHA256 << 0);
	task0.data_toal_len_addr = total_bit_len;
	task0.hmac_prng_key_addr = 0;
	task0.iv_addr		 = 0;
	task0.source[0].addr     = ((u32)src_addr >> align_shift);
	task0.source[0].length =
		((src_len & 0x3) == 0 ? src_len >> 2 : (src_len >> 2) + 1) << 2;
	task0.destination[0].addr   = ((u32)p_sign >> align_shift);
	task0.destination[0].length = md_size;

	task0.next_descriptor_addr = 0;
	/* flush dcache */
	asm volatile("blx %0" : : "r" (v7_flush_dcache_all));
	/* make sure memory operation has finished */
	asm volatile("dsb");
	asm volatile("isb");
	ss_set_drq(((u32)&task0) >> align_shift);
	ss_irq_enable(CHANNEL_0);
	ss_ctrl_start(HASH_RBG_TRPE);
	ss_wait_finish(CHANNEL_0);
	ss_pending_clear(CHANNEL_0);
	ss_ctrl_stop();
	ss_irq_disable(CHANNEL_0);
	if (ss_check_err(CHANNEL_0)) {
		printf("SS %s fail 0x%x\n", __func__, ss_check_err(CHANNEL_0));
		return -1;
	}
	memcpy(dst_addr, p_sign, md_size);

	return 0;
}

s32 sunxi_rsa_calc(u8 *n_addr, u32 n_len, u8 *e_addr, u32 e_len, u8 *dst_addr,
		   u32 dst_len, u8 *src_addr, u32 src_len)
{
#define TEMP_BUFF_LEN ((2048 >> 3) + 32)
	task_queue task0	 = { 0 };
	u32 mod_bit_size	 = 2048;
	u32 mod_size_len_inbytes = mod_bit_size >> 3;
	u32 data_word_len	= mod_size_len_inbytes >> 2;

	ALLOC_CACHE_ALIGN_BUFFER(u8, p_n, TEMP_BUFF_LEN);
	ALLOC_CACHE_ALIGN_BUFFER(u8, p_e, TEMP_BUFF_LEN);
	ALLOC_CACHE_ALIGN_BUFFER(u8, p_src, TEMP_BUFF_LEN);
	ALLOC_CACHE_ALIGN_BUFFER(u8, p_dst, TEMP_BUFF_LEN);
	u32 align_shift = ss_get_addr_align();
	__rsa_padding(p_src, src_addr, src_len, mod_size_len_inbytes);
	__rsa_padding(p_n, n_addr, n_len, mod_size_len_inbytes);
	memset(p_e, 0, mod_size_len_inbytes);
	memcpy(p_e, e_addr, e_len);

	task0.task_id	  = CHANNEL_0;
	task0.common_ctl       = (ALG_RSA | (1U << 31));
	task0.symmetric_ctl    = 0;
	task0.asymmetric_ctl   = (2048 >> 5);
	task0.source[0].addr   = ((uint)p_e >> align_shift);
	task0.source[0].length = data_word_len;
	task0.source[1].addr   = ((uint)p_n >> align_shift);
	task0.source[1].length = data_word_len;
	task0.source[2].addr   = ((uint)p_src >> align_shift);
	task0.source[2].length = data_word_len;
	task0.data_len += task0.source[0].length;
	task0.data_len += task0.source[1].length;
	task0.data_len += task0.source[2].length;
	task0.data_len *= 4;

	task0.destination[0].addr   = ((uint)p_dst >> align_shift);
	task0.destination[0].length = data_word_len;
	task0.next_descriptor       = 0;

	/* flush dcache */
	asm volatile("blx %0" : : "r" (v7_flush_dcache_all));

	/* make sure memory opration has finished */
	asm volatile("dsb");
	asm volatile("isb");
	ss_set_drq(((u32)&task0) >> align_shift);
	ss_irq_enable(task0.task_id);
	ss_ctrl_start(ASYM_TRPE);
	ss_wait_finish(task0.task_id);
	ss_pending_clear(task0.task_id);
	ss_ctrl_stop();
	ss_irq_disable(task0.task_id);
	if (ss_check_err(task0.task_id)) {
		printf("SS %s fail 0x%x\n", __func__,
		       ss_check_err(task0.task_id));
		return -1;
	}

	__rsa_padding(dst_addr, p_dst, mod_bit_size / 64, mod_bit_size / 64);

	return 0;
}
