{"hands_on_practices": [{"introduction": "The journey into digital circuit design begins with translating functional requirements into mathematical logic. This first exercise focuses on this foundational step: deriving a minimal Boolean expression for one segment of a BCD to seven-segment decoder. By working through this problem [@problem_id:1912499], you will practice converting a truth table into an optimized sum-of-products (SOP) form using Karnaugh maps or Boolean algebra, a core skill for implementing efficient and cost-effective digital hardware.", "problem": "You are a junior digital logic designer tasked with creating the control logic for a standard seven-segment display. The display is of the common-cathode type, meaning a logic HIGH (1) signal turns a segment ON, and a logic LOW (0) turns it OFF. The system receives a 4-bit Binary Coded Decimal (BCD) input, represented by the variables $A, B, C, D$, where $A$ is the Most Significant Bit (MSB).\n\nYour specific task is to design the circuit for segment 'g'. The behavior of the display is defined as follows:\n- For valid BCD inputs (representing decimal digits 0 through 9), the display must show the corresponding digit. The segments that are active for each digit are listed in the table below.\n- For any invalid BCD input (corresponding to decimal values 10 through 15), the display must be completely blank, meaning all seven segments (including 'g') must be turned OFF.\n\n| Decimal Digit | Active Segments |\n|:-------------:|:---------------:|\n| 0             | a, b, c, d, e, f|\n| 1             | b, c            |\n| 2             | a, b, d, e, g   |\n| 3             | a, b, c, d, g   |\n| 4             | b, c, f, g      |\n| 5             | a, c, d, f, g   |\n| 6             | a, c, d, e, f, g|\n| 7             | a, b, c         |\n| 8             | a, b, c, d, e, f, g|\n| 9             | a, b, c, d, f, g|\n\nDerive the minimal Sum-of-Products (SOP) expression for the output function $g(A, B, C, D)$ that controls segment 'g'. In your final expression, use an overline to denote the NOT operation (e.g., $\\overline{A}$).", "solution": "The segment is ON for decimal digits whose Active Segments include g and OFF otherwise. From the table, $g=1$ for digits $2,3,4,5,6,8,9$ and $g=0$ for digits $0,1,7$ and for all invalid BCD inputs $10$ through $15$ (explicitly required to be OFF, so they are zeros, not don’t-cares).\n\nMap decimal digits to BCD minterms using $A$ (8), $B$ (4), $C$ (2), $D$ (1). Thus the on-set is\n$$\ng(A,B,C,D)=\\sum m(2,3,4,5,6,8,9),\n$$\nwith minterms\n$$\n\\begin{aligned}\n2: 0010,\\quad 3: 0011,\\quad 4: 0100,\\quad 5: 0101,\\\\\n6: 0110,\\quad 8: 1000,\\quad 9: 1001.\n\\end{aligned}\n$$\n\nPerforming Karnaugh-map (or equivalent Boolean) minimization without using invalid inputs as don’t-cares:\n\n- Pair $m2$ and $m3$: these differ only in $D$, yielding $\\overline{A}\\,\\overline{B}\\,C$.\n- Pair $m4$ and $m5$: these differ only in $D$, yielding $\\overline{A}\\,B\\,\\overline{C}$.\n- Pair $m8$ and $m9$: these differ only in $D$, yielding $A\\,\\overline{B}\\,\\overline{C}$.\n- Cover $m6$ by pairing with $m2$ (differ only in $B$) since $m7$ is $0$: this yields $\\overline{A}\\,C\\,\\overline{D}$.\n\nNo larger implicants are possible because the adjacent cells needed for expansion correspond to invalid BCD inputs that are constrained to $0$. Therefore, a minimal Sum-of-Products is\n$$\ng=\\overline{A}\\,\\overline{B}\\,C+\\overline{A}\\,B\\,\\overline{C}+\\overline{A}\\,C\\,\\overline{D}+A\\,\\overline{B}\\,\\overline{C}.\n$$\n\nVerification: this expression evaluates to $1$ exactly for $2,3,4,5,6,8,9$ and to $0$ for $0,1,7$ and all $10$–$15$, satisfying the requirement that invalid inputs blank the display.", "answer": "$$\\boxed{\\overline{A}\\,\\overline{B}\\,C+\\overline{A}\\,B\\,\\overline{C}+\\overline{A}\\,C\\,\\overline{D}+A\\,\\overline{B}\\,\\overline{C}}$$", "id": "1912499"}, {"introduction": "Once a logic function is defined by a Boolean expression, the next step is to build it using physical components. This practice challenges you to move from the abstract expression to a concrete circuit implementation using only two-input NAND gates, which are universal building blocks in integrated circuits. This exercise [@problem_id:1912526] not only tests your ability to apply DeMorgan's theorems but also hones your skills in optimizing a design for minimal component count, a crucial aspect of practical engineering.", "problem": "An engineer is tasked with designing a custom logic driver for a vintage numerical display. The display is a common-cathode seven-segment type, which means a segment lights up when its corresponding control line is at a logic HIGH (1) state. The input to the driver is a 4-bit Binary-Coded Decimal (BCD) signal, represented by the variables $A, B, C, D$, where $A$ is the Most Significant Bit (MSB). The BCD input represents decimal digits from 0 to 9. The binary combinations corresponding to decimal values 10 through 15 are invalid inputs and can be treated as \"don't care\" conditions.\n\nYour task is to determine the logic for the control line of segment 'a'. In this particular display, segment 'a' is illuminated for the decimal digits 0, 2, 3, 5, 6, 7, 8, and 9.\n\nYou must implement the resulting logic function using only two-input NAND gates. Assuming that only the primary input variables ($A, B, C, D$) are available (not their complements), what is the minimum number of two-input NAND gates required to build this circuit?", "solution": "Let the BCD inputs be $A$ (MSB), $B$, $C$, $D$. Segment $a$ is ON for decimal digits $0,2,3,5,6,7,8,9$, i.e., minterms $m_{0},m_{2},m_{3},m_{5},m_{6},m_{7},m_{8},m_{9}$, with $m_{10}\\text{--}m_{15}$ as don't cares. The OFF minterms are $m_{1}$ and $m_{4}$.\n\nUsing a $4$-variable Karnaugh map (with don't cares used for simplification), one convenient cover is:\n- A group of all cells with $A=1$ (using $m_{8},m_{9}$ and $m_{10}\\text{--}m_{15}$ as don't cares) gives the implicant $A$.\n- A $2\\times 2$ block covering $C=1$ for $A=0$ rows gives $\\overline{A}C$.\n- The remaining $1$s at $m_{0}$ and $m_{5}$ are covered by $\\overline{B}\\,\\overline{D}$ and $BD$, respectively.\n\nThus an SOP is\n$$\nf = A + \\overline{A}\\,C + \\overline{B}\\,\\overline{D} + B D.\n$$\nBy absorption, $A + \\overline{A}C = A + C$, hence\n$$\nf = A + C + \\overline{B}\\,\\overline{D} + BD.\n$$\nNote that $\\overline{B}\\,\\overline{D} + BD = \\overline{B \\oplus D}$, so\n$$\nf = A + C + \\overline{(B \\oplus D)}.\n$$\nUsing DeMorgan to target a NAND-only realization,\n$$\nf = \\overline{\\,\\overline{A + C + \\overline{(B \\oplus D)}}\\,}\n= \\overline{\\,\\overline{A + C}\\cdot \\overline{\\overline{(B \\oplus D)}}\\,}\n= \\overline{\\,(\\overline{A}\\cdot \\overline{C})\\cdot (B \\oplus D)\\,}.\n$$\nTherefore, $f$ can be implemented as a single three-input NAND with inputs $\\overline{A}$, $\\overline{C}$, and $(B \\oplus D)$.\n\nRealization using only two-input NAND gates and only primary inputs available:\n- Generate $\\overline{A}$ and $\\overline{C}$ using NAND inverters:\n  - $\\overline{A} = \\operatorname{NAND}(A,A)$,\n  - $\\overline{C} = \\operatorname{NAND}(C,C)$, costing $2$ gates.\n- Generate $X = B \\oplus D$ with the standard $4$-NAND construction:\n  - $p = \\operatorname{NAND}(B,D)$,\n  - $q = \\operatorname{NAND}(B,p)$,\n  - $r = \\operatorname{NAND}(D,p)$,\n  - $X = \\operatorname{NAND}(q,r)$, costing $4$ gates.\n- Realize the three-input NAND $f = \\overline{\\,\\overline{A}\\cdot \\overline{C}\\cdot X\\,}$ using two-input NANDs:\n  - $u = \\operatorname{NAND}(\\overline{A},\\overline{C})$,\n  - $v = \\operatorname{NAND}(u,u) = \\overline{A}\\cdot \\overline{C}$,\n  - $f = \\operatorname{NAND}(v,X)$, costing $3$ gates.\n\nTotal gate count is $2 + 4 + 3 = 9$ two-input NAND gates.\n\nMinimality argument:\n- Implementing $B \\oplus D$ from only $B$ and $D$ (no complements given) requires at least $4$ two-input NAND gates.\n- Both $\\overline{A}$ and $\\overline{C}$ must be available (each costing one NAND as inverter) to ensure $f=0$ for the only required OFF minterms $(A,B,C,D)=(0,0,0,1)$ and $(0,1,0,0)$.\n- Combining $(\\overline{A},\\overline{C},B\\oplus D)$ into $\\overline{\\,\\overline{A}\\cdot \\overline{C}\\cdot (B\\oplus D)\\,}$ requires at least a three-input NAND; with only two-input NANDs, this needs at least $3$ gates.\n\nThus $9$ is both achievable and minimal.", "answer": "$$\\boxed{9}$$", "id": "1912526"}, {"introduction": "A key skill for any digital systems engineer is the ability to troubleshoot and diagnose faults in a malfunctioning circuit. This final practice places you in the role of a technician trying to identify a hardware failure based on its symptoms. By analyzing the incorrect outputs of a common-anode display driver [@problem_id:1912565], you will learn to reason backward from effect to cause, a powerful problem-solving technique essential for real-world debugging and repair.", "problem": "An electronics technician is troubleshooting a custom-built digital instrument that uses a Binary-Coded Decimal (BCD) to seven-segment decoder driver. The decoder is designed to drive a common-anode display, where an output of logic `0` turns a segment ON and logic `1` turns it OFF. The BCD input is a 4-bit word represented by `DCBA`, where `D` is the most significant bit. The seven segments of the display, labeled `a` through `g`, are arranged in the standard configuration shown below:\n\n```\n  a\n ---\nf| g |b\n ---\ne|   |c\n ---\n  d\n```\n\nThe decoder is designed to produce the following standard display patterns:\n- 0: {a, b, c, d, e, f}\n- 1: {b, c}\n- 2: {a, b, d, e, g}\n- 3: {a, b, c, d, g}\n- 4: {b, c, f, g}\n- 5: {a, c, d, f, g}\n- 6: {a, c, d, e, f, g}\n- 7: {a, b, c}\n- 8: {a, b, c, d, e, f, g}\n- 9: {a, b, c, d, f, g}\n\nThe technician observes two specific malfunctions:\n1. When the BCD input is for the digit `9` (`1001`), the display incorrectly shows the digit `8`.\n2. When the BCD input is for the digit `5` (`0101`), the display incorrectly shows the digit `6`.\n\nAssuming there is a single, persistent fault where one of the seven segment output lines (`a` through `g`) is stuck at a constant logic level (either `0` or `1`), identify the faulty line and its stuck-at state.\n\nA. Segment `a` is stuck-at-0\n\nB. Segment `a` is stuck-at-1\n\nC. Segment `b` is stuck-at-0\n\nD. Segment `b` is stuck-at-1\n\nE. Segment `c` is stuck-at-0\n\nF. Segment `c` is stuck-at-1\n\nG. Segment `d` is stuck-at-0\n\nH. Segment `d` is stuck-at-1\n\nI. Segment `e` is stuck-at-0\n\nJ. Segment `e` is stuck-at-1\n\nK. Segment `f` is stuck-at-0\n\nL. Segment `f` is stuck-at-1\n\nM. Segment `g` is stuck-at-0\n\nN. Segment `g` is stuck-at-1", "solution": "In a common-anode seven-segment display, a logic $0$ at a segment output turns that segment ON, while a logic $1$ turns it OFF. A stuck-at-0 fault forces a segment always ON; a stuck-at-1 fault forces it always OFF.\n\nLet $S(n)$ denote the set of segments that should be ON for digit $n$. From the standard patterns:\n$$S(9)=\\{a,b,c,d,f,g\\},\\quad S(8)=\\{a,b,c,d,e,f,g\\},\\quad S(5)=\\{a,c,d,f,g\\},\\quad S(6)=\\{a,c,d,e,f,g\\}.$$\n\nFirst malfunction: for input $9$, the display shows $8$. The only difference between $S(8)$ and $S(9)$ is segment $e$:\n$$S(8)\\setminus S(9)=\\{e\\}.$$\nThus, for the $9$ input, $e$ is ON when it should be OFF, which requires that $e$ be forced ON. In a common-anode system, being forced ON corresponds to stuck-at-0 on line $e$.\n\nSecond malfunction: for input $5$, the display shows $6$. With $e$ stuck ON, the actual lit set for input $5$ becomes\n$$S(5)\\cup\\{e\\}=\\{a,c,d,e,f,g\\}=S(6),$$\nwhich matches the observed error. This confirms the diagnosis.\n\nA stuck-at-1 fault would remove a segment (turn it OFF) rather than add one, contradicting both observations where an extra segment appears. The only single-line fault consistent with both malfunctions is segment $e$ stuck-at-0.\n\nTherefore, the correct choice is I.", "answer": "$$\\boxed{I}$$", "id": "1912565"}]}