# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../07_SIC.gen/sources_1/ip/dpram_512x72/sim/dpram_512x72.v" \
"../../../../07_SIC.gen/sources_1/ip/dpram_26x32/sim/dpram_26x32.v" \
"../../../../07_SIC.gen/sources_1/ip/dpram_13x256/sim/dpram_13x256.v" \
"../../../../07_SIC.gen/sources_1/ip/dpram_208x256/sim/dpram_208x256.v" \
"../../../../07_SIC.gen/sources_1/ip/dpram_208x32/sim/dpram_208x32.v" \
"../../../../07_SIC.gen/sources_1/ip/dpram_16384x32/sim/dpram_16384x32.v" \
"../../../../07_SIC.gen/sources_1/ip/spram_256x64/sim/spram_256x64.v" \
"../../../../07_SIC.gen/sources_1/ip/spram_832x32/sim/spram_832x32.v" \
"../../../../07_SIC.gen/sources_1/ip/spram_6240x32/sim/spram_6240x32.v" \
"../../../../07_SIC.gen/sources_1/ip/spram_512x72/sim/spram_512x72.v" \
"../../../../07_SIC.gen/sources_1/ip/spram_208x256/sim/spram_208x256.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/src/adder_tree.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/src/cnn_ctrl.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/src/spram_wrapper.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/src/mac.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/src/mul.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/src/dpram_wrapper.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/src/mac_array.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/sim/cnn_ctrl_tb.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_tb.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/sim/bmp_image_writer.v" \
"../../../../../docs/07_System_Integration_Controller/code/yolohw/sim/conv_kern_array_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
