// Seed: 448896402
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  assign {id_1, 1, id_1, 1} = 'b0;
  assign id_2 = 1;
  assign id_2 = 1;
  wire id_3;
  always @(*) begin
    if (id_1) assume (1);
  end
endmodule
module module_1 ();
  wire id_1;
  assign id_1 = !1;
  module_0(
      id_1
  );
  wor  id_2;
  wire id_3;
  always @(negedge 1 or posedge 1 == id_2) if (1) $display(id_1);
  wire id_4;
  wire id_5;
  wire id_6;
  initial $display(id_3, id_5);
endmodule
