=====
SETUP
-3.542
20.009
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
16.624
core/ID16[13]_1_s
16.624
16.660
core/ID16[14]_1_s
16.660
16.695
core/ID16[15]_1_s
16.695
17.165
core/RegDIH_7_s1
17.687
18.204
core/RegDIH_7_s0
18.694
19.211
core/regs/RegsH_RegsH_0_1_s
20.009
=====
SETUP
-3.541
20.007
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
17.059
core/RegDIH_4_s1
17.853
18.402
core/RegDIH_4_s0
18.403
18.920
core/regs/RegsH_RegsH_0_1_s0
20.007
=====
SETUP
-3.526
19.992
16.466
clk_ibuf
0.000
4.230
core/IR_5_s0
6.501
6.733
core/mcode/IncDec_16_Z[3]_2_s16
7.710
8.227
core/mcode/Set_Addr_To_Z_1_s14
9.041
9.596
core/mcode/tstates_1_s23
10.435
10.984
core/mcode/tstates_1_s4
10.985
11.502
core/mcode/tstates_0_s0
12.162
12.624
core/mcode/tstates_0_s
12.626
13.181
core/last_tstate_s19
13.975
14.530
core/last_tstate_s16
14.530
14.633
core/last_tstate_s13
14.633
14.736
core/F_7_s9
15.765
16.136
core/F_7_s7
16.140
16.593
core/n1435_s12
17.472
17.843
core/n1435_s10
18.337
18.907
core/n1435_s7
19.079
19.450
core/n1435_s6
19.621
19.992
core/F_2_s0
19.992
=====
SETUP
-3.512
19.978
16.466
clk_ibuf
0.000
4.230
core/IR_3_s0
6.501
6.733
core/n3447_s4
7.722
8.175
core/n2287_s5
8.949
9.466
core/n374_s14
10.787
11.342
core/n968_s10
12.483
13.032
core/n968_s5
13.033
13.486
core/n1800_s5
14.175
14.692
core/n455_s13
14.943
15.396
core/n448_s11
16.847
17.098
core/n974_s6
17.351
17.900
core/n974_s3
17.901
18.456
core/n974_s0
18.869
19.322
core/A_7_s0
19.978
=====
SETUP
-3.466
19.932
16.466
clk_ibuf
0.000
4.230
core/IR_5_s0
6.501
6.733
core/mcode/IncDec_16_Z[3]_2_s16
7.710
8.227
core/mcode/Set_Addr_To_Z_1_s14
9.041
9.596
core/mcode/tstates_1_s23
10.435
10.984
core/mcode/tstates_1_s4
10.985
11.502
core/mcode/tstates_0_s0
12.162
12.624
core/mcode/tstates_0_s
12.626
13.181
core/last_tstate_s19
13.975
14.530
core/last_tstate_s16
14.530
14.633
core/last_tstate_s13
14.633
14.736
core/F_7_s9
15.765
16.136
core/F_7_s7
16.140
16.602
core/F_6_s8
16.779
17.296
core/F_6_s2
17.819
18.281
core/F_7_s6
18.283
18.832
core/F_2_s7
19.006
19.576
core/F_2_s0
19.932
=====
SETUP
-3.464
19.930
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
16.624
core/ID16[13]_1_s
16.624
16.660
core/ID16[14]_1_s
16.660
17.130
core/RegDIH_6_s2
17.652
18.023
core/RegDIH_6_s0
18.513
18.966
core/regs/RegsH_RegsH_0_1_s
19.930
=====
SETUP
-3.462
19.928
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n147_s9
8.152
8.605
core/mcode/Set_Addr_To_Z_1_s27
9.952
10.501
core/mcode/Set_Addr_To_Z_1_s11
10.673
11.243
core/mcode/Set_Addr_To_Z_1_s2
11.387
11.840
core/mcode/Set_Addr_To_Z_1_s
12.800
13.355
core/n374_s2
14.574
15.091
core/n453_s14
16.835
17.384
core/n453_s11
17.384
17.489
core/n979_s6
17.667
18.129
core/n979_s1
18.131
18.701
core/n979_s0
18.873
19.244
core/A_2_s0
19.928
=====
SETUP
-3.459
19.925
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
16.624
core/ID16[13]_1_s
16.624
16.660
core/ID16[14]_1_s
16.660
17.130
core/RegDIH_6_s2
17.652
18.023
core/RegDIH_6_s0
18.513
18.966
core/regs/RegsH_RegsH_0_1_s0
19.925
=====
SETUP
-3.444
19.911
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.672
core/RegDIL_1_s2
17.708
18.278
core/RegDIL_1_s0
18.279
18.796
core/regs/RegsL_RegsL_0_0_s1
19.911
=====
SETUP
-3.443
19.910
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.989
core/RegDIH_2_s1
18.025
18.574
core/RegDIH_2_s0
18.575
18.946
core/regs/RegsH_RegsH_0_0_s1
19.910
=====
SETUP
-3.438
19.904
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n147_s9
8.152
8.605
core/mcode/Set_Addr_To_Z_1_s27
9.952
10.501
core/mcode/Set_Addr_To_Z_1_s11
10.673
11.243
core/mcode/Set_Addr_To_Z_1_s2
11.387
11.840
core/mcode/Set_Addr_To_Z_1_s
12.800
13.355
core/n374_s2
14.574
15.091
core/n440_s16
16.505
16.876
core/n440_s11
16.876
16.979
core/n966_s9
17.155
17.704
core/n966_s2
17.877
18.426
core/n966_s0
18.598
19.115
core/A_15_s0
19.904
=====
SETUP
-3.437
19.904
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
16.624
core/ID16[13]_1_s
16.624
16.660
core/ID16[14]_1_s
16.660
16.695
core/ID16[15]_1_s
16.695
17.165
core/RegDIH_7_s1
17.687
18.204
core/RegDIH_7_s0
18.694
19.211
core/regs/RegsH_RegsH_0_1_s1
19.904
=====
SETUP
-3.437
19.904
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
16.624
core/ID16[13]_1_s
16.624
16.660
core/ID16[14]_1_s
16.660
16.695
core/ID16[15]_1_s
16.695
17.165
core/RegDIH_7_s1
17.687
18.204
core/RegDIH_7_s0
18.694
19.211
core/regs/RegsH_RegsH_0_1_s0
19.904
=====
SETUP
-3.437
19.904
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.778
core/RegDIL_4_s2
17.737
18.199
core/RegDIL_4_s0
18.200
18.717
core/regs/RegsL_RegsL_0_1_s1
19.904
=====
SETUP
-3.415
19.881
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n147_s9
8.152
8.605
core/mcode/Set_Addr_To_Z_1_s27
9.952
10.501
core/mcode/Set_Addr_To_Z_1_s11
10.673
11.243
core/mcode/Set_Addr_To_Z_1_s2
11.387
11.840
core/mcode/Set_Addr_To_Z_1_s
12.800
13.355
core/n374_s2
14.574
15.091
core/n451_s14
16.040
16.610
core/n451_s11
16.610
16.715
core/n977_s7
16.893
17.442
core/n977_s3
17.615
17.986
core/n977_s0
18.399
18.954
core/A_4_s0
19.881
=====
SETUP
-3.403
19.869
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
16.624
core/ID16[13]_1_s
16.624
17.094
core/RegDIH_5_s2
17.783
18.154
core/RegDIH_5_s0
18.567
18.938
core/regs/RegsH_RegsH_0_1_s0
19.869
=====
SETUP
-3.391
19.857
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
17.059
core/RegDIH_4_s1
17.853
18.402
core/RegDIH_4_s0
18.403
18.920
core/regs/RegsH_RegsH_0_1_s1
19.857
=====
SETUP
-3.369
19.835
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
17.059
core/RegDIH_4_s1
17.853
18.402
core/RegDIH_4_s0
18.403
18.920
core/regs/RegsH_RegsH_0_1_s
19.835
=====
SETUP
-3.300
19.767
16.466
clk_ibuf
0.000
4.230
core/IR_2_s0
6.501
6.733
core/n147_s9
8.152
8.605
core/mcode/Set_Addr_To_Z_1_s27
9.952
10.501
core/mcode/Set_Addr_To_Z_1_s11
10.673
11.243
core/mcode/Set_Addr_To_Z_1_s2
11.387
11.840
core/mcode/Set_Addr_To_Z_1_s
12.800
13.355
core/n374_s2
14.574
15.091
core/n455_s15
16.354
16.909
core/n455_s11
16.909
17.012
core/n981_s4
17.265
17.636
core/n981_s1
17.806
18.268
core/n981_s0
18.441
18.812
core/A_0_s0
19.767
=====
SETUP
-3.293
19.760
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.778
core/RegDIL_4_s2
17.737
18.199
core/RegDIL_4_s0
18.200
18.717
core/regs/RegsL_RegsL_0_1_s
19.760
=====
SETUP
-3.291
19.758
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.848
core/RegDIL_6_s1
17.536
17.998
core/RegDIL_6_s0
18.171
18.726
core/regs/RegsL_RegsL_0_1_s
19.758
=====
SETUP
-3.270
19.736
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.484
core/ID16[9]_1_s
16.484
16.519
core/ID16[10]_1_s
16.519
16.554
core/ID16[11]_1_s
16.554
16.589
core/ID16[12]_1_s
16.589
16.624
core/ID16[13]_1_s
16.624
17.094
core/RegDIH_5_s2
17.783
18.154
core/RegDIH_5_s0
18.567
18.938
core/regs/RegsH_RegsH_0_1_s
19.736
=====
SETUP
-3.266
19.733
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.672
core/RegDIL_1_s2
17.708
18.278
core/RegDIL_1_s0
18.279
18.796
core/regs/RegsL_RegsL_0_0_s0
19.733
=====
SETUP
-3.266
19.733
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.707
core/RegDIL_2_s1
17.590
18.139
core/RegDIL_2_s0
18.140
18.695
core/regs/RegsL_RegsL_0_0_s
19.733
=====
SETUP
-3.247
19.714
16.467
clk_ibuf
0.000
4.230
core/IR_1_s0
6.501
6.733
core/RegDIH_0_s4
7.851
8.222
core/mcode/IncDec_16_Z[3]_2_s24
8.925
9.378
core/n1813_s30
10.003
10.374
core/n1813_s29
10.553
11.006
core/RegAddrA_2_s11
11.674
12.127
core/RegAddrA_2_s7
12.824
13.195
core/RegAddrA_2_s6
13.637
14.008
core/regs/RegsL_RegsL_0_0_s1
14.718
15.235
core/ID16[0]_1_s
15.653
16.202
core/ID16[1]_1_s
16.202
16.237
core/ID16[2]_1_s
16.237
16.272
core/ID16[3]_1_s
16.272
16.308
core/ID16[4]_1_s
16.308
16.343
core/ID16[5]_1_s
16.343
16.378
core/ID16[6]_1_s
16.378
16.413
core/ID16[7]_1_s
16.413
16.448
core/ID16[8]_1_s
16.448
16.918
core/RegDIH_0_s2
17.364
17.881
core/RegDIH_0_s0
18.399
18.916
core/regs/RegsH_RegsH_0_0_s
19.714
=====
HOLD
0.429
5.078
4.649
clk_ibuf
0.000
3.126
core/Alternate_s1
4.638
4.840
core/n1590_s2
4.846
5.078
core/Alternate_s1
5.078
=====
HOLD
0.485
5.133
4.649
clk_ibuf
0.000
3.126
core/R_4_s0
4.638
4.840
core/n984_s0
4.843
5.133
core/R_4_s0
5.133
=====
HOLD
0.542
5.191
4.649
clk_ibuf
0.000
3.126
core/F_5_s0
4.638
4.839
core/Fp_5_s0
5.191
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/BusReq_s_s0
4.638
4.839
core/n2426_s2
4.967
5.199
core/BusAck_s0
5.199
=====
HOLD
0.550
5.199
4.649
clk_ibuf
0.000
3.126
core/PC_8_s0
4.638
4.839
core/HaltPC_8_s0
5.199
=====
HOLD
0.552
5.200
4.649
clk_ibuf
0.000
3.126
core/ACC_7_s0
4.638
4.840
core/Ap_7_s0
5.200
=====
HOLD
0.554
5.202
4.649
clk_ibuf
0.000
3.126
core/R_0_s0
4.638
4.839
core/n987_s0
4.970
5.202
core/R_1_s0
5.202
=====
HOLD
0.557
5.206
4.649
clk_ibuf
0.000
3.126
core/Alternate_s1
4.638
4.839
core/n1793_s0
4.974
5.206
core/RegAddrB_r_2_s0
5.206
=====
HOLD
0.557
5.206
4.649
clk_ibuf
0.000
3.126
core/F_1_s0
4.638
4.839
core/Fp_1_s0
5.206
=====
HOLD
0.557
5.206
4.649
clk_ibuf
0.000
3.126
core/ACC_4_s0
4.638
4.839
core/Ap_4_s0
5.206
=====
HOLD
0.558
5.207
4.649
clk_ibuf
0.000
3.126
core/mcycle_4_s0
4.638
4.839
core/n2285_s2
4.975
5.207
core/Pre_XY_F_M_2_s0
5.207
=====
HOLD
0.560
5.209
4.649
clk_ibuf
0.000
3.126
core/R_0_s0
4.638
4.840
core/n988_s0
4.845
5.209
core/R_0_s0
5.209
=====
HOLD
0.560
5.209
4.649
clk_ibuf
0.000
3.126
core/mcycle_5_s0
4.638
4.839
core/n2287_s2
4.977
5.209
core/Pre_XY_F_M_0_s0
5.209
=====
HOLD
0.607
5.255
4.649
clk_ibuf
0.000
3.126
core/Pre_XY_F_M_1_s0
4.638
4.840
core/n2350_s2
4.965
5.255
core/mcycle_3_s0
5.255
=====
HOLD
0.615
5.264
4.649
clk_ibuf
0.000
3.126
core/Alternate_s1
4.638
4.839
core/n1784_s0
4.974
5.264
core/RegAddrA_r_2_s0
5.264
=====
HOLD
0.635
5.284
4.649
clk_ibuf
0.000
3.126
core/IR_4_s0
4.638
4.840
core/n1195_s8
4.990
5.222
core/n1195_s5
5.222
5.274
core/TmpAddr_4_s0
5.284
=====
HOLD
0.654
5.303
4.649
clk_ibuf
0.000
3.126
core/tstate_5_s0
4.638
4.839
core/n2403_s2
4.959
5.303
core/tstate_6_s0
5.303
=====
HOLD
0.658
5.306
4.649
clk_ibuf
0.000
3.126
core/tstate_1_s0
4.638
4.839
core/n2407_s2
4.962
5.306
core/tstate_2_s0
5.306
=====
HOLD
0.661
5.310
4.649
clk_ibuf
0.000
3.126
core/tstate_6_s0
4.638
4.840
core/n2409_s2
4.966
5.310
core/tstate_0_s0
5.310
=====
HOLD
0.664
5.313
4.649
clk_ibuf
0.000
3.126
core/Auto_Wait_t1_s0
4.638
4.839
core/n2208_s1
4.969
5.313
core/Auto_Wait_t2_s0
5.313
=====
HOLD
0.665
5.313
4.649
clk_ibuf
0.000
3.126
core/R_2_s0
4.638
4.839
core/n986_s0
4.969
5.313
core/R_2_s0
5.313
=====
HOLD
0.672
5.321
4.649
clk_ibuf
0.000
3.126
core/ACC_5_s0
4.638
4.839
core/n983_s0
4.977
5.321
core/R_5_s0
5.321
=====
HOLD
0.674
5.323
4.649
clk_ibuf
0.000
3.126
core/Auto_Wait_t2_s0
4.638
4.839
core/n2206_s2
4.959
5.323
core/Auto_Wait_t1_s0
5.323
=====
HOLD
0.675
5.324
4.649
clk_ibuf
0.000
3.126
core/ACC_3_s0
4.638
4.840
core/Ap_3_s0
5.324
=====
HOLD
0.675
5.324
4.649
clk_ibuf
0.000
3.126
core/PC_7_s0
4.638
4.840
core/HaltPC_7_s0
5.324
