<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L29'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- GCNHazardRecognizers.cpp - GCN Hazard Recognizer Impls ------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements hazard recognizers for scheduling on GCN processors.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;GCNHazardRecognizer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;GCNSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/ScheduleDAG.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/TargetParser/TargetParser.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct MFMAPaddingRatioParser : public cl::parser&lt;unsigned&gt; {</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>72.2k</pre></td><td class='code'><pre>  MFMAPaddingRatioParser(cl::Option &amp;O) : cl::parser&lt;unsigned&gt;(O) {}</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  bool parse(cl::Option &amp;O, StringRef ArgName, StringRef Arg, unsigned &amp;Value) {</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    if (Arg.getAsInteger(0, Value))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L29' href='#L29'><span>29:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return O.error(&quot;&apos;&quot; + Arg + &quot;&apos; value invalid for uint argument!&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    if (Value &gt; 100)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L32' href='#L32'><span>32:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return O.error(&quot;&apos;&quot; + Arg + &quot;&apos; value must be in the range [0, 100]!&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned, false, MFMAPaddingRatioParser&gt;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MFMAPaddingRatio(&quot;amdgpu-mfma-padding-ratio&quot;, cl::init(0), cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     cl::desc(&quot;Fill a percentage of the latency between &quot;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              &quot;neighboring MFMA with s_nops.&quot;));</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Hazard Recognizer Implementation</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool shouldRunLdsBranchVmemWARHazardFixup(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const GCNSubtarget &amp;ST);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>GCNHazardRecognizer::GCNHazardRecognizer(const MachineFunction &amp;MF) :</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  IsHazardRecognizerMode(false),</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  CurrCycleInstr(nullptr),</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  MF(MF),</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  ST(MF.getSubtarget&lt;GCNSubtarget&gt;()),</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  TII(*ST.getInstrInfo()),</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  TRI(TII.getRegisterInfo()),</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  ClauseUses(TRI.getNumRegUnits()),</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  ClauseDefs(TRI.getNumRegUnits()) {</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  MaxLookAhead = MF.getRegInfo().isPhysRegUsed(AMDGPU::AGPR0) ? <div class='tooltip'>19<span class='tooltip-content'>16.3k</span></div> : <div class='tooltip'>5<span class='tooltip-content'>226k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.3k</span>, <span class='None'>False</span>: <span class='covered-line'>226k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  TSchedModel.init(&amp;ST);</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  RunLdsBranchVmemWARHazardFixup = shouldRunLdsBranchVmemWARHazardFixup(MF, ST);</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>void GCNHazardRecognizer::Reset() {</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  EmittedInstrs.clear();</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>766k</pre></td><td class='code'><pre>void GCNHazardRecognizer::EmitInstruction(SUnit *SU) {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>766k</pre></td><td class='code'><pre>  EmitInstruction(SU-&gt;getInstr());</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>766k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>2.21M</pre></td><td class='code'><pre>void GCNHazardRecognizer::EmitInstruction(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>2.21M</pre></td><td class='code'><pre>  CurrCycleInstr = MI;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>2.21M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>3.68M</pre></td><td class='code'><pre>static bool isDivFMas(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>3.68M</pre></td><td class='code'><pre>  return Opcode == AMDGPU::V_DIV_FMAS_F32_e64 || <div class='tooltip'>Opcode == AMDGPU::V_DIV_FMAS_F64_e64<span class='tooltip-content'>3.67M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.04k</span>, <span class='None'>False</span>: <span class='covered-line'>3.67M</span>]
  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>3.67M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L80'><span>80:10</span></a></span>) to (<span class='line-number'><a href='#L80'><span>80:86</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (80:10)
     Condition C2 --> (80:50)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>3.68M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>static bool isSGetReg(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>  return Opcode == AMDGPU::S_GETREG_B32;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>static bool isSSetReg(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>  switch (Opcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.65M</span>, <span class='None'>False</span>: <span class='covered-line'>3.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>116</pre></td><td class='code'><pre>  case AMDGPU::S_SETREG_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116</span>, <span class='None'>False</span>: <span class='covered-line'>3.65M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>844</pre></td><td class='code'><pre>  case AMDGPU::S_SETREG_B32_mode:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>728</span>, <span class='None'>False</span>: <span class='covered-line'>3.65M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  case AMDGPU::S_SETREG_IMM32_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L91' href='#L91'><span>91:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>637</span>, <span class='None'>False</span>: <span class='covered-line'>3.65M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>  case AMDGPU::S_SETREG_IMM32_B32_mode:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.02k</span>, <span class='None'>False</span>: <span class='covered-line'>3.65M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>3.50k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>3.68M</pre></td><td class='code'><pre>static bool isRWLane(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>3.68M</pre></td><td class='code'><pre>  return Opcode == AMDGPU::V_READLANE_B32 || <div class='tooltip'>Opcode == AMDGPU::V_WRITELANE_B32<span class='tooltip-content'>3.58M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97.4k</span>, <span class='None'>False</span>: <span class='covered-line'>3.58M</span>]
  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.7k</span>, <span class='None'>False</span>: <span class='covered-line'>3.56M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L99'><span>99:10</span></a></span>) to (<span class='line-number'><a href='#L99'><span>99:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (99:10)
     Condition C2 --> (99:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>3.68M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>static bool isRFE(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>  return Opcode == AMDGPU::S_RFE_B64;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>3.65M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>static bool isSMovRel(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case AMDGPU::S_MOVRELS_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>1.33M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  case AMDGPU::S_MOVRELS_B64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>1.33M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>  case AMDGPU::S_MOVRELD_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L110' href='#L110'><span>110:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>1.33M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  case AMDGPU::S_MOVRELD_B64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>1.33M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33M</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>static bool isDGEMM(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  return AMDGPU::getMAIIsDGEMM(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>6.59k</pre></td><td class='code'><pre>static bool isXDL(const GCNSubtarget &amp;ST, const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>6.59k</pre></td><td class='code'><pre>  unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>6.59k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isMAI(MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>6.59k</pre></td><td class='code'><pre>      isDGEMM(Opcode) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>6.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>6.59k</pre></td><td class='code'><pre>      <div class='tooltip'>Opcode == AMDGPU::V_ACCVGPR_WRITE_B32_e64<span class='tooltip-content'>6.58k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L127' href='#L127'><span>127:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>6.59k</pre></td><td class='code'><pre>      <div class='tooltip'>Opcode == AMDGPU::V_ACCVGPR_READ_B32_e64<span class='tooltip-content'>6.58k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L128' href='#L128'><span>128:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.58k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L125'><span>125:7</span></a></span>) to (<span class='line-number'><a href='#L125'><span>128:47</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (125:7)
     Condition C2 --> (126:7)
     Condition C3 --> (127:7)
     Condition C4 --> (128:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { F,  T,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>6.58k</pre></td><td class='code'><pre>  if (!ST.hasGFX940Insts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L131' href='#L131'><span>131:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>6.58k</pre></td><td class='code'><pre>  return AMDGPU::getMAIIsGFX940XDL(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>6.58k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isSendMsgTraceDataOrGDS(const SIInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>                                    const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  if (TII.isAlwaysGDS(MI.getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>544</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>225</pre></td><td class='code'><pre>  case AMDGPU::S_SENDMSG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L143' href='#L143'><span>143:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  case AMDGPU::S_SENDMSGHALT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>  case AMDGPU::S_TTRACEDATA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L145' href='#L145'><span>145:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // These DS opcodes don&apos;t support GDS.</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case AMDGPU::DS_NOP:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L148' href='#L148'><span>148:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre><span class='red'>  </span>case AMDGPU::DS_PERMUTE_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  case AMDGPU::DS_BPERMUTE_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L150' href='#L150'><span>150:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.46M</span>, <span class='None'>False</span>: <span class='covered-line'>335</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>    if (TII.isDS(MI.getOpcode())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.0k</span>, <span class='None'>False</span>: <span class='covered-line'>2.42M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>38.0k</pre></td><td class='code'><pre>      int GDS = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>38.0k</pre></td><td class='code'><pre>                                           AMDGPU::OpName::gds);</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>38.0k</pre></td><td class='code'><pre>      if (MI.getOperand(GDS).getImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218</span>, <span class='None'>False</span>: <span class='covered-line'>37.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>38.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>static bool isPermlane(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>  unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>  return Opcode == AMDGPU::V_PERMLANE16_B32_e64 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109</span>, <span class='None'>False</span>: <span class='covered-line'>420k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>         <div class='tooltip'>Opcode == AMDGPU::V_PERMLANE64_B32<span class='tooltip-content'>420k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L166' href='#L166'><span>166:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>420k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>         <div class='tooltip'>Opcode == AMDGPU::V_PERMLANEX16_B32_e64<span class='tooltip-content'>420k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L167' href='#L167'><span>167:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>419k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>         <div class='tooltip'>Opcode == AMDGPU::V_PERMLANE16_VAR_B32_e64<span class='tooltip-content'>419k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>419k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>         <div class='tooltip'>Opcode == AMDGPU::V_PERMLANEX16_VAR_B32_e64<span class='tooltip-content'>419k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>419k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L165'><span>165:10</span></a></span>) to (<span class='line-number'><a href='#L165'><span>169:53</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (165:10)
     Condition C2 --> (166:10)
     Condition C3 --> (167:10)
     Condition C4 --> (168:10)
     Condition C5 --> (169:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  T,  -  = T      }
  5 { F,  F,  T,  -,  -  = T      }
  6 { F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,6)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (1,4)
  C5-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>static bool isLdsDma(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>  return SIInstrInfo::isVALU(MI) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>862k</span>, <span class='None'>False</span>: <span class='covered-line'>476k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>862k</span></div><div class='tooltip'>SIInstrInfo::isMUBUF(MI)<span class='tooltip-content'>862k</span></div> || <div class='tooltip'>SIInstrInfo::isFLAT(MI)<span class='tooltip-content'>862k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>390</span>, <span class='None'>False</span>: <span class='covered-line'>862k</span>]
  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>862k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L173'><span>173:10</span></a></span>) to (<span class='line-number'><a href='#L173'><span>174:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (173:10)
     Condition C2 --> (174:11)
     Condition C3 --> (174:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>static unsigned getHWReg(const SIInstrInfo *TII, const MachineInstr &amp;RegInstr) {</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  const MachineOperand *RegOp = TII-&gt;getNamedOperand(RegInstr,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>                                                     AMDGPU::OpName::simm16);</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>  return std::get&lt;0&gt;(AMDGPU::Hwreg::HwregEncoding::decode(RegOp-&gt;getImm()));</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>4.93k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ScheduleHazardRecognizer::HazardType</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>3.73M</pre></td><td class='code'><pre>GCNHazardRecognizer::getHazardType(SUnit *SU, int Stalls) {</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>3.73M</pre></td><td class='code'><pre>  MachineInstr *MI = SU-&gt;getInstr();</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we are not in &quot;HazardRecognizerMode&quot; and therefore not being run from</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the scheduler, track possible stalls from hazards but don&apos;t insert noops.</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>3.73M</pre></td><td class='code'><pre>  auto HazardType = IsHazardRecognizerMode ? <div class='tooltip'><span class='red'>NoopHazard</span><span class='tooltip-content'>0</span></div> : Hazard;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L188' href='#L188'><span>188:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.73M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>3.73M</pre></td><td class='code'><pre>  if (MI-&gt;isBundle())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.67M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>63.0k</pre></td><td class='code'><pre>   return NoHazard;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>3.67M</pre></td><td class='code'><pre>  if (SIInstrInfo::isSMRD(*MI) &amp;&amp; <div class='tooltip'>checkSMRDHazards(MI) &gt; 0<span class='tooltip-content'>62.8k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.8k</span>, <span class='None'>False</span>: <span class='covered-line'>3.61M</span>]
  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.67k</span>, <span class='None'>False</span>: <span class='covered-line'>60.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L193'><span>193:7</span></a></span>) to (<span class='line-number'><a href='#L193'><span>193:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (193:7)
     Condition C2 --> (193:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>2.67k</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>3.67M</pre></td><td class='code'><pre>  if (ST.hasNSAtoVMEMBug() &amp;&amp; <div class='tooltip'>checkNSAtoVMEMHazard(MI) &gt; 0<span class='tooltip-content'>333k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>333k</span>, <span class='None'>False</span>: <span class='covered-line'>3.33M</span>]
  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>333k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L196'><span>196:7</span></a></span>) to (<span class='line-number'><a href='#L196'><span>196:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (196:7)
     Condition C2 --> (196:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return HazardType</span>;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>3.67M</pre></td><td class='code'><pre>  if (checkFPAtomicToDenormModeHazard(MI) &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L199' href='#L199'><span>199:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.67M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return HazardType</span>;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>3.67M</pre></td><td class='code'><pre>  if (ST.hasNoDataDepHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L202' href='#L202'><span>202:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>972k</span>, <span class='None'>False</span>: <span class='covered-line'>2.69M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>972k</pre></td><td class='code'><pre>    return NoHazard;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Should flat be considered vmem?</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>2.69M</pre></td><td class='code'><pre>  if ((SIInstrInfo::isVMEM(*MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L206' href='#L206'><span>206:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.62M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>2.69M</pre></td><td class='code'><pre>       <div class='tooltip'>SIInstrInfo::isFLAT(*MI)<span class='tooltip-content'>2.62M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73.0k</span>, <span class='None'>False</span>: <span class='covered-line'>2.55M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>2.69M</pre></td><td class='code'><pre>      &amp;&amp; <div class='tooltip'>checkVMEMHazards(MI) &gt; 0<span class='tooltip-content'>142k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.98k</span>, <span class='None'>False</span>: <span class='covered-line'>135k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L206'><span>206:7</span></a></span>) to (<span class='line-number'><a href='#L206'><span>208:34</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (206:8)
     Condition C2 --> (207:8)
     Condition C3 --> (208:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { T,  -,  T  = T      }
  4 { F,  T,  F  = F      }
  5 { F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>6.98k</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>2.69M</pre></td><td class='code'><pre>  if (SIInstrInfo::isVALU(*MI) &amp;&amp; <div class='tooltip'>checkVALUHazards(MI) &gt; 0<span class='tooltip-content'>1.86M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.86M</span>, <span class='None'>False</span>: <span class='covered-line'>826k</span>]
  Branch (<span class='line-number'><a name='L211' href='#L211'><span>211:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.84M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L211'><span>211:7</span></a></span>) to (<span class='line-number'><a href='#L211'><span>211:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (211:7)
     Condition C2 --> (211:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>15.4k</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>  if (SIInstrInfo::isDPP(*MI) &amp;&amp; <div class='tooltip'>checkDPPHazards(MI) &gt; 0<span class='tooltip-content'>926</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>926</span>, <span class='None'>False</span>: <span class='covered-line'>2.67M</span>]
  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>600</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L214'><span>214:7</span></a></span>) to (<span class='line-number'><a href='#L214'><span>214:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (214:7)
     Condition C2 --> (214:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>600</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>  if (isDivFMas(MI-&gt;getOpcode()) &amp;&amp; <div class='tooltip'>checkDivFMasHazards(MI) &gt; 0<span class='tooltip-content'>2.07k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>2.67M</span>]
  Branch (<span class='line-number'><a name='L217' href='#L217'><span>217:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>2.00k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L217'><span>217:7</span></a></span>) to (<span class='line-number'><a href='#L217'><span>217:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (217:7)
     Condition C2 --> (217:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>  if (isRWLane(MI-&gt;getOpcode()) &amp;&amp; <div class='tooltip'>checkRWLaneHazards(MI) &gt; 0<span class='tooltip-content'>103k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L220' href='#L220'><span>220:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>2.57M</span>]
  Branch (<span class='line-number'><a name='L220' href='#L220'><span>220:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L220'><span>220:7</span></a></span>) to (<span class='line-number'><a href='#L220'><span>220:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (220:7)
     Condition C2 --> (220:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return HazardType</span>;</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>  if ((SIInstrInfo::isVALU(*MI) || <div class='tooltip'>SIInstrInfo::isVMEM(*MI)<span class='tooltip-content'>826k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84M</span>, <span class='None'>False</span>: <span class='covered-line'>826k</span>]
  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.4k</span>, <span class='None'>False</span>: <span class='covered-line'>760k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>       <div class='tooltip'>SIInstrInfo::isFLAT(*MI)<span class='tooltip-content'>760k</span></div> || <div class='tooltip'>SIInstrInfo::isDS(*MI)<span class='tooltip-content'>691k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69.0k</span>, <span class='None'>False</span>: <span class='covered-line'>691k</span>]
  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.0k</span>, <span class='None'>False</span>: <span class='covered-line'>662k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>       <div class='tooltip'>SIInstrInfo::isEXP(*MI)<span class='tooltip-content'>662k</span></div>) &amp;&amp; <div class='tooltip'>checkMAIVALUHazards(MI) &gt; 0<span class='tooltip-content'>2.01M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L225' href='#L225'><span>225:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.46k</span>, <span class='None'>False</span>: <span class='covered-line'>660k</span>]
  Branch (<span class='line-number'><a name='L225' href='#L225'><span>225:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.4k</span>, <span class='None'>False</span>: <span class='covered-line'>2.00M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L223'><span>223:7</span></a></span>) to (<span class='line-number'><a href='#L223'><span>225:63</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (223:8)
     Condition C2 --> (223:36)
     Condition C3 --> (224:8)
     Condition C4 --> (224:36)
     Condition C5 --> (225:8)
     Condition C6 --> (225:36)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -,  -,  F  = F      }
  3 { T,  -,  -,  -,  -,  T  = T      }
  4 { F,  F,  F,  F,  T,  F  = F      }
  5 { F,  F,  F,  T,  -,  F  = F      }
  6 { F,  F,  F,  T,  -,  T  = T      }
  7 { F,  F,  T,  -,  -,  F  = F      }
  8 { F,  F,  T,  -,  -,  T  = T      }
  9 { F,  T,  -,  -,  -,  F  = F      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (1,8)
  C4-Pair: covered: (1,6)
  C5-Pair: not covered
  C6-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>  if (isSGetReg(MI-&gt;getOpcode()) &amp;&amp; <div class='tooltip'>checkGetRegHazards(MI) &gt; 0<span class='tooltip-content'>1.02k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>2.66M</span>]
  Branch (<span class='line-number'><a name='L228' href='#L228'><span>228:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.01k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L228'><span>228:7</span></a></span>) to (<span class='line-number'><a href='#L228'><span>228:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (228:7)
     Condition C2 --> (228:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>  if (isSSetReg(MI-&gt;getOpcode()) &amp;&amp; <div class='tooltip'>checkSetRegHazards(MI) &gt; 0<span class='tooltip-content'>1.84k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>2.66M</span>]
  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.84k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L231'><span>231:7</span></a></span>) to (<span class='line-number'><a href='#L231'><span>231:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (231:7)
     Condition C2 --> (231:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return HazardType</span>;</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>  if (isRFE(MI-&gt;getOpcode()) &amp;&amp; <div class='tooltip'><span class='red'>checkRFEHazards(MI) &gt; 0</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.66M</span>]
  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L234'><span>234:7</span></a></span>) to (<span class='line-number'><a href='#L234'><span>234:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (234:7)
     Condition C2 --> (234:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return HazardType</span>;</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>  if (((ST.hasReadM0MovRelInterpHazard() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00M</span>, <span class='None'>False</span>: <span class='covered-line'>1.65M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>1.00M</span></div><div class='tooltip'>TII.isVINTRP(*MI)<span class='tooltip-content'>1.00M</span></div> || <div class='tooltip'>isSMovRel(MI-&gt;getOpcode())<span class='tooltip-content'>1.00M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>         <div class='tooltip'>MI-&gt;getOpcode() == AMDGPU::DS_WRITE_ADDTID_B32<span class='tooltip-content'>1.00M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>         <div class='tooltip'>MI-&gt;getOpcode() == AMDGPU::DS_READ_ADDTID_B32<span class='tooltip-content'>1.00M</span></div>)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L240' href='#L240'><span>240:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>       <div class='tooltip'>(<span class='tooltip-content'>2.66M</span></div><div class='tooltip'>ST.hasReadM0SendMsgHazard()<span class='tooltip-content'>2.66M</span></div> &amp;&amp; <div class='tooltip'>isSendMsgTraceDataOrGDS(TII, *MI)<span class='tooltip-content'>1.88M</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L241' href='#L241'><span>241:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.88M</span>, <span class='None'>False</span>: <span class='covered-line'>778k</span>]
  Branch (<span class='line-number'><a name='L241' href='#L241'><span>241:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>512</span>, <span class='None'>False</span>: <span class='covered-line'>1.88M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>       <div class='tooltip'>(<span class='tooltip-content'>2.66M</span></div><div class='tooltip'>ST.hasReadM0LdsDmaHazard()<span class='tooltip-content'>2.66M</span></div> &amp;&amp; <div class='tooltip'>isLdsDma(*MI)<span class='tooltip-content'>1.00M</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L242' href='#L242'><span>242:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00M</span>, <span class='None'>False</span>: <span class='covered-line'>1.65M</span>]
  Branch (<span class='line-number'><a name='L242' href='#L242'><span>242:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>337</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>       <div class='tooltip'>(<span class='tooltip-content'>2.66M</span></div><div class='tooltip'>ST.hasReadM0LdsDirectHazard()<span class='tooltip-content'>2.66M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00M</span>, <span class='None'>False</span>: <span class='covered-line'>1.65M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>        <div class='tooltip'>MI-&gt;readsRegister(AMDGPU::LDS_DIRECT, /*TRI=*/nullptr)<span class='tooltip-content'>1.00M</span></div>)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L244' href='#L244'><span>244:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>      <div class='tooltip'>checkReadM0Hazards(MI) &gt; 0<span class='tooltip-content'>1.01k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>387</span>, <span class='None'>False</span>: <span class='covered-line'>631</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>387</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>2.66M</pre></td><td class='code'><pre>  if (SIInstrInfo::isMAI(*MI) &amp;&amp; <div class='tooltip'>checkMAIHazards(MI) &gt; 0<span class='tooltip-content'>167k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167k</span>, <span class='None'>False</span>: <span class='covered-line'>2.49M</span>]
  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.8k</span>, <span class='None'>False</span>: <span class='covered-line'>152k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L248'><span>248:7</span></a></span>) to (<span class='line-number'><a href='#L248'><span>248:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (248:7)
     Condition C2 --> (248:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>  if ((SIInstrInfo::isVMEM(*MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.57M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>       <div class='tooltip'>SIInstrInfo::isFLAT(*MI)<span class='tooltip-content'>2.57M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68.0k</span>, <span class='None'>False</span>: <span class='covered-line'>2.51M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>       <div class='tooltip'>SIInstrInfo::isDS(*MI)<span class='tooltip-content'>2.51M</span></div>) &amp;&amp; <div class='tooltip'>checkMAILdStHazards(MI) &gt; 0<span class='tooltip-content'>161k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.48M</span>]
  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.41k</span>, <span class='None'>False</span>: <span class='covered-line'>159k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L251'><span>251:7</span></a></span>) to (<span class='line-number'><a href='#L251'><span>253:62</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (251:8)
     Condition C2 --> (252:8)
     Condition C3 --> (253:8)
     Condition C4 --> (253:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  -  = F      }
  2 { T,  -,  -,  F  = F      }
  3 { T,  -,  -,  T  = T      }
  4 { F,  F,  T,  F  = F      }
  5 { F,  F,  T,  T  = T      }
  6 { F,  T,  -,  F  = F      }
  7 { F,  T,  -,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,7)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>  if (MI-&gt;isInlineAsm() &amp;&amp; <div class='tooltip'>checkInlineAsmHazards(MI) &gt; 0<span class='tooltip-content'>27.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2.61M</span>]
  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>27.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L256'><span>256:7</span></a></span>) to (<span class='line-number'><a href='#L256'><span>256:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (256:7)
     Condition C2 --> (256:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return HazardType;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>  return NoHazard;</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void insertNoopsInBundle(MachineInstr *MI, const SIInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>                                unsigned Quantity) {</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>  while (Quantity &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>21.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    unsigned Arg = std::min(Quantity, 8u);</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    Quantity -= Arg;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(), TII.get(AMDGPU::S_NOP))</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        .addImm(Arg - 1);</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>GCNHazardRecognizer::getMFMAPipelineWaitStates(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  const MCSchedClassDesc *SC = TSchedModel.resolveSchedClass(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  assert(TSchedModel.getWriteProcResBegin(SC) !=</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>         TSchedModel.getWriteProcResEnd(SC));</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  return TSchedModel.getWriteProcResBegin(SC)-&gt;ReleaseAtCycle;</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>void GCNHazardRecognizer::processBundle() {</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>  MachineBasicBlock::instr_iterator MI = std::next(CurrCycleInstr-&gt;getIterator());</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>  MachineBasicBlock::instr_iterator E = CurrCycleInstr-&gt;getParent()-&gt;instr_end();</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check bundled MachineInstr&apos;s for hazards.</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>  for (; MI != E &amp;&amp; <div class='tooltip'>MI-&gt;isInsideBundle()<span class='tooltip-content'>129k</span></div>; <div class='tooltip'>++MI<span class='tooltip-content'>98.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129k</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98.4k</span>, <span class='None'>False</span>: <span class='covered-line'>30.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L284'><span>284:10</span></a></span>) to (<span class='line-number'><a href='#L284'><span>284:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (284:10)
     Condition C2 --> (284:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>98.4k</pre></td><td class='code'><pre>    CurrCycleInstr = &amp;*MI;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>98.4k</pre></td><td class='code'><pre>    unsigned WaitStates = PreEmitNoopsCommon(CurrCycleInstr);</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>98.4k</pre></td><td class='code'><pre>    if (IsHazardRecognizerMode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.8k</span>, <span class='None'>False</span>: <span class='covered-line'>76.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>      fixHazards(CurrCycleInstr);</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>      insertNoopsInBundle(CurrCycleInstr, TII, WaitStates);</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Its unnecessary to track more than MaxLookAhead instructions. Since we</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // include the bundled MI directly after, only add a maximum of</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (MaxLookAhead - 1) noops to EmittedInstrs.</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>    for (unsigned i = 0, e = std::min(WaitStates, MaxLookAhead - 1); i &lt; e; <div class='tooltip'>++i<span class='tooltip-content'>2.44k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:70</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.44k</span>, <span class='None'>False</span>: <span class='covered-line'>98.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>2.44k</pre></td><td class='code'><pre>      EmittedInstrs.push_front(nullptr);</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>98.4k</pre></td><td class='code'><pre>    EmittedInstrs.push_front(CurrCycleInstr);</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>98.4k</pre></td><td class='code'><pre>    EmittedInstrs.resize(MaxLookAhead);</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>98.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>  CurrCycleInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>void GCNHazardRecognizer::runOnInstruction(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  assert(IsHazardRecognizerMode);</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  unsigned NumPreNoops = PreEmitNoops(MI);</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  EmitNoops(NumPreNoops);</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  if (MI-&gt;isInsideBundle())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L311' href='#L311'><span>311:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    insertNoopsInBundle(MI, TII, NumPreNoops);</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    TII.insertNoops(*MI-&gt;getParent(), MachineBasicBlock::iterator(MI),</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                    NumPreNoops);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  EmitInstruction(MI);</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  AdvanceCycle();</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>unsigned GCNHazardRecognizer::PreEmitNoops(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>  IsHazardRecognizerMode = true;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>  CurrCycleInstr = MI;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>  unsigned W = PreEmitNoopsCommon(MI);</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>  fixHazards(MI);</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>  CurrCycleInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>  return W;</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>1.45M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>1.54M</pre></td><td class='code'><pre>unsigned GCNHazardRecognizer::PreEmitNoopsCommon(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>1.54M</pre></td><td class='code'><pre>  if (MI-&gt;isBundle())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L330' href='#L330'><span>330:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.33k</span>, <span class='None'>False</span>: <span class='covered-line'>1.54M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>6.33k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>1.54M</pre></td><td class='code'><pre>  int WaitStates = 0;</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>1.54M</pre></td><td class='code'><pre>  if (SIInstrInfo::isSMRD(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L335' href='#L335'><span>335:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115k</span>, <span class='None'>False</span>: <span class='covered-line'>1.42M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>    return std::max(WaitStates, checkSMRDHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>  if (ST.hasNSAtoVMEMBug())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L338' href='#L338'><span>338:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150k</span>, <span class='None'>False</span>: <span class='covered-line'>1.27M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>150k</pre></td><td class='code'><pre>    WaitStates = std::max(WaitStates, checkNSAtoVMEMHazard(MI));</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>  WaitStates = std::max(WaitStates, checkFPAtomicToDenormModeHazard(MI));</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>1.42M</pre></td><td class='code'><pre>  if (ST.hasNoDataDepHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>420k</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>420k</pre></td><td class='code'><pre>    return WaitStates;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  if (SIInstrInfo::isVMEM(*MI) || <div class='tooltip'>SIInstrInfo::isFLAT(*MI)<span class='tooltip-content'>911k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95.8k</span>, <span class='None'>False</span>: <span class='covered-line'>911k</span>]
  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.6k</span>, <span class='None'>False</span>: <span class='covered-line'>855k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L346'><span>346:7</span></a></span>) to (<span class='line-number'><a href='#L346'><span>346:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (346:7)
     Condition C2 --> (346:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>151k</pre></td><td class='code'><pre>    WaitStates = std::max(WaitStates, checkVMEMHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  if (SIInstrInfo::isVALU(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>432k</span>, <span class='None'>False</span>: <span class='covered-line'>574k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>432k</pre></td><td class='code'><pre>    WaitStates = std::max(WaitStates, checkVALUHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  if (SIInstrInfo::isDPP(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>311</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>311</pre></td><td class='code'><pre>    WaitStates = std::max(WaitStates, checkDPPHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  if (isDivFMas(MI-&gt;getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L355' href='#L355'><span>355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>977</span>, <span class='None'>False</span>: <span class='covered-line'>1.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>977</pre></td><td class='code'><pre>    WaitStates = std::max(WaitStates, checkDivFMasHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  if (isRWLane(MI-&gt;getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.5k</span>, <span class='None'>False</span>: <span class='covered-line'>994k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>    WaitStates = std::max(WaitStates, checkRWLaneHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  if ((SIInstrInfo::isVALU(*MI) || <div class='tooltip'>SIInstrInfo::isVMEM(*MI)<span class='tooltip-content'>574k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>432k</span>, <span class='None'>False</span>: <span class='covered-line'>574k</span>]
  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95.6k</span>, <span class='None'>False</span>: <span class='covered-line'>478k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>       <div class='tooltip'>SIInstrInfo::isFLAT(*MI)<span class='tooltip-content'>478k</span></div> || <div class='tooltip'>SIInstrInfo::isDS(*MI)<span class='tooltip-content'>423k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.6k</span>, <span class='None'>False</span>: <span class='covered-line'>423k</span>]
  Branch (<span class='line-number'><a name='L362' href='#L362'><span>362:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.0k</span>, <span class='None'>False</span>: <span class='covered-line'>399k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>       <div class='tooltip'>SIInstrInfo::isEXP(*MI)<span class='tooltip-content'>399k</span></div>) &amp;&amp; <div class='tooltip'>checkMAIVALUHazards(MI) &gt; 0<span class='tooltip-content'>607k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>692</span>, <span class='None'>False</span>: <span class='covered-line'>399k</span>]
  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>825</span>, <span class='None'>False</span>: <span class='covered-line'>607k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L361'><span>361:7</span></a></span>) to (<span class='line-number'><a href='#L361'><span>363:63</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (361:8)
     Condition C2 --> (361:36)
     Condition C3 --> (362:8)
     Condition C4 --> (362:36)
     Condition C5 --> (363:8)
     Condition C6 --> (363:36)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -,  -,  F  = F      }
  3 { T,  -,  -,  -,  -,  T  = T      }
  4 { F,  F,  F,  F,  T,  F  = F      }
  5 { F,  F,  F,  F,  T,  T  = T      }
  6 { F,  F,  F,  T,  -,  F  = F      }
  7 { F,  F,  F,  T,  -,  T  = T      }
  8 { F,  F,  T,  -,  -,  F  = F      }
  9 { F,  F,  T,  -,  -,  T  = T      }
  10 { F,  T,  -,  -,  -,  F  = F      }
  11 { F,  T,  -,  -,  -,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,11)
  C3-Pair: covered: (1,9)
  C4-Pair: covered: (1,7)
  C5-Pair: covered: (1,5)
  C6-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>    WaitStates = std::max(WaitStates, checkMAIVALUHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>1.00M</pre></td><td class='code'><pre>  if (MI-&gt;isInlineAsm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L366' href='#L366'><span>366:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.2k</span>, <span class='None'>False</span>: <span class='covered-line'>992k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>    return std::max(WaitStates, checkInlineAsmHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>992k</pre></td><td class='code'><pre>  if (isSGetReg(MI-&gt;getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>408</span>, <span class='None'>False</span>: <span class='covered-line'>992k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>408</pre></td><td class='code'><pre>    return std::max(WaitStates, checkGetRegHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>992k</pre></td><td class='code'><pre>  if (isSSetReg(MI-&gt;getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.59k</span>, <span class='None'>False</span>: <span class='covered-line'>990k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>1.59k</pre></td><td class='code'><pre>    return std::max(WaitStates, checkSetRegHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>990k</pre></td><td class='code'><pre>  if (isRFE(MI-&gt;getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L375' href='#L375'><span>375:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>990k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return std::max(WaitStates, checkRFEHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>990k</pre></td><td class='code'><pre>  if ((ST.hasReadM0MovRelInterpHazard() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>334k</span>, <span class='None'>False</span>: <span class='covered-line'>656k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>990k</pre></td><td class='code'><pre>       <div class='tooltip'>(<span class='tooltip-content'>334k</span></div><div class='tooltip'>TII.isVINTRP(*MI)<span class='tooltip-content'>334k</span></div> || <div class='tooltip'>isSMovRel(MI-&gt;getOpcode())<span class='tooltip-content'>334k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>334k</span>]
  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>334k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>334k</pre></td><td class='code'><pre>        <div class='tooltip'>MI-&gt;getOpcode() == AMDGPU::DS_WRITE_ADDTID_B32<span class='tooltip-content'>334k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>334k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>334k</pre></td><td class='code'><pre>        <div class='tooltip'>MI-&gt;getOpcode() == AMDGPU::DS_READ_ADDTID_B32<span class='tooltip-content'>334k</span></div>)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>334k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>990k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>990k</span></div><div class='tooltip'>ST.hasReadM0SendMsgHazard()<span class='tooltip-content'>990k</span></div> &amp;&amp; <div class='tooltip'>isSendMsgTraceDataOrGDS(TII, *MI)<span class='tooltip-content'>584k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>584k</span>, <span class='None'>False</span>: <span class='covered-line'>406k</span>]
  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>537</span>, <span class='None'>False</span>: <span class='covered-line'>584k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>990k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>990k</span></div><div class='tooltip'>ST.hasReadM0LdsDmaHazard()<span class='tooltip-content'>990k</span></div> &amp;&amp; <div class='tooltip'>isLdsDma(*MI)<span class='tooltip-content'>334k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>334k</span>, <span class='None'>False</span>: <span class='covered-line'>655k</span>]
  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>334k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>990k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>990k</span></div><div class='tooltip'>ST.hasReadM0LdsDirectHazard()<span class='tooltip-content'>990k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L384' href='#L384'><span>384:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>334k</span>, <span class='None'>False</span>: <span class='covered-line'>655k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>990k</pre></td><td class='code'><pre>       <div class='tooltip'>MI-&gt;readsRegister(AMDGPU::LDS_DIRECT, /*TRI=*/nullptr)<span class='tooltip-content'>334k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>334k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>    return std::max(WaitStates, checkReadM0Hazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>990k</pre></td><td class='code'><pre>  if (SIInstrInfo::isMAI(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L388' href='#L388'><span>388:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.0k</span>, <span class='None'>False</span>: <span class='covered-line'>977k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    return std::max(WaitStates, checkMAIHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>977k</pre></td><td class='code'><pre>  if (SIInstrInfo::isVMEM(*MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L391' href='#L391'><span>391:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95.6k</span>, <span class='None'>False</span>: <span class='covered-line'>881k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>977k</pre></td><td class='code'><pre>      <div class='tooltip'>SIInstrInfo::isFLAT(*MI)<span class='tooltip-content'>881k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L392' href='#L392'><span>392:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.6k</span>, <span class='None'>False</span>: <span class='covered-line'>825k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>977k</pre></td><td class='code'><pre>      <div class='tooltip'>SIInstrInfo::isDS(*MI)<span class='tooltip-content'>825k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L393' href='#L393'><span>393:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.6k</span>, <span class='None'>False</span>: <span class='covered-line'>803k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L391'><span>391:7</span></a></span>) to (<span class='line-number'><a href='#L391'><span>393:29</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (391:7)
     Condition C2 --> (392:7)
     Condition C3 --> (393:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>173k</pre></td><td class='code'><pre>    return std::max(WaitStates, checkMAILdStHazards(MI));</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>803k</pre></td><td class='code'><pre>  return WaitStates;</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>977k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>void GCNHazardRecognizer::EmitNoop() {</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>  EmittedInstrs.push_front(nullptr);</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>void GCNHazardRecognizer::AdvanceCycle() {</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // When the scheduler detects a stall, it will call AdvanceCycle() without</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // emitting any instructions.</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>5.76M</pre></td><td class='code'><pre>  if (!CurrCycleInstr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L406' href='#L406'><span>406:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.55M</span>, <span class='None'>False</span>: <span class='covered-line'>2.21M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>3.55M</pre></td><td class='code'><pre>    EmittedInstrs.push_front(nullptr);</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>3.55M</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>3.55M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>2.21M</pre></td><td class='code'><pre>  if (CurrCycleInstr-&gt;isBundle()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L411' href='#L411'><span>411:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.7k</span>, <span class='None'>False</span>: <span class='covered-line'>2.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>    processBundle();</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>  unsigned NumWaitStates = TII.getNumWaitStates(*CurrCycleInstr);</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>  if (!NumWaitStates) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>    CurrCycleInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep track of emitted instructions</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>2.16M</pre></td><td class='code'><pre>  EmittedInstrs.push_front(CurrCycleInstr);</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add a nullptr for each additional wait state after the first.  Make sure</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // not to add more than getMaxLookAhead() items to the list, since we</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // truncate the list to that size right after this loop.</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>2.16M</pre></td><td class='code'><pre>  for (unsigned i = 1, e = std::min(NumWaitStates, getMaxLookAhead());</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>2.16M</pre></td><td class='code'><pre>       i &lt; e; <div class='tooltip'>++i<span class='tooltip-content'>108</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L429' href='#L429'><span>429:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='None'>False</span>: <span class='covered-line'>2.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    EmittedInstrs.push_front(nullptr);</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // getMaxLookahead() is the largest number of wait states we will ever need</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to insert, so there is no point in keeping track of more than that many</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // wait states.</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>2.16M</pre></td><td class='code'><pre>  EmittedInstrs.resize(getMaxLookAhead());</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>2.16M</pre></td><td class='code'><pre>  CurrCycleInstr = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>2.16M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>void GCNHazardRecognizer::RecedeCycle() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;hazard recognizer does not support bottom-up scheduling.&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Helper Functions</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>typedef enum { HazardFound, HazardExpired, NoHazardFound } HazardFnResult;</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>typedef function_ref&lt;bool(const MachineInstr &amp;, int WaitStates)&gt; IsExpiredFn;</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>typedef function_ref&lt;unsigned int(const MachineInstr &amp;)&gt; GetNumWaitStatesFn;</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Search for a hazard in a block and its predecessors.</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;typename StateT&gt;</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>hasHazard(StateT State,</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          function_ref&lt;HazardFnResult(StateT &amp;, const MachineInstr &amp;)&gt; IsHazard,</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          function_ref&lt;void(StateT &amp;, const MachineInstr &amp;)&gt; UpdateState,</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          const MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          MachineBasicBlock::const_reverse_instr_iterator I,</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>73.7k</pre></td><td class='code'><pre>          DenseSet&lt;const MachineBasicBlock *&gt; &amp;Visited) {</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>411k</pre></td><td class='code'><pre>  for (auto E = MBB-&gt;instr_rend(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>338k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.47k</span>, <span class='None'>False</span>: <span class='covered-line'>420</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>368k</span>, <span class='None'>False</span>: <span class='covered-line'>38.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // No need to look at parent BUNDLE instructions.</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>372k</pre></td><td class='code'><pre>    if (I-&gt;isBundle())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4.47k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.04k</span>, <span class='None'>False</span>: <span class='covered-line'>364k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>368k</pre></td><td class='code'><pre>    switch (IsHazard(State, *I)) {</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>729</pre></td><td class='code'><pre>    case HazardFound:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>4.44k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>702</span>, <span class='None'>False</span>: <span class='covered-line'>363k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>729</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>33.8k</pre></td><td class='code'><pre>    case HazardExpired:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>601</span>, <span class='None'>False</span>: <span class='covered-line'>3.87k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.2k</span>, <span class='None'>False</span>: <span class='covered-line'>331k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>33.8k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>334k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.84k</span>, <span class='None'>False</span>: <span class='covered-line'>628</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>330k</span>, <span class='None'>False</span>: <span class='covered-line'>33.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Continue search</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>334k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>368k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>334k</pre></td><td class='code'><pre>    if (I-&gt;isInlineAsm() || <div class='tooltip'>I-&gt;isMetaInstruction()<span class='tooltip-content'>333k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.84k</span>]
  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>3.84k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>183</span>, <span class='None'>False</span>: <span class='covered-line'>330k</span>]
  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.23k</span>, <span class='None'>False</span>: <span class='covered-line'>325k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L478'><span>478:9</span></a></span>) to (<span class='line-number'><a href='#L478'><span>478:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (478:9)
     Condition C2 --> (478:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L478'><span>478:9</span></a></span>) to (<span class='line-number'><a href='#L478'><span>478:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (478:9)
     Condition C2 --> (478:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>    UpdateState(State, *I);</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>  for (MachineBasicBlock *Pred : MBB-&gt;predecessors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>404</span>, <span class='None'>False</span>: <span class='covered-line'>416</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.76k</span>, <span class='None'>False</span>: <span class='covered-line'>38.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>7.16k</pre></td><td class='code'><pre>    if (!Visited.insert(Pred).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>385</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>784</span>, <span class='None'>False</span>: <span class='covered-line'>5.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>803</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>    if (hasHazard(State, IsHazard, UpdateState, Pred, Pred-&gt;instr_rbegin(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>381</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>5.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>                  Visited))</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>6.36k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>GCNHazardRecognizer.cpp:bool hasHazard&lt;llvm::GCNHazardRecognizer::fixVALUPartialForwardingHazard(llvm::MachineInstr*)::StateType&gt;(llvm::GCNHazardRecognizer::fixVALUPartialForwardingHazard(llvm::MachineInstr*)::StateType, llvm::function_ref&lt;HazardFnResult (llvm::GCNHazardRecognizer::fixVALUPartialForwardingHazard(llvm::MachineInstr*)::StateType&amp;, llvm::MachineInstr const&amp;)&gt;, llvm::function_ref&lt;void (llvm::GCNHazardRecognizer::fixVALUPartialForwardingHazard(llvm::MachineInstr*)::StateType&amp;, llvm::MachineInstr const&amp;)&gt;, llvm::MachineBasicBlock const*, llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void, false&gt;, true, true&gt;, llvm::DenseSet&lt;llvm::MachineBasicBlock const*, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock const*, void&gt; &gt;&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>          DenseSet&lt;const MachineBasicBlock *&gt; &amp;Visited) {</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>4.89k</pre></td><td class='code'><pre>  for (auto E = MBB-&gt;instr_rend(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>3.84k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.47k</span>, <span class='None'>False</span>: <span class='covered-line'>420</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // No need to look at parent BUNDLE instructions.</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>4.47k</pre></td><td class='code'><pre>    if (I-&gt;isBundle())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>4.47k</pre></td><td class='code'><pre>    switch (IsHazard(State, *I)) {</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    case HazardFound:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>4.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>601</pre></td><td class='code'><pre>    case HazardExpired:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>601</span>, <span class='None'>False</span>: <span class='covered-line'>3.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>601</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.84k</span>, <span class='None'>False</span>: <span class='covered-line'>628</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Continue search</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>4.47k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>    if (I-&gt;isInlineAsm() || I-&gt;isMetaInstruction())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.84k</span>]
  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>3.84k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L478'><span>478:9</span></a></span>) to (<span class='line-number'><a href='#L478'><span>478:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (478:9)
     Condition C2 --> (478:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>    UpdateState(State, *I);</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>  for (MachineBasicBlock *Pred : MBB-&gt;predecessors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>404</span>, <span class='None'>False</span>: <span class='covered-line'>416</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>    if (!Visited.insert(Pred).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>385</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>    if (hasHazard(State, IsHazard, UpdateState, Pred, Pred-&gt;instr_rbegin(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>381</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>                  Visited))</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>420</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>GCNHazardRecognizer.cpp:bool hasHazard&lt;llvm::GCNHazardRecognizer::fixVALUTransUseHazard(llvm::MachineInstr*)::StateType&gt;(llvm::GCNHazardRecognizer::fixVALUTransUseHazard(llvm::MachineInstr*)::StateType, llvm::function_ref&lt;HazardFnResult (llvm::GCNHazardRecognizer::fixVALUTransUseHazard(llvm::MachineInstr*)::StateType&amp;, llvm::MachineInstr const&amp;)&gt;, llvm::function_ref&lt;void (llvm::GCNHazardRecognizer::fixVALUTransUseHazard(llvm::MachineInstr*)::StateType&amp;, llvm::MachineInstr const&amp;)&gt;, llvm::MachineBasicBlock const*, llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void, false&gt;, true, true&gt;, llvm::DenseSet&lt;llvm::MachineBasicBlock const*, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock const*, void&gt; &gt;&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>72.6k</pre></td><td class='code'><pre>          DenseSet&lt;const MachineBasicBlock *&gt; &amp;Visited) {</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>407k</pre></td><td class='code'><pre>  for (auto E = MBB-&gt;instr_rend(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>334k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>368k</span>, <span class='None'>False</span>: <span class='covered-line'>38.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // No need to look at parent BUNDLE instructions.</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>368k</pre></td><td class='code'><pre>    if (I-&gt;isBundle())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.04k</span>, <span class='None'>False</span>: <span class='covered-line'>364k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    switch (IsHazard(State, *I)) {</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>    case HazardFound:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L469' href='#L469'><span>469:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>702</span>, <span class='None'>False</span>: <span class='covered-line'>363k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>    case HazardExpired:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L471' href='#L471'><span>471:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.2k</span>, <span class='None'>False</span>: <span class='covered-line'>331k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L473' href='#L473'><span>473:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>330k</span>, <span class='None'>False</span>: <span class='covered-line'>33.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Continue search</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>    if (I-&gt;isInlineAsm() || <div class='tooltip'>I-&gt;isMetaInstruction()<span class='tooltip-content'>330k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>183</span>, <span class='None'>False</span>: <span class='covered-line'>330k</span>]
  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.23k</span>, <span class='None'>False</span>: <span class='covered-line'>325k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L478'><span>478:9</span></a></span>) to (<span class='line-number'><a href='#L478'><span>478:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (478:9)
     Condition C2 --> (478:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>    UpdateState(State, *I);</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>38.7k</pre></td><td class='code'><pre>  for (MachineBasicBlock *Pred : MBB-&gt;predecessors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.76k</span>, <span class='None'>False</span>: <span class='covered-line'>38.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>6.76k</pre></td><td class='code'><pre>    if (!Visited.insert(Pred).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L485' href='#L485'><span>485:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>784</span>, <span class='None'>False</span>: <span class='covered-line'>5.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>784</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>5.98k</pre></td><td class='code'><pre>    if (hasHazard(State, IsHazard, UpdateState, Pred, Pred-&gt;instr_rbegin(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>5.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>5.98k</pre></td><td class='code'><pre>                  Visited))</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>5.98k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>38.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Returns a minimum wait states since \p I walking all predecessors.</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Only scans until \p IsExpired does not return true.</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Can only be run in a hazard recognizer mode.</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int getWaitStatesSince(</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    GCNHazardRecognizer::IsHazardFn IsHazard, const MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineBasicBlock::const_reverse_instr_iterator I, int WaitStates,</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    IsExpiredFn IsExpired, DenseSet&lt;const MachineBasicBlock *&gt; &amp;Visited,</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>986k</pre></td><td class='code'><pre>    GetNumWaitStatesFn GetNumWaitStates = SIInstrInfo::getNumWaitStates) {</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>6.01M</pre></td><td class='code'><pre>  for (auto E = MBB-&gt;instr_rend(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>5.03M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.70M</span>, <span class='None'>False</span>: <span class='covered-line'>311k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t add WaitStates for parent BUNDLE instructions.</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>5.70M</pre></td><td class='code'><pre>    if (I-&gt;isBundle())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.03k</span>, <span class='None'>False</span>: <span class='covered-line'>5.70M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>7.03k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>5.70M</pre></td><td class='code'><pre>    if (IsHazard(*I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L509' href='#L509'><span>509:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.37k</span>, <span class='None'>False</span>: <span class='covered-line'>5.69M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>8.37k</pre></td><td class='code'><pre>      return WaitStates;</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>5.69M</pre></td><td class='code'><pre>    if (I-&gt;isInlineAsm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>770k</span>, <span class='None'>False</span>: <span class='covered-line'>4.92M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>770k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>4.92M</pre></td><td class='code'><pre>    WaitStates += GetNumWaitStates(*I);</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>4.92M</pre></td><td class='code'><pre>    if (IsExpired(*I, WaitStates))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L517' href='#L517'><span>517:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>666k</span>, <span class='None'>False</span>: <span class='covered-line'>4.25M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>666k</pre></td><td class='code'><pre>      return std::numeric_limits&lt;int&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>4.92M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>311k</pre></td><td class='code'><pre>  int MinWaitStates = std::numeric_limits&lt;int&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>311k</pre></td><td class='code'><pre>  for (MachineBasicBlock *Pred : MBB-&gt;predecessors()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L522' href='#L522'><span>522:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.6k</span>, <span class='None'>False</span>: <span class='covered-line'>311k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>33.6k</pre></td><td class='code'><pre>    if (!Visited.insert(Pred).second)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L523' href='#L523'><span>523:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.41k</span>, <span class='None'>False</span>: <span class='covered-line'>28.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>5.41k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>    int W = getWaitStatesSince(IsHazard, Pred, Pred-&gt;instr_rbegin(), WaitStates,</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>                               IsExpired, Visited, GetNumWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>    MinWaitStates = std::min(MinWaitStates, W);</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>311k</pre></td><td class='code'><pre>  return MinWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>986k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int getWaitStatesSince(GCNHazardRecognizer::IsHazardFn IsHazard,</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>957k</pre></td><td class='code'><pre>                              const MachineInstr *MI, IsExpiredFn IsExpired) {</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>957k</pre></td><td class='code'><pre>  DenseSet&lt;const MachineBasicBlock *&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>957k</pre></td><td class='code'><pre>  return getWaitStatesSince(IsHazard, MI-&gt;getParent(),</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>957k</pre></td><td class='code'><pre>                            std::next(MI-&gt;getReverseIterator()),</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>957k</pre></td><td class='code'><pre>                            0, IsExpired, Visited);</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>957k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>4.22M</pre></td><td class='code'><pre>int GCNHazardRecognizer::getWaitStatesSince(IsHazardFn IsHazard, int Limit) {</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>4.22M</pre></td><td class='code'><pre>  if (IsHazardRecognizerMode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>902k</span>, <span class='None'>False</span>: <span class='covered-line'>3.31M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>4.60M</pre></td><td class='code'><pre>    auto IsExpiredFn = [Limit](const MachineInstr &amp;, int WaitStates) {</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>4.60M</pre></td><td class='code'><pre>      return WaitStates &gt;= Limit;</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>4.60M</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>902k</pre></td><td class='code'><pre>    return ::getWaitStatesSince(IsHazard, CurrCycleInstr, IsExpiredFn);</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>902k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>  int WaitStates = 0;</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>20.4M</pre></td><td class='code'><pre>  for (MachineInstr *MI : EmittedInstrs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L552' href='#L552'><span>552:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.4M</span>, <span class='None'>False</span>: <span class='covered-line'>786k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>20.4M</pre></td><td class='code'><pre>    if (MI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.3M</span>, <span class='None'>False</span>: <span class='covered-line'>5.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>15.3M</pre></td><td class='code'><pre>      if (IsHazard(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59.3k</span>, <span class='None'>False</span>: <span class='covered-line'>15.2M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>59.3k</pre></td><td class='code'><pre>        return WaitStates;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>15.2M</pre></td><td class='code'><pre>      if (MI-&gt;isInlineAsm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.69M</span>, <span class='None'>False</span>: <span class='covered-line'>12.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>2.69M</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>15.2M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>17.7M</pre></td><td class='code'><pre>    ++WaitStates;</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>17.7M</pre></td><td class='code'><pre>    if (WaitStates &gt;= Limit)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L562' href='#L562'><span>562:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.47M</span>, <span class='None'>False</span>: <span class='covered-line'>15.2M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>2.47M</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>17.7M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>3.25M</pre></td><td class='code'><pre>  return std::numeric_limits&lt;int&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>3.31M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int GCNHazardRecognizer::getWaitStatesSinceDef(unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               IsHazardFn IsHazardDef,</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>1.90M</pre></td><td class='code'><pre>                                               int Limit) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>1.90M</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>15.8M</pre></td><td class='code'><pre>  auto IsHazardFn = [IsHazardDef, TRI, Reg](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>15.8M</pre></td><td class='code'><pre>    return IsHazardDef(MI) &amp;&amp; <div class='tooltip'>MI.modifiesRegister(Reg, TRI)<span class='tooltip-content'>856k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L574' href='#L574'><span>574:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>856k</span>, <span class='None'>False</span>: <span class='covered-line'>15.0M</span>]
  Branch (<span class='line-number'><a name='L574' href='#L574'><span>574:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.8k</span>, <span class='None'>False</span>: <span class='covered-line'>808k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L574'><span>574:12</span></a></span>) to (<span class='line-number'><a href='#L574'><span>574:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (574:12)
     Condition C2 --> (574:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>15.8M</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>1.90M</pre></td><td class='code'><pre>  return getWaitStatesSince(IsHazardFn, Limit);</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>1.90M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int GCNHazardRecognizer::getWaitStatesSinceSetReg(IsHazardFn IsHazard,</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>4.87k</pre></td><td class='code'><pre>                                                  int Limit) {</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>4.87k</pre></td><td class='code'><pre>  auto IsHazardFn = [IsHazard](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>4.74k</pre></td><td class='code'><pre>    return isSSetReg(MI.getOpcode()) &amp;&amp; <div class='tooltip'>IsHazard(MI)<span class='tooltip-content'>67</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L583' href='#L583'><span>583:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>4.67k</span>]
  Branch (<span class='line-number'><a name='L583' href='#L583'><span>583:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L583'><span>583:12</span></a></span>) to (<span class='line-number'><a href='#L583'><span>583:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (583:12)
     Condition C2 --> (583:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>4.74k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>4.87k</pre></td><td class='code'><pre>  return getWaitStatesSince(IsHazardFn, Limit);</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>4.87k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// No-op Hazard Detection</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void addRegUnits(const SIRegisterInfo &amp;TRI, BitVector &amp;BV,</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>                        MCRegister Reg) {</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>  for (MCRegUnit Unit : TRI.regunits(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.18M</span>, <span class='None'>False</span>: <span class='covered-line'>527k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>    BV.set(Unit);</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void addRegsToSet(const SIRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         iterator_range&lt;MachineInstr::const_mop_iterator&gt; Ops,</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>                         BitVector &amp;DefSet, BitVector &amp;UseSet) {</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>962k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Op : Ops) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>962k</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>962k</pre></td><td class='code'><pre>    if (Op.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>527k</span>, <span class='None'>False</span>: <span class='covered-line'>435k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>527k</pre></td><td class='code'><pre>      addRegUnits(TRI, Op.isDef() ? <div class='tooltip'>DefSet<span class='tooltip-content'>111k</span></div> : <div class='tooltip'>UseSet<span class='tooltip-content'>415k</span></div>, Op.getReg().asMCReg());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L604' href='#L604'><span>604:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111k</span>, <span class='None'>False</span>: <span class='covered-line'>415k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>962k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>void GCNHazardRecognizer::addClauseInst(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>  addRegsToSet(TRI, MI.operands(), ClauseDefs, ClauseUses);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>62.0k</pre></td><td class='code'><pre>static bool breaksSMEMSoftClause(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>62.0k</pre></td><td class='code'><pre>  return !SIInstrInfo::isSMRD(*MI);</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>62.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>static bool breaksVMEMSoftClause(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>  return !SIInstrInfo::isVMEM(*MI) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isFLAT(*MI)<span class='tooltip-content'>118k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>118k</span>, <span class='None'>False</span>: <span class='covered-line'>61.9k</span>]
  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.8k</span>, <span class='None'>False</span>: <span class='covered-line'>39.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L617'><span>617:10</span></a></span>) to (<span class='line-number'><a href='#L617'><span>617:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (617:10)
     Condition C2 --> (617:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>180k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>390k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkSoftClauseHazards(MachineInstr *MEM) {</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SMEM soft clause are only present on VI+, and only matter if xnack is</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // enabled.</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>390k</pre></td><td class='code'><pre>  if (!ST.isXNACKEnabled())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194k</span>, <span class='None'>False</span>: <span class='covered-line'>195k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>194k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>  bool IsSMRD = TII.isSMRD(*MEM);</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>  resetClause();</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A soft-clause is any group of consecutive SMEM instructions.  The</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions in this group may return out of order and/or may be</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // replayed (i.e. the same instruction issued more than once).</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In order to handle these situations correctly we need to make sure that</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // when a clause has more than one instruction, no instruction in the clause</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // writes to a register that is read by another instruction in the clause</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (including itself). If we encounter this situation, we need to break the</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // clause by inserting a non SMEM instruction.</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>  for (MachineInstr *MI : EmittedInstrs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284k</span>, <span class='None'>False</span>: <span class='covered-line'>44.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When we hit a non-SMEM instruction then we have passed the start of the</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // clause and we can stop.</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>    if (!MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L643' href='#L643'><span>643:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42.0k</span>, <span class='None'>False</span>: <span class='covered-line'>242k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>42.0k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>    if (IsSMRD ? <div class='tooltip'>breaksSMEMSoftClause(MI)<span class='tooltip-content'>62.0k</span></div> : <div class='tooltip'>breaksVMEMSoftClause(MI)<span class='tooltip-content'>180k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.0k</span>, <span class='None'>False</span>: <span class='covered-line'>180k</span>]
  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109k</span>, <span class='None'>False</span>: <span class='covered-line'>132k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>109k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>    addClauseInst(*MI);</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>  if (ClauseDefs.none())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155k</span>, <span class='None'>False</span>: <span class='covered-line'>40.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>155k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need to make sure not to put loads and stores in the same clause if they</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // use the same address. For now, just start a new clause whenever we see a</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // store.</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>40.7k</pre></td><td class='code'><pre>  if (MEM-&gt;mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.09k</span>, <span class='None'>False</span>: <span class='covered-line'>33.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>7.09k</pre></td><td class='code'><pre>    return 1;</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>33.6k</pre></td><td class='code'><pre>  addClauseInst(*MEM);</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the set of defs and uses intersect then we cannot add this instruction</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to the clause, so we have a hazard.</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>33.6k</pre></td><td class='code'><pre>  return ClauseDefs.anyCommon(ClauseUses) ? <div class='tooltip'>1<span class='tooltip-content'>5.96k</span></div> : <div class='tooltip'>0<span class='tooltip-content'>27.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.96k</span>, <span class='None'>False</span>: <span class='covered-line'>27.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>40.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkSMRDHazards(MachineInstr *SMRD) {</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>  int WaitStatesNeeded = 0;</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>  WaitStatesNeeded = checkSoftClauseHazards(SMRD);</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This SMRD hazard only affects SI.</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>  if (!ST.hasSMRDReadVALUDefHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L674' href='#L674'><span>674:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157k</span>, <span class='None'>False</span>: <span class='covered-line'>20.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>    return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A read of an SGPR by SMRD instruction requires 4 wait states when the</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SGPR was written by a VALU instruction.</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>  int SmrdSgprWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  auto IsHazardDefFn = [this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>    return TII.isVALU(MI);</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>  auto IsBufferHazardDefFn = [this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    return TII.isSALU(MI);</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>  bool IsBufferSMRD = TII.isBufferSMRD(*SMRD);</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>61.1k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Use : SMRD-&gt;uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.1k</span>, <span class='None'>False</span>: <span class='covered-line'>20.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>61.1k</pre></td><td class='code'><pre>    if (!Use.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.5k</span>, <span class='None'>False</span>: <span class='covered-line'>20.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>    int WaitStatesNeededForUse =</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>        SmrdSgprWaitStates - getWaitStatesSinceDef(Use.getReg(), IsHazardDefFn,</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>                                                   SmrdSgprWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This fixes what appears to be undocumented hardware behavior in SI where</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // s_mov writing a descriptor and s_buffer_load_dword reading the descriptor</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // needs some number of nops in between. We don&apos;t know how many we need, but</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // let&apos;s use 4. This wasn&apos;t discovered before probably because the only</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // case when this happens is when we expand a 64-bit pointer into a full</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // descriptor and use s_buffer_load_dword instead of s_load_dword, which was</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // probably never encountered in the closed-source land.</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>    if (IsBufferSMRD) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>992</span>, <span class='None'>False</span>: <span class='covered-line'>19.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>992</pre></td><td class='code'><pre>      int WaitStatesNeededForUse =</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>992</pre></td><td class='code'><pre>        SmrdSgprWaitStates - getWaitStatesSinceDef(Use.getReg(),</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>992</pre></td><td class='code'><pre>                                                   IsBufferHazardDefFn,</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>992</pre></td><td class='code'><pre>                                                   SmrdSgprWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>992</pre></td><td class='code'><pre>      WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>992</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>20.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>20.4k</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>294k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkVMEMHazards(MachineInstr* VMEM) {</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>294k</pre></td><td class='code'><pre>  if (!ST.hasVMEMReadSGPRVALUDefHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L717' href='#L717'><span>717:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81.9k</span>, <span class='None'>False</span>: <span class='covered-line'>212k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>81.9k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>212k</pre></td><td class='code'><pre>  int WaitStatesNeeded = checkSoftClauseHazards(VMEM);</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A read of an SGPR by a VMEM instruction requires 5 wait states when the</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SGPR was written by a VALU Instruction.</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>212k</pre></td><td class='code'><pre>  const int VmemSgprWaitStates = 5;</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>  auto IsHazardDefFn = [this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>    return TII.isVALU(MI);</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>1.66M</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>1.30M</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Use : VMEM-&gt;uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L728' href='#L728'><span>728:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.30M</span>, <span class='None'>False</span>: <span class='covered-line'>212k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>1.30M</pre></td><td class='code'><pre>    if (!Use.isReg() || <div class='tooltip'>TRI.isVectorRegister(MF.getRegInfo(), Use.getReg())<span class='tooltip-content'>716k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>592k</span>, <span class='None'>False</span>: <span class='covered-line'>716k</span>]
  Branch (<span class='line-number'><a name='L729' href='#L729'><span>729:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278k</span>, <span class='None'>False</span>: <span class='covered-line'>437k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L729'><span>729:9</span></a></span>) to (<span class='line-number'><a href='#L729'><span>729:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (729:9)
     Condition C2 --> (729:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>870k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>    int WaitStatesNeededForUse =</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>        VmemSgprWaitStates - getWaitStatesSinceDef(Use.getReg(), IsHazardDefFn,</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>                                                   VmemSgprWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>437k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>212k</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>294k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkDPPHazards(MachineInstr *DPP) {</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check for DPP VGPR read after VALU VGPR write and EXEC write.</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>  int DppVgprWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>  int DppExecWaitStates = 5;</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>  int WaitStatesNeeded = 0;</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>  auto IsHazardDefFn = [TII](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>    return TII-&gt;isVALU(MI);</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>8.95k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Use : DPP-&gt;uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.95k</span>, <span class='None'>False</span>: <span class='covered-line'>1.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>8.95k</pre></td><td class='code'><pre>    if (!Use.isReg() || <div class='tooltip'>!TRI-&gt;isVGPR(MF.getRegInfo(), Use.getReg())<span class='tooltip-content'>3.89k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L753' href='#L753'><span>753:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.05k</span>, <span class='None'>False</span>: <span class='covered-line'>3.89k</span>]
  Branch (<span class='line-number'><a name='L753' href='#L753'><span>753:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.32k</span>, <span class='None'>False</span>: <span class='covered-line'>2.57k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L753'><span>753:9</span></a></span>) to (<span class='line-number'><a href='#L753'><span>753:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (753:9)
     Condition C2 --> (753:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>6.37k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>    int WaitStatesNeededForUse =</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>        DppVgprWaitStates - getWaitStatesSinceDef(</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>                                Use.getReg(),</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>                                [](const MachineInstr &amp;) { return true; },</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>                                DppVgprWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>  WaitStatesNeeded = std::max(</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>      WaitStatesNeeded,</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>      DppExecWaitStates - getWaitStatesSinceDef(AMDGPU::EXEC, IsHazardDefFn,</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>                                                DppExecWaitStates));</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkDivFMasHazards(MachineInstr *DivFMas) {</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // v_div_fmas requires 4 wait states after a write to vcc from a VALU</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction.</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>  const int DivFMasWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>  auto IsHazardDefFn = [TII](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>    return TII-&gt;isVALU(MI);</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>  int WaitStatesNeeded = getWaitStatesSinceDef(AMDGPU::VCC, IsHazardDefFn,</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>                                               DivFMasWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>  return DivFMasWaitStates - WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkGetRegHazards(MachineInstr *GetRegInstr) {</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  unsigned GetRegHWReg = getHWReg(TII, *GetRegInstr);</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  const int GetRegWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  auto IsHazardFn = [TII, GetRegHWReg](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return GetRegHWReg == getHWReg(TII, MI);</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  int WaitStatesNeeded = getWaitStatesSinceSetReg(IsHazardFn, GetRegWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  return GetRegWaitStates - WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkSetRegHazards(MachineInstr *SetRegInstr) {</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>  unsigned HWReg = getHWReg(TII, *SetRegInstr);</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>  const int SetRegWaitStates = ST.getSetRegWaitStates();</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>  auto IsHazardFn = [TII, HWReg](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    return HWReg == getHWReg(TII, MI);</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>  int WaitStatesNeeded = getWaitStatesSinceSetReg(IsHazardFn, SetRegWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>  return SetRegWaitStates - WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>int GCNHazardRecognizer::createsVALUHazard(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  if (!MI.mayStore())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L812' href='#L812'><span>812:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.86M</span>, <span class='None'>False</span>: <span class='covered-line'>90.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>1.86M</pre></td><td class='code'><pre>    return -1;</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>90.0k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>90.0k</pre></td><td class='code'><pre>  unsigned Opcode = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>90.0k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = MI.getDesc();</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>90.0k</pre></td><td class='code'><pre>  int VDataIdx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::vdata);</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>90.0k</pre></td><td class='code'><pre>  int VDataRCID = -1;</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>90.0k</pre></td><td class='code'><pre>  if (VDataIdx != -1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L821' href='#L821'><span>821:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.1k</span>, <span class='None'>False</span>: <span class='covered-line'>11.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>78.1k</pre></td><td class='code'><pre>    VDataRCID = Desc.operands()[VDataIdx].RegClass;</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>90.0k</pre></td><td class='code'><pre>  if (TII-&gt;isMUBUF(MI) || <div class='tooltip'>TII-&gt;isMTBUF(MI)<span class='tooltip-content'>36.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L824' href='#L824'><span>824:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.8k</span>, <span class='None'>False</span>: <span class='covered-line'>36.2k</span>]
  Branch (<span class='line-number'><a name='L824' href='#L824'><span>824:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>36.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L824'><span>824:7</span></a></span>) to (<span class='line-number'><a href='#L824'><span>824:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (824:7)
     Condition C2 --> (824:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There is no hazard if the instruction does not use vector regs</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (like wbinvl1)</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>53.8k</pre></td><td class='code'><pre>    if (VDataIdx == -1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L827' href='#L827'><span>827:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>53.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      return -1;</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For MUBUF/MTBUF instructions this hazard only exists if the</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instruction is not using a register in the soffset field.</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>53.8k</pre></td><td class='code'><pre>    const MachineOperand *SOffset =</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>53.8k</pre></td><td class='code'><pre>        TII-&gt;getNamedOperand(MI, AMDGPU::OpName::soffset);</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have no soffset operand, then assume this field has been</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // hardcoded to zero.</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>53.8k</pre></td><td class='code'><pre>    if (AMDGPU::getRegBitWidth(VDataRCID) &gt; 64 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.16k</span>, <span class='None'>False</span>: <span class='covered-line'>49.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>53.8k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>4.16k</span></div><div class='tooltip'>!SOffset<span class='tooltip-content'>4.16k</span></div> || <div class='tooltip'>!SOffset-&gt;isReg()<span class='tooltip-content'>4.16k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.16k</span>]
  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.16k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L835'><span>835:9</span></a></span>) to (<span class='line-number'><a href='#L835'><span>836:40</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (835:9)
     Condition C2 --> (836:10)
     Condition C3 --> (836:22)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>4.16k</pre></td><td class='code'><pre>      return VDataIdx;</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>53.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MIMG instructions create a hazard if they don&apos;t use a 256-bit T# and</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the store size is greater than 8 bytes and they have more than two bits</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of their dmask set.</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All our MIMG definitions use a 256-bit T#, so we can skip checking for them.</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  if (TII-&gt;isMIMG(MI)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L844' href='#L844'><span>844:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>85.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    int SRsrcIdx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::srsrc);</span></pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(SRsrcIdx != -1 &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           AMDGPU::getRegBitWidth(Desc.operands()[SRsrcIdx].RegClass) == 256)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>(void)SRsrcIdx;</span></pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>  if (TII-&gt;isFLAT(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L851' href='#L851'><span>851:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.3k</span>, <span class='None'>False</span>: <span class='covered-line'>61.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>    int DataIdx = AMDGPU::getNamedOperandIdx(Opcode, AMDGPU::OpName::vdata);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>    if (AMDGPU::getRegBitWidth(Desc.operands()[DataIdx].RegClass) &gt; 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L853' href='#L853'><span>853:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>19.5k</pre></td><td class='code'><pre>      return DataIdx;</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>66.3k</pre></td><td class='code'><pre>  return -1;</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>85.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>GCNHazardRecognizer::checkVALUHazardsHelper(const MachineOperand &amp;Def,</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>                                            const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Helper to check for the hazard where VMEM instructions that store more than</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 bytes can have there store data over written by the next instruction.</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  const int VALUWaitStates = ST.hasGFX940Insts() ? <div class='tooltip'>2<span class='tooltip-content'>76.7k</span></div> : <div class='tooltip'>1<span class='tooltip-content'>1.87M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L867' href='#L867'><span>867:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.87M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  int WaitStatesNeeded = 0;</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  if (!TRI-&gt;isVectorRegister(MRI, Def.getReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L870' href='#L870'><span>870:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149k</span>, <span class='None'>False</span>: <span class='covered-line'>1.80M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>    return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>1.80M</pre></td><td class='code'><pre>  Register Reg = Def.getReg();</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  auto IsHazardFn = [this, Reg, TRI](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>    int DataIdx = createsVALUHazard(MI);</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>    return DataIdx &gt;= 0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L875' href='#L875'><span>875:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.7k</span>, <span class='None'>False</span>: <span class='covered-line'>1.93M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>           <div class='tooltip'>TRI-&gt;regsOverlap(MI.getOperand(DataIdx).getReg(), Reg)<span class='tooltip-content'>23.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L876' href='#L876'><span>876:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.0k</span>, <span class='None'>False</span>: <span class='covered-line'>10.6k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L875'><span>875:12</span></a></span>) to (<span class='line-number'><a href='#L875'><span>876:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (875:12)
     Condition C2 --> (876:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>1.80M</pre></td><td class='code'><pre>  int WaitStatesNeededForDef =</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>1.80M</pre></td><td class='code'><pre>    VALUWaitStates - getWaitStatesSince(IsHazardFn, VALUWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>1.80M</pre></td><td class='code'><pre>  WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForDef);</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>1.80M</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkVALUHazards(MachineInstr *VALU) {</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>  int WaitStatesNeeded = 0;</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>  if (ST.hasTransForwardingHazard() &amp;&amp; <div class='tooltip'>!SIInstrInfo::isTRANS(*VALU)<span class='tooltip-content'>78.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.21M</span>]
  Branch (<span class='line-number'><a name='L888' href='#L888'><span>888:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.1k</span>, <span class='None'>False</span>: <span class='covered-line'>393</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L888'><span>888:7</span></a></span>) to (<span class='line-number'><a href='#L888'><span>888:68</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (888:7)
     Condition C2 --> (888:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>78.1k</pre></td><td class='code'><pre>    const int TransDefWaitstates = 1;</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>78.1k</pre></td><td class='code'><pre>    auto IsTransDefFn = [this, VALU](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>67.5k</pre></td><td class='code'><pre>      if (!SIInstrInfo::isTRANS(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L892' href='#L892'><span>892:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.6k</span>, <span class='None'>False</span>: <span class='covered-line'>841</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>841</pre></td><td class='code'><pre>      const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>841</pre></td><td class='code'><pre>      const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>841</pre></td><td class='code'><pre>      Register Def = TII-&gt;getNamedOperand(MI, AMDGPU::OpName::vdst)-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>      for (const MachineOperand &amp;Use : VALU-&gt;explicit_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L898' href='#L898'><span>898:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.99k</span>, <span class='None'>False</span>: <span class='covered-line'>775</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>        if (Use.isReg() &amp;&amp; <div class='tooltip'>TRI-&gt;regsOverlap(Def, Use.getReg())<span class='tooltip-content'>1.81k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.81k</span>, <span class='None'>False</span>: <span class='covered-line'>2.18k</span>]
  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L899'><span>899:13</span></a></span>) to (<span class='line-number'><a href='#L899'><span>899:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (899:13)
     Condition C2 --> (899:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>841</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>78.1k</pre></td><td class='code'><pre>    int WaitStatesNeededForDef =</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>78.1k</pre></td><td class='code'><pre>        TransDefWaitstates -</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>78.1k</pre></td><td class='code'><pre>        getWaitStatesSince(IsTransDefFn, TransDefWaitstates);</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>78.1k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForDef);</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>78.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>  if (ST.hasDstSelForwardingHazard()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L912' href='#L912'><span>912:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.21M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    const int Shift16DefWaitstates = 1;</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    auto IsShift16BitDefFn = [this, VALU](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>67.9k</pre></td><td class='code'><pre>      if (!SIInstrInfo::isVALU(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.6k</span>, <span class='None'>False</span>: <span class='covered-line'>54.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>13.6k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>54.3k</pre></td><td class='code'><pre>      const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>54.3k</pre></td><td class='code'><pre>      if (SIInstrInfo::isSDWA(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253</span>, <span class='None'>False</span>: <span class='covered-line'>54.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>        if (auto *DstSel = TII-&gt;getNamedOperand(MI, AMDGPU::OpName::dst_sel))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L920' href='#L920'><span>920:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>169</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>          if (DstSel-&gt;getImm() == AMDGPU::SDWA::DWORD)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>            return false;</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>        if (!AMDGPU::hasNamedOperand(MI.getOpcode(), AMDGPU::OpName::op_sel) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L924' href='#L924'><span>924:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>            !(TII-&gt;getNamedOperand(MI, AMDGPU::OpName::src0_modifiers)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>333</span>, <span class='None'>False</span>: <span class='covered-line'>1.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>                  -&gt;getImm() &amp;</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>2.20k</pre></td><td class='code'><pre>              SISrcMods::DST_OP_SEL))</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L924'><span>924:13</span></a></span>) to (<span class='line-number'><a href='#L924'><span>927:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (924:13)
     Condition C2 --> (925:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>52.1k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>      const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>      if (auto *Dst = TII-&gt;getNamedOperand(MI, AMDGPU::OpName::vdst)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L931' href='#L931'><span>931:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.90k</span>, <span class='None'>False</span>: <span class='covered-line'>169</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>        Register Def = Dst-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>        for (const MachineOperand &amp;Use : VALU-&gt;explicit_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.82k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>          if (Use.isReg() &amp;&amp; <div class='tooltip'>TRI-&gt;regsOverlap(Def, Use.getReg())<span class='tooltip-content'>4.24k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.24k</span>, <span class='None'>False</span>: <span class='covered-line'>10.8k</span>]
  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>4.16k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L935'><span>935:15</span></a></span>) to (<span class='line-number'><a href='#L935'><span>935:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (935:15)
     Condition C2 --> (935:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>            return true;</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    int WaitStatesNeededForDef =</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>        Shift16DefWaitstates -</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>        getWaitStatesSince(IsShift16BitDefFn, Shift16DefWaitstates);</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForDef);</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>  if (ST.hasVDecCoExecHazard()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L949' href='#L949'><span>949:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2.21M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    const int VALUWriteSGPRVALUReadWaitstates = 2;</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    const int VALUWriteEXECRWLane = 4;</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    const int VALUWriteVGPRReadlaneRead = 1;</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    Register UseReg;</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>79.6k</pre></td><td class='code'><pre>    auto IsVALUDefSGPRFn = [&amp;UseReg, TRI](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>79.6k</pre></td><td class='code'><pre>      if (!SIInstrInfo::isVALU(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.4k</span>, <span class='None'>False</span>: <span class='covered-line'>60.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>19.4k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='covered-line'><pre>60.1k</pre></td><td class='code'><pre>      return MI.modifiesRegister(UseReg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>79.6k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>    for (const MachineOperand &amp;Use : VALU-&gt;explicit_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L963' href='#L963'><span>963:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169k</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>      if (!Use.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66.7k</span>, <span class='None'>False</span>: <span class='covered-line'>102k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>66.7k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>      UseReg = Use.getReg();</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>      if (TRI-&gt;isSGPRReg(MRI, UseReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L968' href='#L968'><span>968:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.7k</span>, <span class='None'>False</span>: <span class='covered-line'>60.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>41.7k</pre></td><td class='code'><pre>        int WaitStatesNeededForDef =</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>41.7k</pre></td><td class='code'><pre>            VALUWriteSGPRVALUReadWaitstates -</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>41.7k</pre></td><td class='code'><pre>            getWaitStatesSince(IsVALUDefSGPRFn,</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>41.7k</pre></td><td class='code'><pre>                               VALUWriteSGPRVALUReadWaitstates);</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>41.7k</pre></td><td class='code'><pre>        WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForDef);</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>41.7k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>102k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    if (VALU-&gt;readsRegister(AMDGPU::VCC, TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>73.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      UseReg = AMDGPU::VCC;</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      int WaitStatesNeededForDef =</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>          VALUWriteSGPRVALUReadWaitstates -</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>          getWaitStatesSince(IsVALUDefSGPRFn, VALUWriteSGPRVALUReadWaitstates);</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForDef);</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    switch (VALU-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case AMDGPU::V_READLANE_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L986' href='#L986'><span>986:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    case AMDGPU::V_READFIRSTLANE_B32: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L987' href='#L987'><span>987:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      MachineOperand *Src = TII.getNamedOperand(*VALU, AMDGPU::OpName::src0);</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      UseReg = Src-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      int WaitStatesNeededForDef =</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          VALUWriteVGPRReadlaneRead -</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          getWaitStatesSince(IsVALUDefSGPRFn, VALUWriteVGPRReadlaneRead);</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForDef);</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>      [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    case AMDGPU::V_WRITELANE_B32: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L996' href='#L996'><span>996:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>78.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      UseReg = AMDGPU::EXEC;</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      int WaitStatesNeededForDef =</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>          VALUWriteEXECRWLane -</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>          getWaitStatesSince(IsVALUDefSGPRFn, VALUWriteEXECRWLane);</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForDef);</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78.5k</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This checks for the hazard where VMEM instructions that store more than</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 bytes can have there store data over written by the next instruction.</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>  if (!ST.has12DWordStoreHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>341k</span>, <span class='None'>False</span>: <span class='covered-line'>1.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>341k</pre></td><td class='code'><pre>    return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Def : VALU-&gt;defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1016' href='#L1016'><span>1016:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.92M</span>, <span class='None'>False</span>: <span class='covered-line'>1.95M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, checkVALUHazardsHelper(Def, MRI));</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>1.92M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>1.95M</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>42.2k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkInlineAsmHazards(MachineInstr *IA) {</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This checks for hazards associated with inline asm statements.</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Since inline asms can contain just about anything, we use this</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to call/leverage other check*Hazard routines. Note that</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // this function doesn&apos;t attempt to address all possible inline asm</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // hazards (good luck), but is a collection of what has been</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // problematic thus far.</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // see checkVALUHazards()</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>42.2k</pre></td><td class='code'><pre>  if (!ST.has12DWordStoreHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1032' href='#L1032'><span>1032:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.68k</span>, <span class='None'>False</span>: <span class='covered-line'>39.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>2.68k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  int WaitStatesNeeded = 0;</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Op :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1038' href='#L1038'><span>1038:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108k</span>, <span class='None'>False</span>: <span class='covered-line'>39.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>       llvm::drop_begin(IA-&gt;operands(), InlineAsm::MIOp_FirstOperand)) {</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>    if (Op.isReg() &amp;&amp; <div class='tooltip'>Op.isDef()<span class='tooltip-content'>53.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1040' href='#L1040'><span>1040:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.4k</span>, <span class='None'>False</span>: <span class='covered-line'>54.6k</span>]
  Branch (<span class='line-number'><a name='L1040' href='#L1040'><span>1040:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.0k</span>, <span class='None'>False</span>: <span class='covered-line'>19.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1040'><span>1040:9</span></a></span>) to (<span class='line-number'><a href='#L1040'><span>1040:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1040:9)
     Condition C2 --> (1040:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>34.0k</pre></td><td class='code'><pre>      WaitStatesNeeded =</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>34.0k</pre></td><td class='code'><pre>          std::max(WaitStatesNeeded, checkVALUHazardsHelper(Op, MRI));</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>34.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>39.5k</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>42.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkRWLaneHazards(MachineInstr *RWLane) {</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  const MachineOperand *LaneSelectOp =</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>      TII-&gt;getNamedOperand(*RWLane, AMDGPU::OpName::src1);</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  if (!LaneSelectOp-&gt;isReg() || <div class='tooltip'>!TRI-&gt;isSGPRReg(MRI, LaneSelectOp-&gt;getReg())<span class='tooltip-content'>605</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1057' href='#L1057'><span>1057:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115k</span>, <span class='None'>False</span>: <span class='covered-line'>605</span>]
  Branch (<span class='line-number'><a name='L1057' href='#L1057'><span>1057:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>605</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1057'><span>1057:7</span></a></span>) to (<span class='line-number'><a href='#L1057'><span>1057:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1057:7)
     Condition C2 --> (1057:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>  Register LaneSelectReg = LaneSelectOp-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>1.60k</pre></td><td class='code'><pre>  auto IsHazardFn = [TII](const MachineInstr &amp;MI) { return TII-&gt;isVALU(MI); };</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>  const int RWLaneWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>  int WaitStatesSince = getWaitStatesSinceDef(LaneSelectReg, IsHazardFn,</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>                                              RWLaneWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>605</pre></td><td class='code'><pre>  return RWLaneWaitStates - WaitStatesSince;</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkRFEHazards(MachineInstr *RFE) {</pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  if (!ST.hasRFEHazards())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1070' href='#L1070'><span>1070:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  const int RFEWaitStates = 1;</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto IsHazardFn = [TII](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return getHWReg(TII, MI) == AMDGPU::Hwreg::ID_TRAPSTS;</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  int WaitStatesNeeded = getWaitStatesSinceSetReg(IsHazardFn, RFEWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return RFEWaitStates - WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkReadM0Hazards(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  const int ReadM0WaitStates = 1;</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  auto IsHazardFn = [TII](const MachineInstr &amp;MI) <div class='tooltip'>{ return TII-&gt;isSALU(MI); }<span class='tooltip-content'>1.27k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>  return ReadM0WaitStates -</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>         getWaitStatesSinceDef(AMDGPU::M0, IsHazardFn, ReadM0WaitStates);</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>void GCNHazardRecognizer::fixHazards(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixVMEMtoScalarWriteHazards(MI);</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixVcmpxPermlaneHazards(MI);</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixSMEMtoVectorWriteHazards(MI);</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixVcmpxExecWARHazard(MI);</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixLdsBranchVmemWARHazard(MI);</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (ST.hasLdsDirect()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1098' href='#L1098'><span>1098:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262k</span>, <span class='None'>False</span>: <span class='covered-line'>1.21M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>    fixLdsDirectVALUHazard(MI);</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>    fixLdsDirectVMEMHazard(MI);</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixVALUPartialForwardingHazard(MI);</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixVALUTransUseHazard(MI);</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixWMMAHazards(MI);</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixShift64HighRegBug(MI);</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  fixVALUMaskWriteHazard(MI);</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixVcmpxPermlaneHazards(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!ST.hasVcmpxPermlaneHazard() || <div class='tooltip'>!isPermlane(*MI)<span class='tooltip-content'>420k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1110' href='#L1110'><span>1110:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05M</span>, <span class='None'>False</span>: <span class='covered-line'>420k</span>]
  Branch (<span class='line-number'><a name='L1110' href='#L1110'><span>1110:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>419k</span>, <span class='None'>False</span>: <span class='covered-line'>356</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1110'><span>1110:7</span></a></span>) to (<span class='line-number'><a href='#L1110'><span>1110:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1110:7)
     Condition C2 --> (1110:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>  auto IsHazardFn = [TII, TRI](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>    return (TII-&gt;isVOPC(MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1116' href='#L1116'><span>1116:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>589</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>            <div class='tooltip'>(<span class='tooltip-content'>589</span></div><div class='tooltip'>(<span class='tooltip-content'>589</span></div><div class='tooltip'>TII-&gt;isVOP3(MI)<span class='tooltip-content'>589</span></div> || <div class='tooltip'>TII-&gt;isSDWA(MI)<span class='tooltip-content'>585</span></div>) &amp;&amp; <div class='tooltip'>MI.isCompare()<span class='tooltip-content'>5</span></div>)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>585</span>]
  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>584</span>]
  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:54</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>           <div class='tooltip'>MI.modifiesRegister(AMDGPU::EXEC, TRI)<span class='tooltip-content'>28</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1118' href='#L1118'><span>1118:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1116'><span>1116:12</span></a></span>) to (<span class='line-number'><a href='#L1116'><span>1118:50</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (1116:13)
     Condition C2 --> (1117:15)
     Condition C3 --> (1117:34)
     Condition C4 --> (1117:54)
     Condition C5 --> (1118:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  -,  -  = F      }
  2 { T,  -,  -,  -,  T  = T      }
  3 { F,  T,  -,  T,  T  = T      }
  4 { F,  F,  T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: covered: (1,4)
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>  auto IsExpiredFn = [](const MachineInstr &amp;MI, int) {</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>    return SIInstrInfo::isVALU(MI) &amp;&amp; <div class='tooltip'>Opc != AMDGPU::V_NOP_e32<span class='tooltip-content'>367</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1123' href='#L1123'><span>1123:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>367</span>, <span class='None'>False</span>: <span class='covered-line'>217</span>]
  Branch (<span class='line-number'><a name='L1123' href='#L1123'><span>1123:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>327</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>           <div class='tooltip'>Opc != AMDGPU::V_NOP_e64<span class='tooltip-content'>327</span></div> &amp;&amp; <div class='tooltip'>Opc != AMDGPU::V_NOP_sdwa<span class='tooltip-content'>327</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1124' href='#L1124'><span>1124:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>327</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1124' href='#L1124'><span>1124:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>327</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1123'><span>1123:12</span></a></span>) to (<span class='line-number'><a href='#L1123'><span>1124:65</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1123:12)
     Condition C2 --> (1123:39)
     Condition C3 --> (1124:12)
     Condition C4 --> (1124:40)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>  if (::getWaitStatesSince(IsHazardFn, MI, IsExpiredFn) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1127' href='#L1127'><span>1127:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>328</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      std::numeric_limits&lt;int&gt;::max())</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>328</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // V_NOP will be discarded by SQ.</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use V_MOV_B32 v?, v?. Register must be alive so use src0 of V_PERMLANE*</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which is always a VGPR and available.</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  auto *Src0 = TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::src0);</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  Register Reg = Src0-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  bool IsUndef = Src0-&gt;isUndef();</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>          TII-&gt;get(AMDGPU::V_MOV_B32_e32))</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    .addReg(Reg, RegState::Define | (IsUndef ? <div class='tooltip'>RegState::Dead<span class='tooltip-content'>4</span></div> : <div class='tooltip'>0<span class='tooltip-content'>24</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1139' href='#L1139'><span>1139:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    .addReg(Reg, IsUndef ? <div class='tooltip'>RegState::Undef<span class='tooltip-content'>4</span></div> : <div class='tooltip'>RegState::Kill<span class='tooltip-content'>24</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1140' href='#L1140'><span>1140:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixVMEMtoScalarWriteHazards(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!ST.hasVMEMtoScalarWriteHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1146' href='#L1146'><span>1146:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31M</span>, <span class='None'>False</span>: <span class='covered-line'>157k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>1.31M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  assert(!ST.hasExtendedWaitCounts());</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isSALU(*MI) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isSMRD(*MI)<span class='tooltip-content'>94.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94.7k</span>, <span class='None'>False</span>: <span class='covered-line'>63.2k</span>]
  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82.9k</span>, <span class='None'>False</span>: <span class='covered-line'>11.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1150'><span>1150:7</span></a></span>) to (<span class='line-number'><a href='#L1150'><span>1150:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1150:7)
     Condition C2 --> (1150:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>82.9k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>75.0k</pre></td><td class='code'><pre>  if (MI-&gt;getNumDefs() == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1153' href='#L1153'><span>1153:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.5k</span>, <span class='None'>False</span>: <span class='covered-line'>42.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>32.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>42.4k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>  auto IsHazardFn = [TRI, MI](const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>    if (!SIInstrInfo::isVMEM(I) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isDS(I)<span class='tooltip-content'>174k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174k</span>, <span class='None'>False</span>: <span class='covered-line'>793</span>]
  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174k</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>175k</pre></td><td class='code'><pre>        <div class='tooltip'>!SIInstrInfo::isFLAT(I)<span class='tooltip-content'>174k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1160' href='#L1160'><span>1160:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174k</span>, <span class='None'>False</span>: <span class='covered-line'>751</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1159'><span>1159:9</span></a></span>) to (<span class='line-number'><a href='#L1159'><span>1160:32</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1159:9)
     Condition C2 --> (1159:36)
     Condition C3 --> (1160:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    for (const MachineOperand &amp;Def : MI-&gt;defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1163' href='#L1163'><span>1163:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.52k</span>, <span class='None'>False</span>: <span class='covered-line'>748</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>      const MachineOperand *Op =</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>          I.findRegisterUseOperand(Def.getReg(), TRI, false);</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>      if (!Op)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1166' href='#L1166'><span>1166:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>710</span>, <span class='None'>False</span>: <span class='covered-line'>815</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>710</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='covered-line'><pre>748</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>  auto IsExpiredFn = [](const MachineInstr &amp;MI, int) {</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>    return SIInstrInfo::isVALU(MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1174' href='#L1174'><span>1174:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.6k</span>, <span class='None'>False</span>: <span class='covered-line'>159k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>159k</span></div><div class='tooltip'>MI.getOpcode() == AMDGPU::S_WAITCNT<span class='tooltip-content'>159k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.50k</span>, <span class='None'>False</span>: <span class='covered-line'>151k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>159k</pre></td><td class='code'><pre>            <div class='tooltip'>!MI.getOperand(0).getImm()<span class='tooltip-content'>7.50k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1176' href='#L1176'><span>1176:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>980</span>, <span class='None'>False</span>: <span class='covered-line'>6.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>158k</span></div><div class='tooltip'>MI.getOpcode() == AMDGPU::S_WAITCNT_DEPCTR<span class='tooltip-content'>158k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1177' href='#L1177'><span>1177:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>849</span>, <span class='None'>False</span>: <span class='covered-line'>157k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>            <div class='tooltip'>AMDGPU::DepCtr::decodeFieldVmVsrc(MI.getOperand(0).getImm()) == 0<span class='tooltip-content'>849</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1178' href='#L1178'><span>1178:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>849</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1174'><span>1174:12</span></a></span>) to (<span class='line-number'><a href='#L1174'><span>1178:79</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (1174:12)
     Condition C2 --> (1175:13)
     Condition C3 --> (1176:13)
     Condition C4 --> (1177:13)
     Condition C5 --> (1178:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  -,  F,  -  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  T,  F,  F,  -  = F      }
  4 { F,  T,  T,  -,  -  = T      }
  5 { F,  F,  -,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (1,5)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 80.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>42.4k</pre></td><td class='code'><pre>  if (::getWaitStatesSince(IsHazardFn, MI, IsExpiredFn) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1181' href='#L1181'><span>1181:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.6k</span>, <span class='None'>False</span>: <span class='covered-line'>815</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>42.4k</pre></td><td class='code'><pre>      std::numeric_limits&lt;int&gt;::max())</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>          TII-&gt;get(AMDGPU::S_WAITCNT_DEPCTR))</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>      .addImm(AMDGPU::DepCtr::encodeFieldVmVsrc(0));</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>815</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>42.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixSMEMtoVectorWriteHazards(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!ST.hasSMEMtoVectorWriteHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1193' href='#L1193'><span>1193:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31M</span>, <span class='None'>False</span>: <span class='covered-line'>157k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>1.31M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  assert(!ST.hasExtendedWaitCounts());</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isVALU(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1197' href='#L1197'><span>1197:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105k</span>, <span class='None'>False</span>: <span class='covered-line'>52.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  unsigned SDSTName;</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  case AMDGPU::V_READLANE_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1202' href='#L1202'><span>1202:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48k</span>, <span class='None'>False</span>: <span class='covered-line'>51.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>  case AMDGPU::V_READFIRSTLANE_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1203' href='#L1203'><span>1203:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>894</span>, <span class='None'>False</span>: <span class='covered-line'>51.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    SDSTName = AMDGPU::OpName::vdst;</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1206' href='#L1206'><span>1206:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.2k</span>, <span class='None'>False</span>: <span class='covered-line'>2.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>    SDSTName = AMDGPU::OpName::sdst;</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>50.2k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  const AMDGPU::IsaVersion IV = AMDGPU::getIsaVersion(ST.getCPU());</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  const MachineOperand *SDST = TII-&gt;getNamedOperand(*MI, SDSTName);</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  if (!SDST) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1215' href='#L1215'><span>1215:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.8k</span>, <span class='None'>False</span>: <span class='covered-line'>4.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>74.3k</pre></td><td class='code'><pre>    for (const auto &amp;MO : MI-&gt;implicit_operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1216' href='#L1216'><span>1216:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.3k</span>, <span class='None'>False</span>: <span class='covered-line'>45.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>74.3k</pre></td><td class='code'><pre>      if (MO.isDef() &amp;&amp; <div class='tooltip'>TRI-&gt;isSGPRClass(TRI-&gt;getPhysRegBaseClass(MO.getReg()))<span class='tooltip-content'>5.01k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1217' href='#L1217'><span>1217:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.72k</span>, <span class='None'>False</span>: <span class='covered-line'>71.6k</span>]
  Branch (<span class='line-number'><a name='L1217' href='#L1217'><span>1217:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.01k</span>, <span class='None'>False</span>: <span class='covered-line'>69.3k</span>]
  Branch (<span class='line-number'><a name='L1217' href='#L1217'><span>1217:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.72k</span>, <span class='None'>False</span>: <span class='covered-line'>2.29k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1217'><span>1217:11</span></a></span>) to (<span class='line-number'><a href='#L1217'><span>1217:80</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1217:11)
     Condition C2 --> (1217:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>2.72k</pre></td><td class='code'><pre>        SDST = &amp;MO;</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>2.72k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>2.72k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>74.3k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>47.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  if (!SDST)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1224' href='#L1224'><span>1224:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.1k</span>, <span class='None'>False</span>: <span class='covered-line'>7.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>  const Register SDSTReg = SDST-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  auto IsHazardFn = [SDSTReg, TRI](const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>    return SIInstrInfo::isSMRD(I) &amp;&amp; <div class='tooltip'>I.readsRegister(SDSTReg, TRI)<span class='tooltip-content'>241</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1229' href='#L1229'><span>1229:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>241</span>, <span class='None'>False</span>: <span class='covered-line'>108k</span>]
  Branch (<span class='line-number'><a name='L1229' href='#L1229'><span>1229:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1229'><span>1229:12</span></a></span>) to (<span class='line-number'><a href='#L1229'><span>1229:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1229:12)
     Condition C2 --> (1229:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  auto IsExpiredFn = [TII, IV](const MachineInstr &amp;MI, int) {</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>    if (TII-&gt;isSALU(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1233' href='#L1233'><span>1233:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.53k</span>, <span class='None'>False</span>: <span class='covered-line'>98.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>      switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>case AMDGPU::S_SETVSKIP:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1235' href='#L1235'><span>1235:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>case AMDGPU::S_VERSION:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1236' href='#L1236'><span>1236:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre><span class='red'>      </span>case AMDGPU::S_WAITCNT_VSCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1237' href='#L1237'><span>1237:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>9.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      case AMDGPU::S_WAITCNT_VMCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1238' href='#L1238'><span>1238:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      case AMDGPU::S_WAITCNT_EXPCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1239' href='#L1239'><span>1239:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // These instructions cannot not mitigate the hazard.</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      case AMDGPU::S_WAITCNT_LGKMCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1242' href='#L1242'><span>1242:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>9.53k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Reducing lgkmcnt count to 0 always mitigates the hazard.</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return (MI.getOperand(1).getImm() == 0) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>               <div class='tooltip'>(MI.getOperand(0).getReg() == AMDGPU::SGPR_NULL)<span class='tooltip-content'>1</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1245' href='#L1245'><span>1245:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1244'><span>1244:16</span></a></span>) to (<span class='line-number'><a href='#L1244'><span>1245:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1244:16)
     Condition C2 --> (1245:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>      case AMDGPU::S_WAITCNT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1246' href='#L1246'><span>1246:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.99k</span>, <span class='None'>False</span>: <span class='covered-line'>5.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>        const int64_t Imm = MI.getOperand(0).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>        AMDGPU::Waitcnt Decoded = AMDGPU::decodeWaitcnt(IV, Imm);</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // DsCnt corresponds to LGKMCnt here.</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>        return (Decoded.DsCnt == 0);</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>      default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1252' href='#L1252'><span>1252:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.49k</span>, <span class='None'>False</span>: <span class='covered-line'>4.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // SOPP instructions cannot mitigate the hazard.</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>        if (TII-&gt;isSOPP(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1254' href='#L1254'><span>1254:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='None'>False</span>: <span class='covered-line'>4.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // At this point the SALU can be assumed to mitigate the hazard</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // because either:</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // (a) it is independent of the at risk SMEM (breaking chain),</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // or</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // (b) it is dependent on the SMEM, in which case an appropriate</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //     s_waitcnt lgkmcnt _must_ exist between it and the at risk</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //     SMEM instruction.</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>4.26k</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>9.53k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>98.9k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>  if (::getWaitStatesSince(IsHazardFn, MI, IsExpiredFn) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1269' href='#L1269'><span>1269:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.52k</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>      std::numeric_limits&lt;int&gt;::max())</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>7.52k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          TII-&gt;get(AMDGPU::S_MOV_B32), AMDGPU::SGPR_NULL)</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixVcmpxExecWARHazard(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!ST.hasVcmpxExecWARHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1280' href='#L1280'><span>1280:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31M</span>, <span class='None'>False</span>: <span class='covered-line'>157k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>1.31M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  assert(!ST.hasExtendedWaitCounts());</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>157k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isVALU(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1284' href='#L1284'><span>1284:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105k</span>, <span class='None'>False</span>: <span class='covered-line'>52.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>  if (!MI-&gt;modifiesRegister(AMDGPU::EXEC, TRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1288' href='#L1288'><span>1288:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.6k</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>52.6k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  <div class='tooltip'>auto IsHazardFn = [TRI](const MachineInstr &amp;I) <span class='tooltip-content'>18</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    if (SIInstrInfo::isVALU(I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1292' href='#L1292'><span>1292:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return I.readsRegister(AMDGPU::EXEC, TRI);</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  auto IsExpiredFn = [TII, TRI](const MachineInstr &amp;MI, int) {</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if (SIInstrInfo::isVALU(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1299' href='#L1299'><span>1299:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      if (TII-&gt;getNamedOperand(MI, AMDGPU::OpName::sdst))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1300' href='#L1300'><span>1300:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      for (auto MO : MI.implicit_operands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1302' href='#L1302'><span>1302:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        if (MO.isDef() &amp;&amp; <div class='tooltip'>TRI-&gt;isSGPRClass(TRI-&gt;getPhysRegBaseClass(MO.getReg()))<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1303'><span>1303:13</span></a></span>) to (<span class='line-number'><a href='#L1303'><span>1303:82</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1303:13)
     Condition C2 --> (1303:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    if (MI.getOpcode() == AMDGPU::S_WAITCNT_DEPCTR &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1306' href='#L1306'><span>1306:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        <div class='tooltip'>AMDGPU::DepCtr::decodeFieldSaSdst(MI.getOperand(0).getImm()) == 0<span class='tooltip-content'>3</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1307' href='#L1307'><span>1307:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1306'><span>1306:9</span></a></span>) to (<span class='line-number'><a href='#L1306'><span>1307:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1306:9)
     Condition C2 --> (1307:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (::getWaitStatesSince(IsHazardFn, MI, IsExpiredFn) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1312' href='#L1312'><span>1312:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      std::numeric_limits&lt;int&gt;::max())</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          TII-&gt;get(AMDGPU::S_WAITCNT_DEPCTR))</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      .addImm(AMDGPU::DepCtr::encodeFieldSaSdst(0));</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool shouldRunLdsBranchVmemWARHazardFixup(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>                                                 const GCNSubtarget &amp;ST) {</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>242k</pre></td><td class='code'><pre>  if (!ST.hasLdsBranchVmemWARHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1324' href='#L1324'><span>1324:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>213k</span>, <span class='None'>False</span>: <span class='covered-line'>29.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>213k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the necessary condition for the hazard is met: both LDS and VMEM</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions need to appear in the same function.</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  bool HasLds = false;</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>  bool HasVmem = false;</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>  for (auto &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1331' href='#L1331'><span>1331:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48.9k</span>, <span class='None'>False</span>: <span class='covered-line'>28.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>540k</pre></td><td class='code'><pre>    for (auto &amp;MI : MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1332' href='#L1332'><span>1332:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>540k</span>, <span class='None'>False</span>: <span class='covered-line'>48.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>540k</pre></td><td class='code'><pre>      HasLds |= SIInstrInfo::isDS(MI);</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>540k</pre></td><td class='code'><pre>      HasVmem |=</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>540k</pre></td><td class='code'><pre>          SIInstrInfo::isVMEM(MI) || <div class='tooltip'>SIInstrInfo::isSegmentSpecificFLAT(MI)<span class='tooltip-content'>516k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1335' href='#L1335'><span>1335:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.6k</span>, <span class='None'>False</span>: <span class='covered-line'>516k</span>]
  Branch (<span class='line-number'><a name='L1335' href='#L1335'><span>1335:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.9k</span>, <span class='None'>False</span>: <span class='covered-line'>497k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1335'><span>1335:11</span></a></span>) to (<span class='line-number'><a href='#L1335'><span>1335:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1335:11)
     Condition C2 --> (1335:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>540k</pre></td><td class='code'><pre>      if (HasLds &amp;&amp; <div class='tooltip'>HasVmem<span class='tooltip-content'>9.48k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.48k</span>, <span class='None'>False</span>: <span class='covered-line'>531k</span>]
  Branch (<span class='line-number'><a name='L1336' href='#L1336'><span>1336:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>796</span>, <span class='None'>False</span>: <span class='covered-line'>8.68k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1336'><span>1336:11</span></a></span>) to (<span class='line-number'><a href='#L1336'><span>1336:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1336:11)
     Condition C2 --> (1336:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>796</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>540k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>48.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>28.8k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>29.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>5.02k</pre></td><td class='code'><pre>static bool isStoreCountWaitZero(const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>5.02k</pre></td><td class='code'><pre>  return I.getOpcode() == AMDGPU::S_WAITCNT_VSCNT &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1344' href='#L1344'><span>1344:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>4.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>5.02k</pre></td><td class='code'><pre>         <div class='tooltip'>I.getOperand(0).getReg() == AMDGPU::SGPR_NULL<span class='tooltip-content'>84</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1345' href='#L1345'><span>1345:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>5.02k</pre></td><td class='code'><pre>         <div class='tooltip'>!I.getOperand(1).getImm()<span class='tooltip-content'>83</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1346' href='#L1346'><span>1346:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1344'><span>1344:10</span></a></span>) to (<span class='line-number'><a href='#L1344'><span>1346:35</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1344:10)
     Condition C2 --> (1345:10)
     Condition C3 --> (1346:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>5.02k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixLdsBranchVmemWARHazard(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!RunLdsBranchVmemWARHazardFixup)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1350' href='#L1350'><span>1350:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.46M</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>1.46M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>  assert(ST.hasLdsBranchVmemWARHazard());</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>  assert(!ST.hasExtendedWaitCounts());</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  <div class='tooltip'>auto IsHazardInst = [](const MachineInstr &amp;MI) <span class='tooltip-content'>4.03k</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    if (SIInstrInfo::isDS(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1357' href='#L1357'><span>1357:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>601</span>, <span class='None'>False</span>: <span class='covered-line'>11.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>601</pre></td><td class='code'><pre>      return 1;</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>    if (SIInstrInfo::isVMEM(MI) || <div class='tooltip'>SIInstrInfo::isSegmentSpecificFLAT(MI)<span class='tooltip-content'>10.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1359' href='#L1359'><span>1359:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>465</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
  Branch (<span class='line-number'><a name='L1359' href='#L1359'><span>1359:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>10.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1359'><span>1359:9</span></a></span>) to (<span class='line-number'><a href='#L1359'><span>1359:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1359:9)
     Condition C2 --> (1359:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>579</pre></td><td class='code'><pre>      return 2;</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>  auto InstType = IsHazardInst(*MI);</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>  if (!InstType)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1365' href='#L1365'><span>1365:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.32k</span>, <span class='None'>False</span>: <span class='covered-line'>708</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>3.32k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>  <div class='tooltip'>auto IsExpiredFn = [&amp;IsHazardInst](const MachineInstr &amp;I, int) <span class='tooltip-content'>708</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>    return IsHazardInst(I) || <div class='tooltip'>isStoreCountWaitZero(I)<span class='tooltip-content'>2.93k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1369' href='#L1369'><span>1369:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>419</span>, <span class='None'>False</span>: <span class='covered-line'>2.93k</span>]
  Branch (<span class='line-number'><a name='L1369' href='#L1369'><span>1369:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>2.84k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1369'><span>1369:12</span></a></span>) to (<span class='line-number'><a href='#L1369'><span>1369:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1369:12)
     Condition C2 --> (1369:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>3.34k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>3.36k</pre></td><td class='code'><pre>  auto IsHazardFn = [InstType, &amp;IsHazardInst](const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>3.36k</pre></td><td class='code'><pre>    if (!I.isBranch())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1373' href='#L1373'><span>1373:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.19k</span>, <span class='None'>False</span>: <span class='covered-line'>173</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>    <div class='tooltip'>auto IsHazardFn = [InstType, IsHazardInst](const MachineInstr &amp;I) <span class='tooltip-content'>173</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>      auto InstType2 = IsHazardInst(I);</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>      return InstType2 &amp;&amp; <div class='tooltip'>InstType != InstType2<span class='tooltip-content'>34</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1378' href='#L1378'><span>1378:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>2.09k</span>]
  Branch (<span class='line-number'><a name='L1378' href='#L1378'><span>1378:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1378'><span>1378:14</span></a></span>) to (<span class='line-number'><a href='#L1378'><span>1378:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1378:14)
     Condition C2 --> (1378:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>2.12k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>2.11k</pre></td><td class='code'><pre>    auto IsExpiredFn = [InstType, &amp;IsHazardInst](const MachineInstr &amp;I, int) {</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>2.11k</pre></td><td class='code'><pre>      auto InstType2 = IsHazardInst(I);</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>2.11k</pre></td><td class='code'><pre>      if (InstType == InstType2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1383' href='#L1383'><span>1383:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>2.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>      return isStoreCountWaitZero(I);</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>2.11k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    return ::getWaitStatesSince(IsHazardFn, &amp;I, IsExpiredFn) !=</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>           std::numeric_limits&lt;int&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>3.36k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>708</pre></td><td class='code'><pre>  if (::getWaitStatesSince(IsHazardFn, MI, IsExpiredFn) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1393' href='#L1393'><span>1393:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>693</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>708</pre></td><td class='code'><pre>      std::numeric_limits&lt;int&gt;::max())</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>          TII-&gt;get(AMDGPU::S_WAITCNT_VSCNT))</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    .addReg(AMDGPU::SGPR_NULL, RegState::Undef)</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>708</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixLdsDirectVALUHazard(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isLDSDIR(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1407' href='#L1407'><span>1407:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262k</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  const int NoHazardWaitStates = 15;</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  const MachineOperand *VDST = TII.getNamedOperand(*MI, AMDGPU::OpName::vdst);</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  const Register VDSTReg = VDST-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  bool VisitedTrans = false;</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>478</pre></td><td class='code'><pre>  auto IsHazardFn = [this, VDSTReg, &amp;VisitedTrans](const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>478</pre></td><td class='code'><pre>    if (!SIInstrInfo::isVALU(I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1416' href='#L1416'><span>1416:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>336</span>, <span class='None'>False</span>: <span class='covered-line'>142</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>336</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>    VisitedTrans = VisitedTrans || <div class='tooltip'>SIInstrInfo::isTRANS(I)<span class='tooltip-content'>140</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1418' href='#L1418'><span>1418:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>140</span>]
  Branch (<span class='line-number'><a name='L1418' href='#L1418'><span>1418:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1418'><span>1418:20</span></a></span>) to (<span class='line-number'><a href='#L1418'><span>1418:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1418:20)
     Condition C2 --> (1418:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Cover both WAR and WAW</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>    return I.readsRegister(VDSTReg, &amp;TRI) || <div class='tooltip'>I.modifiesRegister(VDSTReg, &amp;TRI)<span class='tooltip-content'>126</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1420' href='#L1420'><span>1420:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
  Branch (<span class='line-number'><a name='L1420' href='#L1420'><span>1420:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>124</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1420'><span>1420:12</span></a></span>) to (<span class='line-number'><a href='#L1420'><span>1420:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1420:12)
     Condition C2 --> (1420:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>478</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  auto IsExpiredFn = [&amp;](const MachineInstr &amp;I, int WaitStates) {</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>    if (WaitStates &gt;= NoHazardWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1423' href='#L1423'><span>1423:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>458</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Instructions which cause va_vdst==0 expire hazard</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>    return SIInstrInfo::isVMEM(I) || <div class='tooltip'>SIInstrInfo::isFLAT(I)<span class='tooltip-content'>447</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1426' href='#L1426'><span>1426:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>447</span>]
  Branch (<span class='line-number'><a name='L1426' href='#L1426'><span>1426:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>439</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>           <div class='tooltip'>SIInstrInfo::isDS(I)<span class='tooltip-content'>439</span></div> || <div class='tooltip'>SIInstrInfo::isEXP(I)<span class='tooltip-content'>437</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1427' href='#L1427'><span>1427:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>437</span>]
  Branch (<span class='line-number'><a name='L1427' href='#L1427'><span>1427:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>435</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1426'><span>1426:12</span></a></span>) to (<span class='line-number'><a href='#L1426'><span>1427:57</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1426:12)
     Condition C2 --> (1426:38)
     Condition C3 --> (1427:12)
     Condition C4 --> (1427:36)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  auto GetWaitStatesFn = [](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>    return SIInstrInfo::isVALU(MI) ? <div class='tooltip'>1<span class='tooltip-content'>124</span></div> : <div class='tooltip'>0<span class='tooltip-content'>336</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1430' href='#L1430'><span>1430:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>124</span>, <span class='None'>False</span>: <span class='covered-line'>336</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  DenseSet&lt;const MachineBasicBlock *&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  auto Count = ::getWaitStatesSince(IsHazardFn, MI-&gt;getParent(),</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>                                    std::next(MI-&gt;getReverseIterator()), 0,</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>                                    IsExpiredFn, Visited, GetWaitStatesFn);</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transcendentals can execute in parallel to other VALUs.</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This makes va_vdst count unusable with a mixture of VALU and TRANS.</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  if (VisitedTrans)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1440' href='#L1440'><span>1440:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>103</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Count = 0;</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  MachineOperand *WaitVdstOp =</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>      TII.getNamedOperand(*MI, AMDGPU::OpName::waitvdst);</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  WaitVdstOp-&gt;setImm(std::min(Count, NoHazardWaitStates));</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixLdsDirectVMEMHazard(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isLDSDIR(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1451' href='#L1451'><span>1451:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262k</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>262k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  const MachineOperand *VDST = TII.getNamedOperand(*MI, AMDGPU::OpName::vdst);</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  const Register VDSTReg = VDST-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>348</pre></td><td class='code'><pre>  auto IsHazardFn = [this, VDSTReg](const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>348</pre></td><td class='code'><pre>    if (!SIInstrInfo::isVMEM(I) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isFLAT(I)<span class='tooltip-content'>344</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1458' href='#L1458'><span>1458:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>344</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L1458' href='#L1458'><span>1458:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>336</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>348</pre></td><td class='code'><pre>        <div class='tooltip'>!SIInstrInfo::isDS(I)<span class='tooltip-content'>336</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1459' href='#L1459'><span>1459:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>336</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1458'><span>1458:9</span></a></span>) to (<span class='line-number'><a href='#L1458'><span>1459:30</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1458:9)
     Condition C2 --> (1458:36)
     Condition C3 --> (1459:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>336</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return I.readsRegister(VDSTReg, &amp;TRI) || <div class='tooltip'>I.modifiesRegister(VDSTReg, &amp;TRI)<span class='tooltip-content'>8</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1461' href='#L1461'><span>1461:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L1461' href='#L1461'><span>1461:46</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1461'><span>1461:12</span></a></span>) to (<span class='line-number'><a href='#L1461'><span>1461:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1461:12)
     Condition C2 --> (1461:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>348</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  bool LdsdirCanWait = ST.hasLdsWaitVMSRC();</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: On GFX12 the hazard should expire on S_WAIT_LOADCNT/SAMPLECNT/BVHCNT</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // according to the type of VMEM instruction.</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  auto IsExpiredFn = [this, LdsdirCanWait](const MachineInstr &amp;I, int) {</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    return SIInstrInfo::isVALU(I) || <div class='tooltip'>SIInstrInfo::isEXP(I)<span class='tooltip-content'>308</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1467' href='#L1467'><span>1467:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>308</span>]
  Branch (<span class='line-number'><a name='L1467' href='#L1467'><span>1467:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>306</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>306</span></div><div class='tooltip'>I.getOpcode() == AMDGPU::S_WAITCNT<span class='tooltip-content'>306</span></div> &amp;&amp; <div class='tooltip'>!I.getOperand(0).getImm()<span class='tooltip-content'>1</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1468' href='#L1468'><span>1468:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>305</span>]
  Branch (<span class='line-number'><a name='L1468' href='#L1468'><span>1468:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>305</span></div><div class='tooltip'>I.getOpcode() == AMDGPU::S_WAITCNT_DEPCTR<span class='tooltip-content'>305</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1469' href='#L1469'><span>1469:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>301</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>305</pre></td><td class='code'><pre>            <div class='tooltip'>AMDGPU::DepCtr::decodeFieldVmVsrc(I.getOperand(0).getImm()) == 0<span class='tooltip-content'>4</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1470' href='#L1470'><span>1470:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>303</span></div><div class='tooltip'>LdsdirCanWait<span class='tooltip-content'>303</span></div> &amp;&amp; <div class='tooltip'>SIInstrInfo::isLDSDIR(I)<span class='tooltip-content'>82</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1471' href='#L1471'><span>1471:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
  Branch (<span class='line-number'><a name='L1471' href='#L1471'><span>1471:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>            <div class='tooltip'>!TII.getNamedOperand(I, AMDGPU::OpName::waitvsrc)-&gt;getImm()<span class='tooltip-content'>26</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1472' href='#L1472'><span>1472:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  if (::getWaitStatesSince(IsHazardFn, MI, IsExpiredFn) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1475' href='#L1475'><span>1475:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>      std::numeric_limits&lt;int&gt;::max())</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  if (LdsdirCanWait) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1479' href='#L1479'><span>1479:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    TII.getNamedOperand(*MI, AMDGPU::OpName::waitvsrc)-&gt;setImm(0);</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>            TII.get(AMDGPU::S_WAITCNT_DEPCTR))</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        .addImm(AMDGPU::DepCtr::encodeFieldVmVsrc(0));</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixVALUPartialForwardingHazard(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!ST.hasVALUPartialForwardingHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1491' href='#L1491'><span>1491:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28M</span>, <span class='None'>False</span>: <span class='covered-line'>185k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>  assert(!ST.hasExtendedWaitCounts());</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>  if (!ST.isWave64() || <div class='tooltip'>!SIInstrInfo::isVALU(*MI)<span class='tooltip-content'>18.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1495' href='#L1495'><span>1495:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166k</span>, <span class='None'>False</span>: <span class='covered-line'>18.9k</span>]
  Branch (<span class='line-number'><a name='L1495' href='#L1495'><span>1495:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.5k</span>, <span class='None'>False</span>: <span class='covered-line'>4.46k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1495'><span>1495:7</span></a></span>) to (<span class='line-number'><a href='#L1495'><span>1495:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1495:7)
     Condition C2 --> (1495:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='covered-line'><pre>4.46k</pre></td><td class='code'><pre>  SmallSetVector&lt;Register, 4&gt; SrcVGPRs;</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>9.18k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Use : MI-&gt;explicit_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1500' href='#L1500'><span>1500:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.18k</span>, <span class='None'>False</span>: <span class='covered-line'>4.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>9.18k</pre></td><td class='code'><pre>    if (Use.isReg() &amp;&amp; <div class='tooltip'>TRI.isVGPR(MF.getRegInfo(), Use.getReg())<span class='tooltip-content'>4.88k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1501' href='#L1501'><span>1501:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.88k</span>, <span class='None'>False</span>: <span class='covered-line'>4.30k</span>]
  Branch (<span class='line-number'><a name='L1501' href='#L1501'><span>1501:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.31k</span>, <span class='None'>False</span>: <span class='covered-line'>1.57k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1501'><span>1501:9</span></a></span>) to (<span class='line-number'><a href='#L1501'><span>1501:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1501:9)
     Condition C2 --> (1501:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>      SrcVGPRs.insert(Use.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>9.18k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only applies with &gt;= 2 unique VGPR sources</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>4.46k</pre></td><td class='code'><pre>  if (SrcVGPRs.size() &lt;= 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1506' href='#L1506'><span>1506:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.80k</span>, <span class='None'>False</span>: <span class='covered-line'>663</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for the following pattern:</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Va &lt;- VALU [PreExecPos]</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   intv1</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Exec &lt;- SALU [ExecPos]</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   intv2</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Vb &lt;- VALU [PostExecPos]</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   intv3</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   MI Va, Vb (WaitState = 0)</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Where:</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // intv1 + intv2 &lt;= 2 VALUs</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // intv3 &lt;= 4 VALUs</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If found, insert an appropriate S_WAITCNT_DEPCTR before MI.</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  const int Intv1plus2MaxVALUs = 2;</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  const int Intv3MaxVALUs = 4;</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  const int IntvMaxVALUs = 6;</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  const int NoHazardVALUWaitStates = IntvMaxVALUs + 2;</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  struct StateType {</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>    SmallDenseMap&lt;Register, int, 4&gt; DefPos;</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>    int ExecPos = std::numeric_limits&lt;int&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>    int VALUs = 0;</pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  StateType State;</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This overloads expiry testing with all the hazard detection</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>4.47k</pre></td><td class='code'><pre>  auto IsHazardFn = [&amp;, this](StateType &amp;State, const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Too many VALU states have passed</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>4.47k</pre></td><td class='code'><pre>    if (State.VALUs &gt; NoHazardVALUWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1540' href='#L1540'><span>1540:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>4.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      return HazardExpired;</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Instructions which cause va_vdst==0 expire hazard</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>4.39k</pre></td><td class='code'><pre>    if (SIInstrInfo::isVMEM(I) || <div class='tooltip'>SIInstrInfo::isFLAT(I)<span class='tooltip-content'>4.29k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1544' href='#L1544'><span>1544:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>4.29k</span>]
  Branch (<span class='line-number'><a name='L1544' href='#L1544'><span>1544:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>323</span>, <span class='None'>False</span>: <span class='covered-line'>3.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>4.39k</pre></td><td class='code'><pre>        <div class='tooltip'>SIInstrInfo::isDS(I)<span class='tooltip-content'>3.97k</span></div> || <div class='tooltip'>SIInstrInfo::isEXP(I)<span class='tooltip-content'>3.97k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1545' href='#L1545'><span>1545:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.97k</span>]
  Branch (<span class='line-number'><a name='L1545' href='#L1545'><span>1545:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>4.39k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>3.97k</span></div><div class='tooltip'>I.getOpcode() == AMDGPU::S_WAITCNT_DEPCTR<span class='tooltip-content'>3.97k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1546' href='#L1546'><span>1546:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132</span>, <span class='None'>False</span>: <span class='covered-line'>3.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='covered-line'><pre>3.97k</pre></td><td class='code'><pre>         <div class='tooltip'>AMDGPU::DepCtr::decodeFieldVaVdst(I.getOperand(0).getImm()) == 0<span class='tooltip-content'>132</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1547' href='#L1547'><span>1547:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1544'><span>1544:9</span></a></span>) to (<span class='line-number'><a href='#L1544'><span>1547:75</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1544:9)
     Condition C2 --> (1544:35)
     Condition C3 --> (1545:9)
     Condition C4 --> (1545:33)
     Condition C5 --> (1546:10)
     Condition C6 --> (1547:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  T,  F  = F      }
  4 { F,  T,  -,  -,  -,  -  = T      }
  5 { F,  F,  F,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: covered: (1,5)
  C6-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='covered-line'><pre>491</pre></td><td class='code'><pre>      return HazardExpired;</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Track registers writes</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>3.90k</pre></td><td class='code'><pre>    bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='covered-line'><pre>3.90k</pre></td><td class='code'><pre>    if (SIInstrInfo::isVALU(I)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1552' href='#L1552'><span>1552:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.30k</span>, <span class='None'>False</span>: <span class='covered-line'>1.59k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>4.65k</pre></td><td class='code'><pre>      for (Register Src : SrcVGPRs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1553' href='#L1553'><span>1553:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.65k</span>, <span class='None'>False</span>: <span class='covered-line'>2.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='covered-line'><pre>4.65k</pre></td><td class='code'><pre>        if (!State.DefPos.count(Src) &amp;&amp; <div class='tooltip'>I.modifiesRegister(Src, &amp;TRI)<span class='tooltip-content'>2.31k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1554' href='#L1554'><span>1554:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31k</span>, <span class='None'>False</span>: <span class='covered-line'>2.33k</span>]
  Branch (<span class='line-number'><a name='L1554' href='#L1554'><span>1554:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>608</span>, <span class='None'>False</span>: <span class='covered-line'>1.70k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1554'><span>1554:13</span></a></span>) to (<span class='line-number'><a href='#L1554'><span>1554:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1554:13)
     Condition C2 --> (1554:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>          State.DefPos[Src] = State.VALUs;</pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>          Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>4.65k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='covered-line'><pre>2.30k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>1.59k</span></div><div class='tooltip'>SIInstrInfo::isSALU(I)<span class='tooltip-content'>1.59k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1559' href='#L1559'><span>1559:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48k</span>, <span class='None'>False</span>: <span class='covered-line'>113</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>      if (State.ExecPos == std::numeric_limits&lt;int&gt;::max()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1560' href='#L1560'><span>1560:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.39k</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>        if (!State.DefPos.empty() &amp;&amp; <div class='tooltip'>I.modifiesRegister(AMDGPU::EXEC, &amp;TRI)<span class='tooltip-content'>599</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1561' href='#L1561'><span>1561:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>599</span>, <span class='None'>False</span>: <span class='covered-line'>797</span>]
  Branch (<span class='line-number'><a name='L1561' href='#L1561'><span>1561:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>95</span>, <span class='None'>False</span>: <span class='covered-line'>504</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1561'><span>1561:13</span></a></span>) to (<span class='line-number'><a href='#L1561'><span>1561:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1561:13)
     Condition C2 --> (1561:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>          State.ExecPos = State.VALUs;</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>          Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Early expiration: too many VALUs in intv3</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>3.90k</pre></td><td class='code'><pre>    if (State.VALUs &gt; Intv3MaxVALUs &amp;&amp; <div class='tooltip'>State.DefPos.empty()<span class='tooltip-content'>659</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1569' href='#L1569'><span>1569:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>659</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
  Branch (<span class='line-number'><a name='L1569' href='#L1569'><span>1569:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>648</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1569'><span>1569:9</span></a></span>) to (<span class='line-number'><a href='#L1569'><span>1569:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1569:9)
     Condition C2 --> (1569:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      return HazardExpired;</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only evaluate state if something changed</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>3.89k</pre></td><td class='code'><pre>    if (!Changed)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1573' href='#L1573'><span>1573:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.19k</span>, <span class='None'>False</span>: <span class='covered-line'>701</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>      return NoHazardFound;</pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Determine positions of VALUs pre/post exec change</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>701</pre></td><td class='code'><pre>    if (State.ExecPos == std::numeric_limits&lt;int&gt;::max())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1577' href='#L1577'><span>1577:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>574</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>574</pre></td><td class='code'><pre>      return NoHazardFound;</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    int PreExecPos = std::numeric_limits&lt;int&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    int PostExecPos = std::numeric_limits&lt;int&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    for (auto Entry : State.DefPos) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1583' href='#L1583'><span>1583:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>      int DefVALUs = Entry.second;</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>      if (DefVALUs != std::numeric_limits&lt;int&gt;::max()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1585' href='#L1585'><span>1585:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>        if (DefVALUs &gt;= State.ExecPos)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1586' href='#L1586'><span>1586:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>134</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>          PreExecPos = std::min(PreExecPos, DefVALUs);</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>          PostExecPos = std::min(PostExecPos, DefVALUs);</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Need a VALUs post exec change</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    if (PostExecPos == std::numeric_limits&lt;int&gt;::max())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1594' href='#L1594'><span>1594:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return NoHazardFound</span>;</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Too many VALUs in intv3?</pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    int Intv3VALUs = PostExecPos;</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    if (Intv3VALUs &gt; Intv3MaxVALUs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1599' href='#L1599'><span>1599:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return HazardExpired;</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Too many VALUs in intv2?</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>    int Intv2VALUs = (State.ExecPos - PostExecPos) - 1;</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>    if (Intv2VALUs &gt; Intv1plus2MaxVALUs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1604' href='#L1604'><span>1604:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>115</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      return HazardExpired;</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Need a VALUs pre exec change</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    if (PreExecPos == std::numeric_limits&lt;int&gt;::max())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1608' href='#L1608'><span>1608:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>83</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>      return NoHazardFound;</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Too many VALUs in intv1?</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    int Intv1VALUs = PreExecPos - State.ExecPos;</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    if (Intv1VALUs &gt; Intv1plus2MaxVALUs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1613' href='#L1613'><span>1613:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return HazardExpired;</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Too many VALUs in intv1 + intv2</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    if (Intv1VALUs + Intv2VALUs &gt; Intv1plus2MaxVALUs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1617' href='#L1617'><span>1617:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return HazardExpired;</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    return HazardFound;</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>  auto UpdateStateFn = [](StateType &amp;State, const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>    if (SIInstrInfo::isVALU(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1623' href='#L1623'><span>1623:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.26k</span>, <span class='None'>False</span>: <span class='covered-line'>1.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>2.26k</pre></td><td class='code'><pre>      State.VALUs += 1;</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  DenseSet&lt;const MachineBasicBlock *&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  if (!hasHazard&lt;StateType&gt;(State, IsHazardFn, UpdateStateFn, MI-&gt;getParent(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1628' href='#L1628'><span>1628:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>636</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>                            std::next(MI-&gt;getReverseIterator()), Visited))</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>636</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>          TII.get(AMDGPU::S_WAITCNT_DEPCTR))</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      .addImm(0x0fff);</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixVALUTransUseHazard(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!ST.hasVALUTransUseHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1640' href='#L1640'><span>1640:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28M</span>, <span class='None'>False</span>: <span class='covered-line'>183k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='covered-line'><pre>183k</pre></td><td class='code'><pre>  assert(!ST.hasExtendedWaitCounts());</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='covered-line'><pre>183k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isVALU(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1644' href='#L1644'><span>1644:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117k</span>, <span class='None'>False</span>: <span class='covered-line'>66.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>  SmallSet&lt;Register, 4&gt; SrcVGPRs;</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Use : MI-&gt;explicit_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1649' href='#L1649'><span>1649:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169k</span>, <span class='None'>False</span>: <span class='covered-line'>66.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>    if (Use.isReg() &amp;&amp; <div class='tooltip'>TRI.isVGPR(MF.getRegInfo(), Use.getReg())<span class='tooltip-content'>92.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1650' href='#L1650'><span>1650:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92.2k</span>, <span class='None'>False</span>: <span class='covered-line'>77.6k</span>]
  Branch (<span class='line-number'><a name='L1650' href='#L1650'><span>1650:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69.8k</span>, <span class='None'>False</span>: <span class='covered-line'>22.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1650'><span>1650:9</span></a></span>) to (<span class='line-number'><a href='#L1650'><span>1650:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1650:9)
     Condition C2 --> (1650:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>69.8k</pre></td><td class='code'><pre>      SrcVGPRs.insert(Use.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for the following pattern:</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Va &lt;- TRANS VALU</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   intv</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   MI Va (WaitState = 0)</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Where:</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // intv &lt;= 5 VALUs / 1 TRANS</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If found, insert an appropriate S_WAITCNT_DEPCTR before MI.</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>  const int IntvMaxVALUs = 5;</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>  const int IntvMaxTRANS = 1;</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>  struct StateType {</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>    int VALUs = 0;</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>    int TRANS = 0;</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>  StateType State;</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This overloads expiry testing with all the hazard detection</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>  auto IsHazardFn = [&amp;, this](StateType &amp;State, const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Too many VALU states have passed</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>364k</pre></td><td class='code'><pre>    if (State.VALUs &gt; IntvMaxVALUs || <div class='tooltip'>State.TRANS &gt; IntvMaxTRANS<span class='tooltip-content'>343k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1677' href='#L1677'><span>1677:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.0k</span>, <span class='None'>False</span>: <span class='covered-line'>343k</span>]
  Branch (<span class='line-number'><a name='L1677' href='#L1677'><span>1677:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>343k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1677'><span>1677:9</span></a></span>) to (<span class='line-number'><a href='#L1677'><span>1677:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1677:9)
     Condition C2 --> (1677:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>21.1k</pre></td><td class='code'><pre>      return HazardExpired;</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Instructions which cause va_vdst==0 expire hazard</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>343k</pre></td><td class='code'><pre>    if (SIInstrInfo::isVMEM(I) || <div class='tooltip'>SIInstrInfo::isFLAT(I)<span class='tooltip-content'>341k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1681' href='#L1681'><span>1681:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>341k</span>]
  Branch (<span class='line-number'><a name='L1681' href='#L1681'><span>1681:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.58k</span>, <span class='None'>False</span>: <span class='covered-line'>333k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>343k</pre></td><td class='code'><pre>        <div class='tooltip'>SIInstrInfo::isDS(I)<span class='tooltip-content'>333k</span></div> || <div class='tooltip'>SIInstrInfo::isEXP(I)<span class='tooltip-content'>333k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1682' href='#L1682'><span>1682:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>594</span>, <span class='None'>False</span>: <span class='covered-line'>333k</span>]
  Branch (<span class='line-number'><a name='L1682' href='#L1682'><span>1682:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>333k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>343k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>333k</span></div><div class='tooltip'>I.getOpcode() == AMDGPU::S_WAITCNT_DEPCTR<span class='tooltip-content'>333k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1683' href='#L1683'><span>1683:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.12k</span>, <span class='None'>False</span>: <span class='covered-line'>330k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>333k</pre></td><td class='code'><pre>         <div class='tooltip'>I.getOperand(0).getImm() == 0x0fff<span class='tooltip-content'>2.12k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1684' href='#L1684'><span>1684:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.03k</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1681'><span>1681:9</span></a></span>) to (<span class='line-number'><a href='#L1681'><span>1684:45</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1681:9)
     Condition C2 --> (1681:35)
     Condition C3 --> (1682:9)
     Condition C4 --> (1682:33)
     Condition C5 --> (1683:10)
     Condition C6 --> (1684:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  T,  F  = F      }
  4 { F,  F,  T,  -,  -,  -  = T      }
  5 { F,  T,  -,  -,  -,  -  = T      }
  6 { F,  F,  F,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: not covered
  C5-Pair: covered: (1,6)
  C6-Pair: covered: (3,6)
  MC/DC Coverage for Expression: 83.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>      return HazardExpired;</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Track registers writes</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>331k</pre></td><td class='code'><pre>    if (SIInstrInfo::isTRANS(I)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1688' href='#L1688'><span>1688:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>329k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>      for (Register Src : SrcVGPRs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1689' href='#L1689'><span>1689:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.78k</span>, <span class='None'>False</span>: <span class='covered-line'>726</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>        if (I.modifiesRegister(Src, &amp;TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1690' href='#L1690'><span>1690:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>702</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>          return HazardFound;</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>1.78k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>330k</pre></td><td class='code'><pre>    return NoHazardFound;</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>331k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>  auto UpdateStateFn = [](StateType &amp;State, const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>    if (SIInstrInfo::isVALU(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1699' href='#L1699'><span>1699:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>195k</span>, <span class='None'>False</span>: <span class='covered-line'>130k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>195k</pre></td><td class='code'><pre>      State.VALUs += 1;</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>    if (SIInstrInfo::isTRANS(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1701' href='#L1701'><span>1701:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>726</span>, <span class='None'>False</span>: <span class='covered-line'>325k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>726</pre></td><td class='code'><pre>      State.TRANS += 1;</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>325k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>  DenseSet&lt;const MachineBasicBlock *&gt; Visited;</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>  if (!hasHazard&lt;StateType&gt;(State, IsHazardFn, UpdateStateFn, MI-&gt;getParent(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1706' href='#L1706'><span>1706:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.9k</span>, <span class='None'>False</span>: <span class='covered-line'>702</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>                            std::next(MI-&gt;getReverseIterator()), Visited))</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>65.9k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Hazard is observed - insert a wait on va_dst counter to ensure hazard is</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // avoided.</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>          TII.get(AMDGPU::S_WAITCNT_DEPCTR))</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>      .addImm(AMDGPU::DepCtr::encodeFieldVaVdst(0));</pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>66.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixWMMAHazards(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!SIInstrInfo::isWMMA(*MI) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isSWMMAC(*MI)<span class='tooltip-content'>1.47M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1720' href='#L1720'><span>1720:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47M</span>, <span class='None'>False</span>: <span class='covered-line'>593</span>]
  Branch (<span class='line-number'><a name='L1720' href='#L1720'><span>1720:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47M</span>, <span class='None'>False</span>: <span class='covered-line'>258</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1720'><span>1720:7</span></a></span>) to (<span class='line-number'><a href='#L1720'><span>1720:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1720:7)
     Condition C2 --> (1720:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  auto IsHazardFn = [MI, TII, TRI, this](const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>403</pre></td><td class='code'><pre>    if (!SIInstrInfo::isWMMA(I) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isSWMMAC(I)<span class='tooltip-content'>282</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1727' href='#L1727'><span>1727:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>282</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
  Branch (<span class='line-number'><a name='L1727' href='#L1727'><span>1727:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='None'>False</span>: <span class='covered-line'>86</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1727'><span>1727:9</span></a></span>) to (<span class='line-number'><a href='#L1727'><span>1727:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1727:9)
     Condition C2 --> (1727:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Src0(matrix A) or Src1(matrix B) of the current wmma instruction overlaps</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // with the dest(matrix D) of the previous wmma.</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    const Register CurSrc0Reg =</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>        TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::src0)-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    const Register CurSrc1Reg =</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>        TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::src1)-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    const Register PrevDstReg =</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>        TII-&gt;getNamedOperand(I, AMDGPU::OpName::vdst)-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    if (TRI-&gt;regsOverlap(PrevDstReg, CurSrc0Reg) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1740' href='#L1740'><span>1740:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>191</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>        <div class='tooltip'>TRI-&gt;regsOverlap(PrevDstReg, CurSrc1Reg)<span class='tooltip-content'>191</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1741' href='#L1741'><span>1741:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>178</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1740'><span>1740:9</span></a></span>) to (<span class='line-number'><a href='#L1740'><span>1741:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1740:9)
     Condition C2 --> (1741:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // GFX12+ allows overlap of matrix C with PrevDstReg (hardware will stall)</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // but Index can&apos;t overlap with PrevDstReg.</pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>    if (AMDGPU::isGFX12Plus(ST)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1747' href='#L1747'><span>1747:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>74</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>      if (SIInstrInfo::isSWMMAC(*MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1748' href='#L1748'><span>1748:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>        const Register CurIndex =</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>            TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::src2)-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>        if (TRI-&gt;regsOverlap(PrevDstReg, CurIndex))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1751' href='#L1751'><span>1751:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  auto IsExpiredFn = [](const MachineInstr &amp;I, int) {</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>    return SIInstrInfo::isVALU(I);</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>  if (::getWaitStatesSince(IsHazardFn, MI, IsExpiredFn) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1764' href='#L1764'><span>1764:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>816</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>      std::numeric_limits&lt;int&gt;::max())</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='covered-line'><pre>816</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  BuildMI(*MI-&gt;getParent(), MI, MI-&gt;getDebugLoc(), TII-&gt;get(AMDGPU::V_NOP_e32));</pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixShift64HighRegBug(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!ST.hasShift64HighRegBug())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1774' href='#L1774'><span>1774:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40M</span>, <span class='None'>False</span>: <span class='covered-line'>70.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>1.40M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='covered-line'><pre>70.4k</pre></td><td class='code'><pre>  assert(!ST.hasExtendedWaitCounts());</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>70.4k</pre></td><td class='code'><pre>  switch (MI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>70.4k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1779' href='#L1779'><span>1779:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.4k</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='covered-line'><pre>70.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case AMDGPU::V_LSHLREV_B64_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1781' href='#L1781'><span>1781:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>70.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case AMDGPU::V_LSHRREV_B64_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1782' href='#L1782'><span>1782:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>70.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case AMDGPU::V_ASHRREV_I64_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1783' href='#L1783'><span>1783:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>70.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MachineOperand *Amt = TII.getNamedOperand(*MI, AMDGPU::OpName::src0);</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  if (!Amt-&gt;isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1788' href='#L1788'><span>1788:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  Register AmtReg = Amt-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if this is a last VGPR in the allocation block.</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (!TRI.isVGPR(MRI, AmtReg) || ((AmtReg - AMDGPU::VGPR0) &amp; 7) != 7)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1794' href='#L1794'><span>1794:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
  Branch (<span class='line-number'><a name='L1794' href='#L1794'><span>1794:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1794'><span>1794:7</span></a></span>) to (<span class='line-number'><a href='#L1794'><span>1794:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1794:7)
     Condition C2 --> (1794:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (AmtReg != AMDGPU::VGPR255 &amp;&amp; <div class='tooltip'>MRI.isPhysRegUsed(AmtReg + 1)<span class='tooltip-content'>14</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1797' href='#L1797'><span>1797:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L1797' href='#L1797'><span>1797:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1797'><span>1797:7</span></a></span>) to (<span class='line-number'><a href='#L1797'><span>1797:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1797:7)
     Condition C2 --> (1797:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  MachineOperand *Src1 = TII.getNamedOperand(*MI, AMDGPU::OpName::src1);</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  bool OverlappedSrc = Src1-&gt;isReg() &amp;&amp; TRI.regsOverlap(Src1-&gt;getReg(), AmtReg);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1801' href='#L1801'><span>1801:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1801' href='#L1801'><span>1801:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1801'><span>1801:24</span></a></span>) to (<span class='line-number'><a href='#L1801'><span>1801:80</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1801:24)
     Condition C2 --> (1801:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  bool OverlappedDst = MI-&gt;modifiesRegister(AmtReg, &amp;TRI);</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  bool Overlapped = OverlappedSrc || <div class='tooltip'>OverlappedDst<span class='tooltip-content'>10</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1803' href='#L1803'><span>1803:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L1803' href='#L1803'><span>1803:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1803'><span>1803:21</span></a></span>) to (<span class='line-number'><a href='#L1803'><span>1803:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1803:21)
     Condition C2 --> (1803:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  assert(!OverlappedDst || !OverlappedSrc ||</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>         Src1-&gt;getReg() == MI-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  assert(ST.needsAlignedVGPRs());</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  static_assert(AMDGPU::VGPR0 + 1 == AMDGPU::VGPR1);</pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  Register NewReg;</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  for (MCRegister Reg : Overlapped ? <div class='tooltip'>AMDGPU::VReg_64_Align2RegClass<span class='tooltip-content'>6</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1811' href='#L1811'><span>1811:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1811' href='#L1811'><span>1811:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>                                   : <div class='tooltip'>AMDGPU::VGPR_32RegClass<span class='tooltip-content'>9</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    if (!MI-&gt;modifiesRegister(Reg, &amp;TRI) &amp;&amp; <div class='tooltip'>!MI-&gt;readsRegister(Reg, &amp;TRI)<span class='tooltip-content'>22</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1813' href='#L1813'><span>1813:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L1813' href='#L1813'><span>1813:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1813'><span>1813:9</span></a></span>) to (<span class='line-number'><a href='#L1813'><span>1813:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1813:9)
     Condition C2 --> (1813:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      NewReg = Reg;</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  Register NewAmt = Overlapped ? <div class='tooltip'>(Register)TRI.getSubReg(NewReg, AMDGPU::sub1)<span class='tooltip-content'>6</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1819' href='#L1819'><span>1819:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                               : <div class='tooltip'>NewReg<span class='tooltip-content'>9</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  Register NewAmtLo;</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (Overlapped)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1823' href='#L1823'><span>1823:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    NewAmtLo = TRI.getSubReg(NewReg, AMDGPU::sub0);</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  DebugLoc DL = MI-&gt;getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = MI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert a full wait count because found register might be pending a wait.</pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  BuildMI(*MBB, MI, DL, TII.get(AMDGPU::S_WAITCNT))</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert V_SWAP_B32 instruction(s) and run hazard recognizer on them.</pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (Overlapped)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1833' href='#L1833'><span>1833:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    runOnInstruction(</pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        BuildMI(*MBB, MI, DL, TII.get(AMDGPU::V_SWAP_B32), NewAmtLo)</pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addDef(AmtReg - 1)</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addReg(AmtReg - 1, RegState::Undef)</pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            .addReg(NewAmtLo, RegState::Undef));</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  runOnInstruction(BuildMI(*MBB, MI, DL, TII.get(AMDGPU::V_SWAP_B32), NewAmt)</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                       .addDef(AmtReg)</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                       .addReg(AmtReg, RegState::Undef)</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                       .addReg(NewAmt, RegState::Undef));</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Instructions emitted after the current instruction will be processed by the</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // parent loop of the hazard recognizer in a natural way.</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  BuildMI(*MBB, std::next(MI-&gt;getIterator()), DL, TII.get(AMDGPU::V_SWAP_B32),</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>          AmtReg)</pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .addDef(NewAmt)</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .addReg(NewAmt)</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .addReg(AmtReg);</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (Overlapped)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1851' href='#L1851'><span>1851:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    BuildMI(*MBB, std::next(MI-&gt;getIterator()), DL, TII.get(AMDGPU::V_SWAP_B32),</pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            AmtReg - 1)</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        .addDef(NewAmtLo)</pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        .addReg(NewAmtLo)</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        .addReg(AmtReg - 1);</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Re-running hazard recognizer on the modified instruction is not necessary,</pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // inserted V_SWAP_B32 has already both read and write new registers so</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // hazards related to these register has already been handled.</pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  Amt-&gt;setReg(NewAmt);</pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  Amt-&gt;setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We do not update liveness, so verifier may see it as undef.</pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  Amt-&gt;setIsUndef();</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (OverlappedDst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1865' href='#L1865'><span>1865:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    MI-&gt;getOperand(0).setReg(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (OverlappedSrc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1867' href='#L1867'><span>1867:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Src1-&gt;setReg(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Src1-&gt;setIsKill(false);</pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Src1-&gt;setIsUndef();</pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='covered-line'><pre>483k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkNSAtoVMEMHazard(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='covered-line'><pre>483k</pre></td><td class='code'><pre>  int NSAtoVMEMWaitStates = 1;</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>483k</pre></td><td class='code'><pre>  if (!ST.hasNSAtoVMEMBug())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1879' href='#L1879'><span>1879:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>483k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>483k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isMUBUF(*MI) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isMTBUF(*MI)<span class='tooltip-content'>467k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1882' href='#L1882'><span>1882:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467k</span>, <span class='None'>False</span>: <span class='covered-line'>16.0k</span>]
  Branch (<span class='line-number'><a name='L1882' href='#L1882'><span>1882:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467k</span>, <span class='None'>False</span>: <span class='covered-line'>434</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1882'><span>1882:7</span></a></span>) to (<span class='line-number'><a href='#L1882'><span>1882:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1882:7)
     Condition C2 --> (1882:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  const SIInstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  const auto *Offset = TII-&gt;getNamedOperand(*MI, AMDGPU::OpName::offset);</pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>  if (!Offset || <div class='tooltip'>(Offset-&gt;getImm() &amp; 6) == 0<span class='tooltip-content'>14.6k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1887' href='#L1887'><span>1887:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='None'>False</span>: <span class='covered-line'>14.6k</span>]
  Branch (<span class='line-number'><a name='L1887' href='#L1887'><span>1887:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.73k</span>, <span class='None'>False</span>: <span class='covered-line'>5.89k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1887'><span>1887:7</span></a></span>) to (<span class='line-number'><a href='#L1887'><span>1887:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1887:7)
     Condition C2 --> (1887:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='covered-line'><pre>8.39k</pre></td><td class='code'><pre>  <div class='tooltip'>auto IsHazardFn = [TII](const MachineInstr &amp;I) <span class='tooltip-content'>5.89k</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='covered-line'><pre>8.39k</pre></td><td class='code'><pre>    if (!SIInstrInfo::isMIMG(I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1891' href='#L1891'><span>1891:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.39k</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='covered-line'><pre>8.39k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    const AMDGPU::MIMGInfo *Info = AMDGPU::getMIMGInfo(I.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return Info-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx10NSA &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1894' href='#L1894'><span>1894:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>           <div class='tooltip'>TII-&gt;getInstSizeInBytes(I) &gt;= 16<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1895' href='#L1895'><span>1895:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1894'><span>1894:12</span></a></span>) to (<span class='line-number'><a href='#L1894'><span>1895:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1894:12)
     Condition C2 --> (1895:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='covered-line'><pre>8.39k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>  return NSAtoVMEMWaitStates - getWaitStatesSince(IsHazardFn, 1);</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>16.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='covered-line'><pre>5.09M</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkFPAtomicToDenormModeHazard(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='covered-line'><pre>5.09M</pre></td><td class='code'><pre>  int FPAtomicToDenormModeWaitStates = 3;</pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='covered-line'><pre>5.09M</pre></td><td class='code'><pre>  if (!ST.hasFPAtomicToDenormModeHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1904' href='#L1904'><span>1904:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.51M</span>, <span class='None'>False</span>: <span class='covered-line'>583k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='covered-line'><pre>4.51M</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>583k</pre></td><td class='code'><pre>  assert(!ST.hasExtendedWaitCounts());</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='covered-line'><pre>583k</pre></td><td class='code'><pre>  if (MI-&gt;getOpcode() != AMDGPU::S_DENORM_MODE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1908' href='#L1908'><span>1908:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>582k</span>, <span class='None'>False</span>: <span class='covered-line'>499</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='covered-line'><pre>582k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>  auto IsHazardFn = [](const MachineInstr &amp;I) {</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='covered-line'><pre>491</pre></td><td class='code'><pre>    if (!SIInstrInfo::isVMEM(I) &amp;&amp; !SIInstrInfo::isFLAT(I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1912' href='#L1912'><span>1912:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>491</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1912' href='#L1912'><span>1912:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>461</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1912'><span>1912:9</span></a></span>) to (<span class='line-number'><a href='#L1912'><span>1912:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1912:9)
     Condition C2 --> (1912:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>461</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return SIInstrInfo::isFPAtomic(I);</pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='covered-line'><pre>491</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>  auto IsExpiredFn = [](const MachineInstr &amp;MI, int WaitStates) {</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='covered-line'><pre>413</pre></td><td class='code'><pre>    if (WaitStates &gt;= 3 || SIInstrInfo::isVALU(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1918' href='#L1918'><span>1918:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>413</span>]
  Branch (<span class='line-number'><a name='L1918' href='#L1918'><span>1918:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>292</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1918'><span>1918:9</span></a></span>) to (<span class='line-number'><a href='#L1918'><span>1918:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1918:9)
     Condition C2 --> (1918:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case AMDGPU::S_WAITCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1922' href='#L1922'><span>1922:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case AMDGPU::S_WAITCNT_VSCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1923' href='#L1923'><span>1923:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case AMDGPU::S_WAITCNT_VMCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1924' href='#L1924'><span>1924:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case AMDGPU::S_WAITCNT_EXPCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1925' href='#L1925'><span>1925:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case AMDGPU::S_WAITCNT_LGKMCNT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1926' href='#L1926'><span>1926:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case AMDGPU::S_WAIT_IDLE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1927' href='#L1927'><span>1927:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>121</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1929' href='#L1929'><span>1929:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>  return FPAtomicToDenormModeWaitStates -</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>         ::getWaitStatesSince(IsHazardFn, MI, IsExpiredFn);</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='covered-line'><pre>583k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkMAIHazards(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>  assert(SIInstrInfo::isMAI(*MI));</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>  return ST.hasGFX90AInsts() ? <div class='tooltip'>checkMAIHazards90A(MI)<span class='tooltip-content'>104k</span></div> : <div class='tooltip'>checkMAIHazards908(MI)<span class='tooltip-content'>76.6k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1943' href='#L1943'><span>1943:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>76.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>181k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkMFMAPadding(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Early exit if no padding is requested.</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>  if (MFMAPaddingRatio == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1948' href='#L1948'><span>1948:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81.8k</span>, <span class='None'>False</span>: <span class='covered-line'>160</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='covered-line'><pre>81.8k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>  if (!SIInstrInfo::isMFMA(*MI) || MFI-&gt;getOccupancy() &lt; 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1952' href='#L1952'><span>1952:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>160</span>]
  Branch (<span class='line-number'><a name='L1952' href='#L1952'><span>1952:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1952'><span>1952:7</span></a></span>) to (<span class='line-number'><a href='#L1952'><span>1952:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1952:7)
     Condition C2 --> (1952:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  int NeighborMFMALatency = 0;</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  auto IsNeighboringMFMA = [&amp;NeighborMFMALatency,</pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>                            this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>    if (!SIInstrInfo::isMFMA(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1958' href='#L1958'><span>1958:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    NeighborMFMALatency = this-&gt;getMFMAPipelineWaitStates(MI);</pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='covered-line'><pre>280</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  const int MaxMFMAPipelineWaitStates = 16;</pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  int WaitStatesSinceNeighborMFMA =</pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>      getWaitStatesSince(IsNeighboringMFMA, MaxMFMAPipelineWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  int NeighborMFMAPaddingNeeded =</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>      (NeighborMFMALatency * MFMAPaddingRatio / 100) -</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>      WaitStatesSinceNeighborMFMA;</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  return std::max(0, NeighborMFMAPaddingNeeded);</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>76.6k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkMAIHazards908(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='covered-line'><pre>76.6k</pre></td><td class='code'><pre>  int WaitStatesNeeded = 0;</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='covered-line'><pre>76.6k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>148k</pre></td><td class='code'><pre>  auto IsVALUFn = [](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='covered-line'><pre>148k</pre></td><td class='code'><pre>    return SIInstrInfo::isVALU(MI) || <div class='tooltip'>MI.isInlineAsm()<span class='tooltip-content'>7.49k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1981' href='#L1981'><span>1981:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140k</span>, <span class='None'>False</span>: <span class='covered-line'>7.49k</span>]
  Branch (<span class='line-number'><a name='L1981' href='#L1981'><span>1981:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>204</span>, <span class='None'>False</span>: <span class='covered-line'>7.28k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1981'><span>1981:12</span></a></span>) to (<span class='line-number'><a href='#L1981'><span>1981:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1981:12)
     Condition C2 --> (1981:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='covered-line'><pre>148k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='covered-line'><pre>76.6k</pre></td><td class='code'><pre>  if (Opc != AMDGPU::V_ACCVGPR_READ_B32_e64) { // MFMA or v_accvgpr_write</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1984' href='#L1984'><span>1984:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.5k</span>, <span class='None'>False</span>: <span class='covered-line'>45.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>    const int LegacyVALUWritesVGPRWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>    const int VALUWritesExecWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>    const int MaxWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>    int WaitStatesNeededForUse = VALUWritesExecWaitStates -</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>      getWaitStatesSinceDef(AMDGPU::EXEC, IsVALUFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>    if (WaitStatesNeeded &lt; MaxWaitStates) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1993' href='#L1993'><span>1993:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.5k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>      for (const MachineOperand &amp;Use : MI-&gt;explicit_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1994' href='#L1994'><span>1994:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.5k</span>, <span class='None'>False</span>: <span class='covered-line'>28.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>        const int MaxWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>        if (!Use.isReg() || <div class='tooltip'>!TRI.isVGPR(MF.getRegInfo(), Use.getReg())<span class='tooltip-content'>25.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1997' href='#L1997'><span>1997:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.57k</span>, <span class='None'>False</span>: <span class='covered-line'>25.9k</span>]
  Branch (<span class='line-number'><a name='L1997' href='#L1997'><span>1997:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>547</span>, <span class='None'>False</span>: <span class='covered-line'>25.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1997'><span>1997:13</span></a></span>) to (<span class='line-number'><a href='#L1997'><span>1997:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1997:13)
     Condition C2 --> (1997:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>9.11k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>        int WaitStatesNeededForUse = LegacyVALUWritesVGPRWaitStates -</pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>          getWaitStatesSinceDef(Use.getReg(), IsVALUFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>        WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>        if (WaitStatesNeeded == MaxWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2004' href='#L2004'><span>2004:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.66k</span>, <span class='None'>False</span>: <span class='covered-line'>22.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>31.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Op : MI-&gt;explicit_operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2010' href='#L2010'><span>2010:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156k</span>, <span class='None'>False</span>: <span class='covered-line'>76.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>    if (!Op.isReg() || <div class='tooltip'>!TRI.isAGPR(MF.getRegInfo(), Op.getReg())<span class='tooltip-content'>147k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2011' href='#L2011'><span>2011:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.17k</span>, <span class='None'>False</span>: <span class='covered-line'>147k</span>]
  Branch (<span class='line-number'><a name='L2011' href='#L2011'><span>2011:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70.4k</span>, <span class='None'>False</span>: <span class='covered-line'>77.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2011'><span>2011:9</span></a></span>) to (<span class='line-number'><a href='#L2011'><span>2011:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2011:9)
     Condition C2 --> (2011:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='covered-line'><pre>79.6k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>77.3k</pre></td><td class='code'><pre>    if (Op.isDef() &amp;&amp; <div class='tooltip'>Opc != AMDGPU::V_ACCVGPR_WRITE_B32_e64<span class='tooltip-content'>31.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2014' href='#L2014'><span>2014:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.5k</span>, <span class='None'>False</span>: <span class='covered-line'>45.7k</span>]
  Branch (<span class='line-number'><a name='L2014' href='#L2014'><span>2014:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>757</span>, <span class='None'>False</span>: <span class='covered-line'>30.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2014'><span>2014:9</span></a></span>) to (<span class='line-number'><a href='#L2014'><span>2014:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2014:9)
     Condition C2 --> (2014:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='covered-line'><pre>757</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    const int MFMAWritesAGPROverlappedSrcABWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    const int MFMAWritesAGPROverlappedSrcCWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    const int MFMA4x4WritesAGPRAccVgprReadWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    const int MFMA16x16WritesAGPRAccVgprReadWaitStates = 10;</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    const int MFMA32x32WritesAGPRAccVgprReadWaitStates = 18;</pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    const int MFMA4x4WritesAGPRAccVgprWriteWaitStates = 1;</pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    const int MFMA16x16WritesAGPRAccVgprWriteWaitStates = 7;</pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    const int MFMA32x32WritesAGPRAccVgprWriteWaitStates = 15;</pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    const int MaxWaitStates = 18;</pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    Register Reg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    unsigned HazardDefLatency = 0;</pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    auto IsOverlappedMFMAFn = [Reg, &amp;HazardDefLatency,</pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='covered-line'><pre>827k</pre></td><td class='code'><pre>                               this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='covered-line'><pre>827k</pre></td><td class='code'><pre>      if (!SIInstrInfo::isMFMA(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2031' href='#L2031'><span>2031:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>814k</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='covered-line'><pre>814k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>      Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>      if (DstReg == Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2034' href='#L2034'><span>2034:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169</span>, <span class='None'>False</span>: <span class='covered-line'>12.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='covered-line'><pre>169</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>      HazardDefLatency =</pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>          std::max(HazardDefLatency, TSchedModel.computeInstrLatency(&amp;MI));</pre></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='covered-line'><pre>12.9k</pre></td><td class='code'><pre>      return TRI.regsOverlap(DstReg, Reg);</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    int WaitStatesSinceDef = getWaitStatesSinceDef(Reg, IsOverlappedMFMAFn,</pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>                                                   MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    int NeedWaitStates = MFMAWritesAGPROverlappedSrcABWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    int SrcCIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src2);</pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    int OpNo = Op.getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    if (OpNo == SrcCIdx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2046' href='#L2046'><span>2046:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>733</span>, <span class='None'>False</span>: <span class='covered-line'>75.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='covered-line'><pre>733</pre></td><td class='code'><pre>      NeedWaitStates = MFMAWritesAGPROverlappedSrcCWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='covered-line'><pre>75.8k</pre></td><td class='code'><pre>    } else if (Opc == AMDGPU::V_ACCVGPR_READ_B32_e64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2048' href='#L2048'><span>2048:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.0k</span>, <span class='None'>False</span>: <span class='covered-line'>30.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      switch (HazardDefLatency) {</pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>      case 2:  NeedWaitStates = MFMA4x4WritesAGPRAccVgprReadWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2050' href='#L2050'><span>2050:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>446</span>, <span class='None'>False</span>: <span class='covered-line'>44.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='covered-line'><pre>446</pre></td><td class='code'><pre>               break;</pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='covered-line'><pre>3.22k</pre></td><td class='code'><pre>      case 8:  NeedWaitStates = MFMA16x16WritesAGPRAccVgprReadWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2052' href='#L2052'><span>2052:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.22k</span>, <span class='None'>False</span>: <span class='covered-line'>41.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='covered-line'><pre>3.22k</pre></td><td class='code'><pre>               break;</pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>      case 16: [[fallthrough]];</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2054' href='#L2054'><span>2054:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.98k</span>, <span class='None'>False</span>: <span class='covered-line'>36.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='covered-line'><pre>41.3k</pre></td><td class='code'><pre>      default: NeedWaitStates = MFMA32x32WritesAGPRAccVgprReadWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2055' href='#L2055'><span>2055:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.3k</span>, <span class='None'>False</span>: <span class='covered-line'>12.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='covered-line'><pre>41.3k</pre></td><td class='code'><pre>               break;</pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>30.8k</span></div><div class='tooltip'>Opc == AMDGPU::V_ACCVGPR_WRITE_B32_e64<span class='tooltip-content'>30.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2058' href='#L2058'><span>2058:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.8k</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>      switch (HazardDefLatency) {</pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      case 2:  NeedWaitStates = MFMA4x4WritesAGPRAccVgprWriteWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2060' href='#L2060'><span>2060:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>30.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>               break;</pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      case 8:  NeedWaitStates = MFMA16x16WritesAGPRAccVgprWriteWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2062' href='#L2062'><span>2062:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>30.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>               break;</pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>      case 16: [[fallthrough]];</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2064' href='#L2064'><span>2064:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>30.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>      default: NeedWaitStates = MFMA32x32WritesAGPRAccVgprWriteWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2065' href='#L2065'><span>2065:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.5k</span>, <span class='None'>False</span>: <span class='covered-line'>220</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>               break;</pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    int WaitStatesNeededForUse = NeedWaitStates - WaitStatesSinceDef;</pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='covered-line'><pre>76.5k</pre></td><td class='code'><pre>    if (WaitStatesNeeded == MaxWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2073' href='#L2073'><span>2073:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>532</span>, <span class='None'>False</span>: <span class='covered-line'>76.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='covered-line'><pre>532</pre></td><td class='code'><pre>      return WaitStatesNeeded; // Early exit.</pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='covered-line'><pre>880k</pre></td><td class='code'><pre>    <div class='tooltip'>auto IsAccVgprWriteFn = [Reg, this](const MachineInstr &amp;MI) <span class='tooltip-content'>76.0k</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>880k</pre></td><td class='code'><pre>      if (MI.getOpcode() != AMDGPU::V_ACCVGPR_WRITE_B32_e64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2077' href='#L2077'><span>2077:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>586k</span>, <span class='None'>False</span>: <span class='covered-line'>294k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='covered-line'><pre>586k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='covered-line'><pre>294k</pre></td><td class='code'><pre>      Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>294k</pre></td><td class='code'><pre>      return TRI.regsOverlap(Reg, DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='covered-line'><pre>880k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>    const int AccVGPRWriteMFMAReadSrcCWaitStates = 1;</pre></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>    const int AccVGPRWriteMFMAReadSrcABWaitStates = 3;</pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>    const int AccVGPRWriteAccVgprReadWaitStates = 3;</pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>    NeedWaitStates = AccVGPRWriteMFMAReadSrcABWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>    if (OpNo == SrcCIdx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2087' href='#L2087'><span>2087:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>733</span>, <span class='None'>False</span>: <span class='covered-line'>75.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='covered-line'><pre>733</pre></td><td class='code'><pre>      NeedWaitStates = AccVGPRWriteMFMAReadSrcCWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='covered-line'><pre>75.3k</pre></td><td class='code'><pre>    else if (Opc == AMDGPU::V_ACCVGPR_READ_B32_e64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2089' href='#L2089'><span>2089:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44.5k</span>, <span class='None'>False</span>: <span class='covered-line'>30.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='covered-line'><pre>44.5k</pre></td><td class='code'><pre>      NeedWaitStates = AccVGPRWriteAccVgprReadWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>    WaitStatesNeededForUse = NeedWaitStates -</pre></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>      getWaitStatesSinceDef(Reg, IsAccVgprWriteFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>    if (WaitStatesNeeded == MaxWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2096' href='#L2096'><span>2096:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>76.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return WaitStatesNeeded</span>; // Early exit.</pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>  if (Opc == AMDGPU::V_ACCVGPR_WRITE_B32_e64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2100' href='#L2100'><span>2100:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.8k</span>, <span class='None'>False</span>: <span class='covered-line'>45.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    const int MFMA4x4ReadSrcCAccVgprWriteWaitStates = 0;</pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    const int MFMA16x16ReadSrcCAccVgprWriteWaitStates = 5;</pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    const int MFMA32x32ReadSrcCAccVgprWriteWaitStates = 13;</pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    const int MaxWaitStates = 13;</pre></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    Register DstReg = MI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    unsigned HazardDefLatency = 0;</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    auto IsSrcCMFMAFn = [DstReg, &amp;HazardDefLatency,</pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>                         this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>      if (!SIInstrInfo::isMFMA(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2110' href='#L2110'><span>2110:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284k</span>, <span class='None'>False</span>: <span class='covered-line'>67</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>      Register Reg = TII.getNamedOperand(MI, AMDGPU::OpName::src2)-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>      HazardDefLatency =</pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>          std::max(HazardDefLatency, TSchedModel.computeInstrLatency(&amp;MI));</pre></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='covered-line'><pre>67</pre></td><td class='code'><pre>      return TRI.regsOverlap(Reg, DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='covered-line'><pre>284k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    int WaitStatesSince = getWaitStatesSince(IsSrcCMFMAFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    int NeedWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    switch (HazardDefLatency) {</pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    case 2:  NeedWaitStates = MFMA4x4ReadSrcCAccVgprWriteWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2121' href='#L2121'><span>2121:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>30.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>             break;</pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    case 8:  NeedWaitStates = MFMA16x16ReadSrcCAccVgprWriteWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2123' href='#L2123'><span>2123:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>30.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>             break;</pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    case 16: [[fallthrough]];</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2125' href='#L2125'><span>2125:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>30.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>    default: NeedWaitStates = MFMA32x32ReadSrcCAccVgprWriteWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2126' href='#L2126'><span>2126:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.7k</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>             break;</pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    int WaitStatesNeededForUse = NeedWaitStates - WaitStatesSince;</pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='covered-line'><pre>30.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pad neighboring MFMA with noops for better inter-wave performance.</pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>  WaitStatesNeeded = std::max(WaitStatesNeeded, checkMFMAPadding(MI));</pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='covered-line'><pre>76.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int</pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>GFX940_XDL_N_PassWritesVGPROverlappedSMFMASrcCWaitStates(int NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 pass -&gt; 3</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4 pass -&gt; 5</pre></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 pass -&gt; 9</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 pass -&gt; 17</pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  return NumPasses + 1;</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int</pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>GFX940_SMFMA_N_PassWritesVGPROverlappedSMFMASrcCWaitStates(int NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 pass -&gt; 2</pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4 pass -&gt; 4</pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 pass -&gt; 8</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 pass -&gt; 16</pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  return NumPasses;</pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static int</pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>GFX940_SMFMA_N_PassWritesVGPROverlappedSrcABWaitStates(int NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 pass -&gt; 4</pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4 pass -&gt; 6</pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 pass -&gt; 10</pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 pass -&gt; 18</pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  return NumPasses + 2;</pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>static int GFX940_XDL_N_PassWritesVGPROverlappedSrcABWaitStates(int NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 pass -&gt; 5</pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4 pass -&gt; 7</pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 pass -&gt; 11</pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 pass -&gt; 19</pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  return NumPasses + 3;</pre></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkMAIHazards90A(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  int WaitStatesNeeded = 0;</pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  auto IsLegacyVALUFn = [](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>    return SIInstrInfo::isVALU(MI) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isMFMA(MI)<span class='tooltip-content'>10.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2180' href='#L2180'><span>2180:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>2.33k</span>]
  Branch (<span class='line-number'><a name='L2180' href='#L2180'><span>2180:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.28k</span>, <span class='None'>False</span>: <span class='covered-line'>1.51k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2180'><span>2180:12</span></a></span>) to (<span class='line-number'><a href='#L2180'><span>2180:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2180:12)
     Condition C2 --> (2180:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  auto IsLegacyVALUNotDotFn = [](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='covered-line'><pre>89.4k</pre></td><td class='code'><pre>    return SIInstrInfo::isVALU(MI) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isMFMA(MI)<span class='tooltip-content'>67.1k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2184' href='#L2184'><span>2184:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.1k</span>, <span class='None'>False</span>: <span class='covered-line'>22.3k</span>]
  Branch (<span class='line-number'><a name='L2184' href='#L2184'><span>2184:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57.7k</span>, <span class='None'>False</span>: <span class='covered-line'>9.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='covered-line'><pre>89.4k</pre></td><td class='code'><pre>           <div class='tooltip'>!SIInstrInfo::isDOT(MI)<span class='tooltip-content'>57.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2185' href='#L2185'><span>2185:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57.7k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2184'><span>2184:12</span></a></span>) to (<span class='line-number'><a href='#L2184'><span>2185:35</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2184:12)
     Condition C2 --> (2184:39)
     Condition C3 --> (2185:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='covered-line'><pre>89.4k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  if (!SIInstrInfo::isMFMA(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2188' href='#L2188'><span>2188:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98.4k</span>, <span class='None'>False</span>: <span class='covered-line'>5.93k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='covered-line'><pre>98.4k</pre></td><td class='code'><pre>    return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>  const int VALUWritesExecWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>  int WaitStatesNeededForUse = VALUWritesExecWaitStates -</pre></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>    getWaitStatesSinceDef(AMDGPU::EXEC, IsLegacyVALUFn,</pre></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>                          VALUWritesExecWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>  WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>  int SrcCIdx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::src2);</pre></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Loop for both DGEMM and S/HGEMM 2nd instruction.</pre></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Use : MI-&gt;explicit_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2200' href='#L2200'><span>2200:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.5k</span>, <span class='None'>False</span>: <span class='covered-line'>5.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int LegacyVALUNotDotWritesVGPRWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int SMFMA4x4WritesVGPROverlappedSMFMASrcCWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int SMFMA16x16WritesVGPROverlappedSMFMASrcCWaitStates = 8;</pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int SMFMA32x32WritesVGPROverlappedSMFMASrcCWaitStates = 16;</pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int SMFMA4x4WritesVGPROverlappedDMFMASrcCWaitStates = 3;</pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int SMFMA16x16WritesVGPROverlappedDMFMASrcCWaitStates = 9;</pre></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int SMFMA32x32WritesVGPROverlappedDMFMASrcCWaitStates = 17;</pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int DMFMA16x16WritesVGPROverlappedSrcCWaitStates = 9;</pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int DMFMA4x4WritesVGPROverlappedSrcCWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int SMFMA4x4WritesVGPROverlappedSrcABWaitStates = 5;</pre></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int SMFMA16x16WritesVGPROverlappedSrcABWaitStates = 11;</pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int SMFMA32x32WritesVGPROverlappedSrcABWaitStates = 19;</pre></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int DMFMA4x4WritesVGPROverlappedMFMASrcABWaitStates = 6;</pre></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int DMFMA16x16WritesVGPROverlappedMFMASrcABWaitStates = 11;</pre></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int DMFMA4x4WritesVGPRFullSrcCWaitStates = 4;</pre></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int GFX940_SMFMA4x4WritesVGPRFullSrcCWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    const int MaxWaitStates = 19;</pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    if (!Use.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2219' href='#L2219'><span>2219:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.5k</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='covered-line'><pre>17.5k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    Register Reg = Use.getReg();</pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    bool FullReg;</pre></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    const MachineInstr *MI1;</pre></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    auto IsOverlappedMFMAFn = [Reg, &amp;FullReg, &amp;MI1,</pre></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='covered-line'><pre>122k</pre></td><td class='code'><pre>                               this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='covered-line'><pre>122k</pre></td><td class='code'><pre>      if (!SIInstrInfo::isMFMA(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2227' href='#L2227'><span>2227:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>9.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>      Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>      FullReg = (DstReg == Reg);</pre></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>      MI1 = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='covered-line'><pre>9.29k</pre></td><td class='code'><pre>      return TRI.regsOverlap(DstReg, Reg);</pre></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='covered-line'><pre>122k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    WaitStatesNeededForUse = LegacyVALUNotDotWritesVGPRWaitStates -</pre></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>      getWaitStatesSinceDef(Reg, IsLegacyVALUNotDotFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    int NumWaitStates =</pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>        getWaitStatesSinceDef(Reg, IsOverlappedMFMAFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='covered-line'><pre>18.0k</pre></td><td class='code'><pre>    if (NumWaitStates == std::numeric_limits&lt;int&gt;::max())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2241' href='#L2241'><span>2241:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.9k</span>, <span class='None'>False</span>: <span class='covered-line'>1.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    int OpNo = Use.getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    unsigned Opc1 = MI1-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    int NeedWaitStates = 0;</pre></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    if (OpNo == SrcCIdx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2247' href='#L2247'><span>2247:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>972</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='covered-line'><pre>972</pre></td><td class='code'><pre>      if (!isDGEMM(Opc) &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>916</span></div><div class='tooltip'>!ST.hasGFX940Insts()<span class='tooltip-content'>916</span></div> &amp;&amp; <div class='tooltip'>isDGEMM(Opc1)<span class='tooltip-content'>239</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2248' href='#L2248'><span>2248:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>916</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
  Branch (<span class='line-number'><a name='L2248' href='#L2248'><span>2248:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>239</span>, <span class='None'>False</span>: <span class='covered-line'>677</span>]
  Branch (<span class='line-number'><a name='L2248' href='#L2248'><span>2248:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2248'><span>2248:11</span></a></span>) to (<span class='line-number'><a href='#L2248'><span>2248:67</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2248:11)
     Condition C2 --> (2248:29)
     Condition C3 --> (2248:53)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        NeedWaitStates = 0;</pre></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='covered-line'><pre>968</pre></td><td class='code'><pre>      } else if (FullReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2250' href='#L2250'><span>2250:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>873</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='covered-line'><pre>873</pre></td><td class='code'><pre>        if ((Opc == AMDGPU::V_MFMA_F64_4X4X4F64_e64 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2251' href='#L2251'><span>2251:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>853</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='covered-line'><pre>873</pre></td><td class='code'><pre>             <div class='tooltip'>Opc == AMDGPU::V_MFMA_F64_4X4X4F64_vgprcd_e64<span class='tooltip-content'>853</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2252' href='#L2252'><span>2252:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>851</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='covered-line'><pre>873</pre></td><td class='code'><pre>            <div class='tooltip'>(<span class='tooltip-content'>22</span></div><div class='tooltip'>Opc1 == AMDGPU::V_MFMA_F64_4X4X4F64_e64<span class='tooltip-content'>22</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2253' href='#L2253'><span>2253:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>             <div class='tooltip'>Opc1 == AMDGPU::V_MFMA_F64_4X4X4F64_vgprcd_e64<span class='tooltip-content'>2</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2254' href='#L2254'><span>2254:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2251'><span>2251:13</span></a></span>) to (<span class='line-number'><a href='#L2251'><span>2254:61</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2251:14)
     Condition C2 --> (2252:14)
     Condition C3 --> (2253:14)
     Condition C4 --> (2254:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  T,  -  = T      }
  3 { F,  T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>          NeedWaitStates = DMFMA4x4WritesVGPRFullSrcCWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>        else if (ST.hasGFX940Insts() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2256' href='#L2256'><span>2256:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>631</span>, <span class='None'>False</span>: <span class='covered-line'>220</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='covered-line'><pre>851</pre></td><td class='code'><pre>                 <div class='tooltip'>TSchedModel.computeInstrLatency(MI1) == 2<span class='tooltip-content'>631</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2257' href='#L2257'><span>2257:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>605</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2256'><span>2256:18</span></a></span>) to (<span class='line-number'><a href='#L2256'><span>2257:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2256:18)
     Condition C2 --> (2257:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>          NeedWaitStates = GFX940_SMFMA4x4WritesVGPRFullSrcCWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='covered-line'><pre>873</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>        switch (Opc1) {</pre></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        case AMDGPU::V_MFMA_F64_16X16X4F64_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2261' href='#L2261'><span>2261:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        case AMDGPU::V_MFMA_F64_16X16X4F64_vgprcd_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2262' href='#L2262'><span>2262:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        case AMDGPU::V_MFMA_F64_16X16X4F64_mac_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2263' href='#L2263'><span>2263:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        case AMDGPU::V_MFMA_F64_16X16X4F64_mac_vgprcd_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2264' href='#L2264'><span>2264:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>          if (!isXDL(ST, *MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2265' href='#L2265'><span>2265:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>            NeedWaitStates = DMFMA16x16WritesVGPROverlappedSrcCWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        case AMDGPU::V_MFMA_F64_4X4X4F64_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2268' href='#L2268'><span>2268:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        case AMDGPU::V_MFMA_F64_4X4X4F64_vgprcd_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2269' href='#L2269'><span>2269:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          if (!isXDL(ST, *MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2270' href='#L2270'><span>2270:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>            NeedWaitStates = DMFMA4x4WritesVGPROverlappedSrcCWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>        default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2273' href='#L2273'><span>2273:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>          int NumPasses = TSchedModel.computeInstrLatency(MI1);</pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>          if (ST.hasGFX940Insts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2275' href='#L2275'><span>2275:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>            if (isXDL(ST, *MI) &amp;&amp; <div class='tooltip'>!isXDL(ST, *MI1)<span class='tooltip-content'>24</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2276' href='#L2276'><span>2276:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
  Branch (<span class='line-number'><a name='L2276' href='#L2276'><span>2276:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2276'><span>2276:17</span></a></span>) to (<span class='line-number'><a href='#L2276'><span>2276:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2276:17)
     Condition C2 --> (2276:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>              break;</pre></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>            NeedWaitStates =</pre></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                isXDL(ST, *MI1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2280' href='#L2280'><span>2280:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                    ? GFX940_XDL_N_PassWritesVGPROverlappedSMFMASrcCWaitStates(</pre></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>                          NumPasses)</pre></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                    : GFX940_SMFMA_N_PassWritesVGPROverlappedSMFMASrcCWaitStates(</pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                          NumPasses);</pre></td></tr><tr><td class='line-number'><a name='L2285' href='#L2285'><pre>2285</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L2286' href='#L2286'><pre>2286</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L2287' href='#L2287'><pre>2287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2288' href='#L2288'><pre>2288</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>          switch (NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2289' href='#L2289'><pre>2289</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>          case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2289' href='#L2289'><span>2289:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2290' href='#L2290'><pre>2290</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>            NeedWaitStates =</pre></td></tr><tr><td class='line-number'><a name='L2291' href='#L2291'><pre>2291</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>                isDGEMM(Opc) ? <div class='tooltip'>SMFMA4x4WritesVGPROverlappedDMFMASrcCWaitStates<span class='tooltip-content'>2</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2291' href='#L2291'><span>2291:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2292' href='#L2292'><pre>2292</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>                             : <div class='tooltip'>SMFMA4x4WritesVGPROverlappedSMFMASrcCWaitStates<span class='tooltip-content'>17</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2293' href='#L2293'><pre>2293</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L2294' href='#L2294'><pre>2294</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2294' href='#L2294'><span>2294:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2295' href='#L2295'><pre>2295</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            NeedWaitStates =</pre></td></tr><tr><td class='line-number'><a name='L2296' href='#L2296'><pre>2296</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                isDGEMM(Opc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2296' href='#L2296'><span>2296:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2297' href='#L2297'><pre>2297</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                    ? <div class='tooltip'>SMFMA16x16WritesVGPROverlappedDMFMASrcCWaitStates<span class='tooltip-content'>2</span></div></pre></td></tr><tr><td class='line-number'><a name='L2298' href='#L2298'><pre>2298</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                    : <div class='tooltip'>SMFMA16x16WritesVGPROverlappedSMFMASrcCWaitStates<span class='tooltip-content'>4</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2299' href='#L2299'><pre>2299</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L2300' href='#L2300'><pre>2300</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2300' href='#L2300'><span>2300:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2301' href='#L2301'><pre>2301</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            NeedWaitStates =</pre></td></tr><tr><td class='line-number'><a name='L2302' href='#L2302'><pre>2302</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                isDGEMM(Opc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2302' href='#L2302'><span>2302:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2303' href='#L2303'><pre>2303</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                    ? <div class='tooltip'>SMFMA32x32WritesVGPROverlappedDMFMASrcCWaitStates<span class='tooltip-content'>2</span></div></pre></td></tr><tr><td class='line-number'><a name='L2304' href='#L2304'><pre>2304</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                    : <div class='tooltip'>SMFMA32x32WritesVGPROverlappedSMFMASrcCWaitStates<span class='tooltip-content'>2</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2305' href='#L2305'><pre>2305</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L2306' href='#L2306'><pre>2306</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2306' href='#L2306'><span>2306:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2307' href='#L2307'><pre>2307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>llvm_unreachable</span>(&quot;unexpected number of passes&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2308' href='#L2308'><pre>2308</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L2309' href='#L2309'><pre>2309</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2310' href='#L2310'><pre>2310</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2311' href='#L2311'><pre>2311</pre></a></td><td class='covered-line'><pre>972</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L2312' href='#L2312'><pre>2312</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>      switch (Opc1) {</pre></td></tr><tr><td class='line-number'><a name='L2313' href='#L2313'><pre>2313</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      case AMDGPU::V_MFMA_F64_16X16X4F64_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2313' href='#L2313'><span>2313:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2314' href='#L2314'><pre>2314</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      case AMDGPU::V_MFMA_F64_16X16X4F64_vgprcd_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2314' href='#L2314'><span>2314:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2315' href='#L2315'><pre>2315</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      case AMDGPU::V_MFMA_F64_16X16X4F64_mac_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2315' href='#L2315'><span>2315:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2316' href='#L2316'><pre>2316</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      case AMDGPU::V_MFMA_F64_16X16X4F64_mac_vgprcd_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2316' href='#L2316'><span>2316:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>83</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2317' href='#L2317'><pre>2317</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        NeedWaitStates = DMFMA16x16WritesVGPROverlappedMFMASrcABWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2318' href='#L2318'><pre>2318</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L2319' href='#L2319'><pre>2319</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      case AMDGPU::V_MFMA_F64_4X4X4F64_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2319' href='#L2319'><span>2319:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2320' href='#L2320'><pre>2320</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      case AMDGPU::V_MFMA_F64_4X4X4F64_vgprcd_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2320' href='#L2320'><span>2320:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2321' href='#L2321'><pre>2321</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        NeedWaitStates = DMFMA4x4WritesVGPROverlappedMFMASrcABWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2322' href='#L2322'><pre>2322</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L2323' href='#L2323'><pre>2323</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2323' href='#L2323'><span>2323:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2324' href='#L2324'><pre>2324</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>        int NumPasses = TSchedModel.computeInstrLatency(MI1);</pre></td></tr><tr><td class='line-number'><a name='L2325' href='#L2325'><pre>2325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2326' href='#L2326'><pre>2326</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>        if (ST.hasGFX940Insts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2326' href='#L2326'><span>2326:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2327' href='#L2327'><pre>2327</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>          NeedWaitStates =</pre></td></tr><tr><td class='line-number'><a name='L2328' href='#L2328'><pre>2328</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>              isXDL(ST, *MI1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2328' href='#L2328'><span>2328:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2329' href='#L2329'><pre>2329</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>                  ? GFX940_XDL_N_PassWritesVGPROverlappedSrcABWaitStates(</pre></td></tr><tr><td class='line-number'><a name='L2330' href='#L2330'><pre>2330</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>                        NumPasses)</pre></td></tr><tr><td class='line-number'><a name='L2331' href='#L2331'><pre>2331</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>                  : GFX940_SMFMA_N_PassWritesVGPROverlappedSrcABWaitStates(</pre></td></tr><tr><td class='line-number'><a name='L2332' href='#L2332'><pre>2332</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>                        NumPasses);</pre></td></tr><tr><td class='line-number'><a name='L2333' href='#L2333'><pre>2333</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2334' href='#L2334'><pre>2334</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2335' href='#L2335'><pre>2335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2336' href='#L2336'><pre>2336</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        switch (NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2337' href='#L2337'><pre>2337</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2337' href='#L2337'><span>2337:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2338' href='#L2338'><pre>2338</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          NeedWaitStates = SMFMA4x4WritesVGPROverlappedSrcABWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2339' href='#L2339'><pre>2339</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2340' href='#L2340'><pre>2340</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>case 4:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2340' href='#L2340'><span>2340:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2341' href='#L2341'><pre>2341</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;unexpected number of passes for mfma&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2342' href='#L2342'><pre>2342</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre><span class='red'>        </span>case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2342' href='#L2342'><span>2342:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2343' href='#L2343'><pre>2343</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          NeedWaitStates = SMFMA16x16WritesVGPROverlappedSrcABWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2344' href='#L2344'><pre>2344</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2345' href='#L2345'><pre>2345</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre><span class='red'>        </span>case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2345' href='#L2345'><span>2345:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2346' href='#L2346'><pre>2346</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2346' href='#L2346'><span>2346:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2347' href='#L2347'><pre>2347</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>          NeedWaitStates = SMFMA32x32WritesVGPROverlappedSrcABWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2348' href='#L2348'><pre>2348</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2349' href='#L2349'><pre>2349</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2350' href='#L2350'><pre>2350</pre></a></td><td class='covered-line'><pre>83</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2351' href='#L2351'><pre>2351</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    if (WaitStatesNeeded &gt;= NeedWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2351' href='#L2351'><span>2351:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>841</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2352' href='#L2352'><pre>2352</pre></a></td><td class='covered-line'><pre>841</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2353' href='#L2353'><pre>2353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2354' href='#L2354'><pre>2354</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>    WaitStatesNeededForUse = NeedWaitStates - NumWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2355' href='#L2355'><pre>2355</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2356' href='#L2356'><pre>2356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2357' href='#L2357'><pre>2357</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>    if (WaitStatesNeeded == MaxWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2357' href='#L2357'><span>2357:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>208</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2358' href='#L2358'><pre>2358</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2359' href='#L2359'><pre>2359</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2360' href='#L2360'><pre>2360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2361' href='#L2361'><pre>2361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pad neighboring MFMA with noops for better inter-wave performance.</pre></td></tr><tr><td class='line-number'><a name='L2362' href='#L2362'><pre>2362</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>  WaitStatesNeeded = std::max(WaitStatesNeeded, checkMFMAPadding(MI));</pre></td></tr><tr><td class='line-number'><a name='L2363' href='#L2363'><pre>2363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2364' href='#L2364'><pre>2364</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L2365' href='#L2365'><pre>2365</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2366' href='#L2366'><pre>2366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2367' href='#L2367'><pre>2367</pre></a></td><td class='covered-line'><pre>334k</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkMAILdStHazards(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L2368' href='#L2368'><pre>2368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // On gfx90a+ relevant hazards are checked in checkMAIVALUHazards()</pre></td></tr><tr><td class='line-number'><a name='L2369' href='#L2369'><pre>2369</pre></a></td><td class='covered-line'><pre>334k</pre></td><td class='code'><pre>  if (!ST.hasMAIInsts() || <div class='tooltip'>ST.hasGFX90AInsts()<span class='tooltip-content'>62.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2369' href='#L2369'><span>2369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>272k</span>, <span class='None'>False</span>: <span class='covered-line'>62.7k</span>]
  Branch (<span class='line-number'><a name='L2369' href='#L2369'><span>2369:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.7k</span>, <span class='None'>False</span>: <span class='covered-line'>21.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2369'><span>2369:7</span></a></span>) to (<span class='line-number'><a href='#L2369'><span>2369:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2369:7)
     Condition C2 --> (2369:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2370' href='#L2370'><pre>2370</pre></a></td><td class='covered-line'><pre>313k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L2371' href='#L2371'><pre>2371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2372' href='#L2372'><pre>2372</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>  int WaitStatesNeeded = 0;</pre></td></tr><tr><td class='line-number'><a name='L2373' href='#L2373'><pre>2373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2374' href='#L2374'><pre>2374</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>  auto IsAccVgprReadFn = [](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2375' href='#L2375'><pre>2375</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>    return MI.getOpcode() == AMDGPU::V_ACCVGPR_READ_B32_e64;</pre></td></tr><tr><td class='line-number'><a name='L2376' href='#L2376'><pre>2376</pre></a></td><td class='covered-line'><pre>43.7k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2377' href='#L2377'><pre>2377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2378' href='#L2378'><pre>2378</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Op : MI-&gt;explicit_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2378' href='#L2378'><span>2378:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100k</span>, <span class='None'>False</span>: <span class='covered-line'>19.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2379' href='#L2379'><pre>2379</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>    if (!Op.isReg() || <div class='tooltip'>!TRI.isVGPR(MF.getRegInfo(), Op.getReg())<span class='tooltip-content'>46.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2379' href='#L2379'><span>2379:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53.9k</span>, <span class='None'>False</span>: <span class='covered-line'>46.5k</span>]
  Branch (<span class='line-number'><a name='L2379' href='#L2379'><span>2379:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.7k</span>, <span class='None'>False</span>: <span class='covered-line'>34.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2379'><span>2379:9</span></a></span>) to (<span class='line-number'><a href='#L2379'><span>2379:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2379:9)
     Condition C2 --> (2379:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2380' href='#L2380'><pre>2380</pre></a></td><td class='covered-line'><pre>65.7k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2381' href='#L2381'><pre>2381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2382' href='#L2382'><pre>2382</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>    Register Reg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L2383' href='#L2383'><pre>2383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2384' href='#L2384'><pre>2384</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>    const int AccVgprReadLdStWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L2385' href='#L2385'><pre>2385</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>    const int VALUWriteAccVgprRdWrLdStDepVALUWaitStates = 1;</pre></td></tr><tr><td class='line-number'><a name='L2386' href='#L2386'><pre>2386</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>    const int MaxWaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L2387' href='#L2387'><pre>2387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2388' href='#L2388'><pre>2388</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>    int WaitStatesNeededForUse = AccVgprReadLdStWaitStates -</pre></td></tr><tr><td class='line-number'><a name='L2389' href='#L2389'><pre>2389</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>      getWaitStatesSinceDef(Reg, IsAccVgprReadFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2390' href='#L2390'><pre>2390</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2391' href='#L2391'><pre>2391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2392' href='#L2392'><pre>2392</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>    if (WaitStatesNeeded == MaxWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2392' href='#L2392'><span>2392:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>33.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2393' href='#L2393'><pre>2393</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      return WaitStatesNeeded; // Early exit.</pre></td></tr><tr><td class='line-number'><a name='L2394' href='#L2394'><pre>2394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2395' href='#L2395'><pre>2395</pre></a></td><td class='covered-line'><pre>42.4k</pre></td><td class='code'><pre>    <div class='tooltip'>auto IsVALUAccVgprRdWrCheckFn = [Reg, this](const MachineInstr &amp;MI) <span class='tooltip-content'>33.4k</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L2396' href='#L2396'><pre>2396</pre></a></td><td class='covered-line'><pre>42.4k</pre></td><td class='code'><pre>      if (MI.getOpcode() != AMDGPU::V_ACCVGPR_READ_B32_e64 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2396' href='#L2396'><span>2396:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.5k</span>, <span class='None'>False</span>: <span class='covered-line'>3.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2397' href='#L2397'><pre>2397</pre></a></td><td class='covered-line'><pre>42.4k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.getOpcode() != AMDGPU::V_ACCVGPR_WRITE_B32_e64<span class='tooltip-content'>38.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2397' href='#L2397'><span>2397:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.1k</span>, <span class='None'>False</span>: <span class='covered-line'>400</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2396'><span>2396:11</span></a></span>) to (<span class='line-number'><a href='#L2396'><span>2397:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2396:11)
     Condition C2 --> (2397:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2398' href='#L2398'><pre>2398</pre></a></td><td class='covered-line'><pre>38.1k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2399' href='#L2399'><pre>2399</pre></a></td><td class='covered-line'><pre>7.96k</pre></td><td class='code'><pre>      <div class='tooltip'>auto IsVALUFn = [](const MachineInstr &amp;MI) <span class='tooltip-content'>4.27k</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L2400' href='#L2400'><pre>2400</pre></a></td><td class='covered-line'><pre>7.96k</pre></td><td class='code'><pre>        return SIInstrInfo::isVALU(MI) &amp;&amp; <div class='tooltip'>!SIInstrInfo::isMAI(MI)<span class='tooltip-content'>7.64k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2400' href='#L2400'><span>2400:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.64k</span>, <span class='None'>False</span>: <span class='covered-line'>321</span>]
  Branch (<span class='line-number'><a name='L2400' href='#L2400'><span>2400:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>7.60k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2400'><span>2400:16</span></a></span>) to (<span class='line-number'><a href='#L2400'><span>2400:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2400:16)
     Condition C2 --> (2400:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2401' href='#L2401'><pre>2401</pre></a></td><td class='covered-line'><pre>7.96k</pre></td><td class='code'><pre>      };</pre></td></tr><tr><td class='line-number'><a name='L2402' href='#L2402'><pre>2402</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>      return getWaitStatesSinceDef(Reg, IsVALUFn, 2 /*MaxWaitStates*/) &lt;</pre></td></tr><tr><td class='line-number'><a name='L2403' href='#L2403'><pre>2403</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>             std::numeric_limits&lt;int&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L2404' href='#L2404'><pre>2404</pre></a></td><td class='covered-line'><pre>42.4k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L2405' href='#L2405'><pre>2405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2406' href='#L2406'><pre>2406</pre></a></td><td class='covered-line'><pre>33.4k</pre></td><td class='code'><pre>    WaitStatesNeededForUse = VALUWriteAccVgprRdWrLdStDepVALUWaitStates -</pre></td></tr><tr><td class='line-number'><a name='L2407' href='#L2407'><pre>2407</pre></a></td><td class='covered-line'><pre>33.4k</pre></td><td class='code'><pre>      getWaitStatesSince(IsVALUAccVgprRdWrCheckFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2408' href='#L2408'><pre>2408</pre></a></td><td class='covered-line'><pre>33.4k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2409' href='#L2409'><pre>2409</pre></a></td><td class='covered-line'><pre>33.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2410' href='#L2410'><pre>2410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2411' href='#L2411'><pre>2411</pre></a></td><td class='covered-line'><pre>19.6k</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L2412' href='#L2412'><pre>2412</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2413' href='#L2413'><pre>2413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2414' href='#L2414'><pre>2414</pre></a></td><td class='covered-line'><pre>723</pre></td><td class='code'><pre>static int GFX940_SMFMA_N_PassWriteVgprVALUWawWaitStates(int NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2415' href='#L2415'><pre>2415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 pass -&gt; 4</pre></td></tr><tr><td class='line-number'><a name='L2416' href='#L2416'><pre>2416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4 pass -&gt; 6</pre></td></tr><tr><td class='line-number'><a name='L2417' href='#L2417'><pre>2417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 pass -&gt; 10</pre></td></tr><tr><td class='line-number'><a name='L2418' href='#L2418'><pre>2418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 pass -&gt; 18</pre></td></tr><tr><td class='line-number'><a name='L2419' href='#L2419'><pre>2419</pre></a></td><td class='covered-line'><pre>723</pre></td><td class='code'><pre>  return NumPasses + 2;</pre></td></tr><tr><td class='line-number'><a name='L2420' href='#L2420'><pre>2420</pre></a></td><td class='covered-line'><pre>723</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2421' href='#L2421'><pre>2421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2422' href='#L2422'><pre>2422</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>static int GFX940_XDL_N_PassWriteVgprVALUWawWaitStates(int NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2423' href='#L2423'><pre>2423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 pass -&gt; 5</pre></td></tr><tr><td class='line-number'><a name='L2424' href='#L2424'><pre>2424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4 pass -&gt; 7</pre></td></tr><tr><td class='line-number'><a name='L2425' href='#L2425'><pre>2425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 pass -&gt; 11</pre></td></tr><tr><td class='line-number'><a name='L2426' href='#L2426'><pre>2426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 pass -&gt; 19</pre></td></tr><tr><td class='line-number'><a name='L2427' href='#L2427'><pre>2427</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  return NumPasses + 3;</pre></td></tr><tr><td class='line-number'><a name='L2428' href='#L2428'><pre>2428</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2429' href='#L2429'><pre>2429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2430' href='#L2430'><pre>2430</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>static int GFX940_XDL_N_PassWriteVgprVALUMemExpReadWaitStates(int NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2431' href='#L2431'><pre>2431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 pass -&gt; 5</pre></td></tr><tr><td class='line-number'><a name='L2432' href='#L2432'><pre>2432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4 pass -&gt; 7</pre></td></tr><tr><td class='line-number'><a name='L2433' href='#L2433'><pre>2433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 pass -&gt; 11</pre></td></tr><tr><td class='line-number'><a name='L2434' href='#L2434'><pre>2434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 pass -&gt; 19</pre></td></tr><tr><td class='line-number'><a name='L2435' href='#L2435'><pre>2435</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  return NumPasses + 3;</pre></td></tr><tr><td class='line-number'><a name='L2436' href='#L2436'><pre>2436</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2437' href='#L2437'><pre>2437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2438' href='#L2438'><pre>2438</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>static int GFX940_SMFMA_N_PassWriteVgprVALUMemExpReadWaitStates(int NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2439' href='#L2439'><pre>2439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2 pass -&gt; 4</pre></td></tr><tr><td class='line-number'><a name='L2440' href='#L2440'><pre>2440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 4 pass -&gt; 6</pre></td></tr><tr><td class='line-number'><a name='L2441' href='#L2441'><pre>2441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 8 pass -&gt; 10</pre></td></tr><tr><td class='line-number'><a name='L2442' href='#L2442'><pre>2442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 16 pass -&gt; 18</pre></td></tr><tr><td class='line-number'><a name='L2443' href='#L2443'><pre>2443</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>  return NumPasses + 2;</pre></td></tr><tr><td class='line-number'><a name='L2444' href='#L2444'><pre>2444</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2445' href='#L2445'><pre>2445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2446' href='#L2446'><pre>2446</pre></a></td><td class='covered-line'><pre>2.62M</pre></td><td class='code'><pre>int GCNHazardRecognizer::checkMAIVALUHazards(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L2447' href='#L2447'><pre>2447</pre></a></td><td class='covered-line'><pre>2.62M</pre></td><td class='code'><pre>  if (!ST.hasGFX90AInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2447' href='#L2447'><span>2447:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.35M</span>, <span class='None'>False</span>: <span class='covered-line'>265k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2448' href='#L2448'><pre>2448</pre></a></td><td class='covered-line'><pre>2.35M</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L2449' href='#L2449'><pre>2449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2450' href='#L2450'><pre>2450</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  auto IsDGEMMFn = [](const MachineInstr &amp;MI) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L2451' href='#L2451'><pre>2451</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>    return isDGEMM(MI.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L2452' href='#L2452'><pre>2452</pre></a></td><td class='covered-line'><pre>318</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2453' href='#L2453'><pre>2453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2454' href='#L2454'><pre>2454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This is checked in checkMAIHazards90A()</pre></td></tr><tr><td class='line-number'><a name='L2455' href='#L2455'><pre>2455</pre></a></td><td class='covered-line'><pre>265k</pre></td><td class='code'><pre>  if (SIInstrInfo::isMFMA(*MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2455' href='#L2455'><span>2455:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.93k</span>, <span class='None'>False</span>: <span class='covered-line'>259k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2456' href='#L2456'><pre>2456</pre></a></td><td class='covered-line'><pre>5.93k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L2457' href='#L2457'><pre>2457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2458' href='#L2458'><pre>2458</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L2459' href='#L2459'><pre>2459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2460' href='#L2460'><pre>2460</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  int WaitStatesNeeded = 0;</pre></td></tr><tr><td class='line-number'><a name='L2461' href='#L2461'><pre>2461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2462' href='#L2462'><pre>2462</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  bool IsMem = SIInstrInfo::isVMEM(*MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2462' href='#L2462'><span>2462:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.2k</span>, <span class='None'>False</span>: <span class='covered-line'>247k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2463' href='#L2463'><pre>2463</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>               <div class='tooltip'>SIInstrInfo::isFLAT(*MI)<span class='tooltip-content'>247k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2463' href='#L2463'><span>2463:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>229k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2464' href='#L2464'><pre>2464</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>               <div class='tooltip'>SIInstrInfo::isDS(*MI)<span class='tooltip-content'>229k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2464' href='#L2464'><span>2464:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.7k</span>, <span class='None'>False</span>: <span class='covered-line'>213k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2462'><span>2462:16</span></a></span>) to (<span class='line-number'><a href='#L2462'><span>2464:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2462:16)
     Condition C2 --> (2463:16)
     Condition C3 --> (2464:16)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2465' href='#L2465'><pre>2465</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  bool IsMemOrExport = IsMem || <div class='tooltip'>SIInstrInfo::isEXP(*MI)<span class='tooltip-content'>213k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2465' href='#L2465'><span>2465:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.1k</span>, <span class='None'>False</span>: <span class='covered-line'>213k</span>]
  Branch (<span class='line-number'><a name='L2465' href='#L2465'><span>2465:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>213k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2465'><span>2465:24</span></a></span>) to (<span class='line-number'><a href='#L2465'><span>2465:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2465:24)
     Condition C2 --> (2465:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2466' href='#L2466'><pre>2466</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  bool IsVALU = SIInstrInfo::isVALU(*MI);</pre></td></tr><tr><td class='line-number'><a name='L2467' href='#L2467'><pre>2467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2468' href='#L2468'><pre>2468</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  const MachineInstr *MFMA = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2469' href='#L2469'><pre>2469</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  unsigned Reg;</pre></td></tr><tr><td class='line-number'><a name='L2470' href='#L2470'><pre>2470</pre></a></td><td class='covered-line'><pre>5.93M</pre></td><td class='code'><pre>  auto IsMFMAWriteFn = [&amp;Reg, &amp;MFMA, this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2471' href='#L2471'><pre>2471</pre></a></td><td class='covered-line'><pre>5.93M</pre></td><td class='code'><pre>    if (!SIInstrInfo::isMFMA(MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2471' href='#L2471'><span>2471:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.87M</span>, <span class='None'>False</span>: <span class='covered-line'>57.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2472' href='#L2472'><pre>2472</pre></a></td><td class='covered-line'><pre>5.93M</pre></td><td class='code'><pre>        <div class='tooltip'>!TRI.regsOverlap(MI.getOperand(0).getReg(), Reg)<span class='tooltip-content'>57.0k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2472' href='#L2472'><span>2472:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.9k</span>, <span class='None'>False</span>: <span class='covered-line'>17.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2471'><span>2471:9</span></a></span>) to (<span class='line-number'><a href='#L2471'><span>2472:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2471:9)
     Condition C2 --> (2472:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2473' href='#L2473'><pre>2473</pre></a></td><td class='covered-line'><pre>5.91M</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2474' href='#L2474'><pre>2474</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>    MFMA = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L2475' href='#L2475'><pre>2475</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2476' href='#L2476'><pre>2476</pre></a></td><td class='covered-line'><pre>5.93M</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2477' href='#L2477'><pre>2477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2478' href='#L2478'><pre>2478</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  const MachineInstr *DOT = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2479' href='#L2479'><pre>2479</pre></a></td><td class='covered-line'><pre>6.01M</pre></td><td class='code'><pre>  auto IsDotWriteFn = [&amp;Reg, &amp;DOT, this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2480' href='#L2480'><pre>2480</pre></a></td><td class='covered-line'><pre>6.01M</pre></td><td class='code'><pre>    if (!SIInstrInfo::isDOT(MI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2480' href='#L2480'><span>2480:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.01M</span>, <span class='None'>False</span>: <span class='covered-line'>427</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2481' href='#L2481'><pre>2481</pre></a></td><td class='covered-line'><pre>6.01M</pre></td><td class='code'><pre>        <div class='tooltip'>!TRI.regsOverlap(MI.getOperand(0).getReg(), Reg)<span class='tooltip-content'>427</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2481' href='#L2481'><span>2481:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>289</span>, <span class='None'>False</span>: <span class='covered-line'>138</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2480'><span>2480:9</span></a></span>) to (<span class='line-number'><a href='#L2480'><span>2481:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2480:9)
     Condition C2 --> (2481:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2482' href='#L2482'><pre>2482</pre></a></td><td class='covered-line'><pre>6.01M</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2483' href='#L2483'><pre>2483</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>    DOT = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L2484' href='#L2484'><pre>2484</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2485' href='#L2485'><pre>2485</pre></a></td><td class='covered-line'><pre>6.01M</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2486' href='#L2486'><pre>2486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2487' href='#L2487'><pre>2487</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  bool DGEMMAfterVALUWrite = false;</pre></td></tr><tr><td class='line-number'><a name='L2488' href='#L2488'><pre>2488</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  auto IsDGEMMHazard = [&amp;DGEMMAfterVALUWrite, this](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2489' href='#L2489'><pre>2489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Found DGEMM on reverse traversal to def.</pre></td></tr><tr><td class='line-number'><a name='L2490' href='#L2490'><pre>2490</pre></a></td><td class='covered-line'><pre>85.2k</pre></td><td class='code'><pre>    if (isDGEMM(MI.getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2490' href='#L2490'><span>2490:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162</span>, <span class='None'>False</span>: <span class='covered-line'>85.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2491' href='#L2491'><pre>2491</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>      DGEMMAfterVALUWrite = true;</pre></td></tr><tr><td class='line-number'><a name='L2492' href='#L2492'><pre>2492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2493' href='#L2493'><pre>2493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only hazard if register is defined by a VALU and a DGEMM is found after</pre></td></tr><tr><td class='line-number'><a name='L2494' href='#L2494'><pre>2494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // after the def.</pre></td></tr><tr><td class='line-number'><a name='L2495' href='#L2495'><pre>2495</pre></a></td><td class='covered-line'><pre>85.2k</pre></td><td class='code'><pre>    if (!TII.isVALU(MI) || <div class='tooltip'>!DGEMMAfterVALUWrite<span class='tooltip-content'>27.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2495' href='#L2495'><span>2495:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57.4k</span>, <span class='None'>False</span>: <span class='covered-line'>27.7k</span>]
  Branch (<span class='line-number'><a name='L2495' href='#L2495'><span>2495:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.5k</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2495'><span>2495:9</span></a></span>) to (<span class='line-number'><a href='#L2495'><span>2495:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2495:9)
     Condition C2 --> (2495:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2496' href='#L2496'><pre>2496</pre></a></td><td class='covered-line'><pre>85.0k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2497' href='#L2497'><pre>2497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2498' href='#L2498'><pre>2498</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2499' href='#L2499'><pre>2499</pre></a></td><td class='covered-line'><pre>85.2k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2500' href='#L2500'><pre>2500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2501' href='#L2501'><pre>2501</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  int SrcCIdx = AMDGPU::getNamedOperandIdx(MI-&gt;getOpcode(),</pre></td></tr><tr><td class='line-number'><a name='L2502' href='#L2502'><pre>2502</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>                                           AMDGPU::OpName::src2);</pre></td></tr><tr><td class='line-number'><a name='L2503' href='#L2503'><pre>2503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2504' href='#L2504'><pre>2504</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  if (IsMemOrExport || <div class='tooltip'>IsVALU<span class='tooltip-content'>213k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2504' href='#L2504'><span>2504:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.1k</span>, <span class='None'>False</span>: <span class='covered-line'>213k</span>]
  Branch (<span class='line-number'><a name='L2504' href='#L2504'><span>2504:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>213k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2504'><span>2504:7</span></a></span>) to (<span class='line-number'><a href='#L2504'><span>2504:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2504:7)
     Condition C2 --> (2504:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2505' href='#L2505'><pre>2505</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int SMFMA4x4WriteVgprVALUMemExpReadWaitStates = 5;</pre></td></tr><tr><td class='line-number'><a name='L2506' href='#L2506'><pre>2506</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int SMFMA16x16WriteVgprVALUMemExpReadWaitStates = 11;</pre></td></tr><tr><td class='line-number'><a name='L2507' href='#L2507'><pre>2507</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int SMFMA32x32WriteVgprVALUMemExpReadWaitStates = 19;</pre></td></tr><tr><td class='line-number'><a name='L2508' href='#L2508'><pre>2508</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int DMFMA4x4WriteVgprMemExpReadWaitStates = 9;</pre></td></tr><tr><td class='line-number'><a name='L2509' href='#L2509'><pre>2509</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int DMFMA16x16WriteVgprMemExpReadWaitStates = 18;</pre></td></tr><tr><td class='line-number'><a name='L2510' href='#L2510'><pre>2510</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int DMFMA4x4WriteVgprVALUReadWaitStates = 6;</pre></td></tr><tr><td class='line-number'><a name='L2511' href='#L2511'><pre>2511</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int DMFMA16x16WriteVgprVALUReadWaitStates = 11;</pre></td></tr><tr><td class='line-number'><a name='L2512' href='#L2512'><pre>2512</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int DotWriteSameDotReadSrcAB = 3;</pre></td></tr><tr><td class='line-number'><a name='L2513' href='#L2513'><pre>2513</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int DotWriteDifferentVALURead = 3;</pre></td></tr><tr><td class='line-number'><a name='L2514' href='#L2514'><pre>2514</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int DMFMABetweenVALUWriteVMEMRead = 2;</pre></td></tr><tr><td class='line-number'><a name='L2515' href='#L2515'><pre>2515</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>    const int MaxWaitStates = 19;</pre></td></tr><tr><td class='line-number'><a name='L2516' href='#L2516'><pre>2516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2517' href='#L2517'><pre>2517</pre></a></td><td class='covered-line'><pre>578k</pre></td><td class='code'><pre>    for (const MachineOperand &amp;Use : MI-&gt;explicit_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2517' href='#L2517'><span>2517:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>578k</span>, <span class='None'>False</span>: <span class='covered-line'>258k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2518' href='#L2518'><pre>2518</pre></a></td><td class='covered-line'><pre>578k</pre></td><td class='code'><pre>      if (!Use.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2518' href='#L2518'><span>2518:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>255k</span>, <span class='None'>False</span>: <span class='covered-line'>323k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2519' href='#L2519'><pre>2519</pre></a></td><td class='covered-line'><pre>255k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L2520' href='#L2520'><pre>2520</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>      Reg = Use.getReg();</pre></td></tr><tr><td class='line-number'><a name='L2521' href='#L2521'><pre>2521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2522' href='#L2522'><pre>2522</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>      DOT = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2523' href='#L2523'><pre>2523</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>      int WaitStatesSinceDef = getWaitStatesSinceDef(Reg, IsDotWriteFn,</pre></td></tr><tr><td class='line-number'><a name='L2524' href='#L2524'><pre>2524</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>                                                     MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2525' href='#L2525'><pre>2525</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>      if (DOT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2525' href='#L2525'><span>2525:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>119</span>, <span class='None'>False</span>: <span class='covered-line'>323k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2526' href='#L2526'><pre>2526</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>        int NeedWaitStates = 0;</pre></td></tr><tr><td class='line-number'><a name='L2527' href='#L2527'><pre>2527</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>        if (DOT-&gt;getOpcode() == MI-&gt;getOpcode()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2527' href='#L2527'><span>2527:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>109</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2528' href='#L2528'><pre>2528</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          if (&amp;Use - &amp;MI-&gt;getOperand(0) != SrcCIdx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2528' href='#L2528'><span>2528:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2529' href='#L2529'><pre>2529</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            NeedWaitStates = DotWriteSameDotReadSrcAB;</pre></td></tr><tr><td class='line-number'><a name='L2530' href='#L2530'><pre>2530</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L2531' href='#L2531'><pre>2531</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>          NeedWaitStates = DotWriteDifferentVALURead;</pre></td></tr><tr><td class='line-number'><a name='L2532' href='#L2532'><pre>2532</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2533' href='#L2533'><pre>2533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2534' href='#L2534'><pre>2534</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>        int WaitStatesNeededForUse = NeedWaitStates - WaitStatesSinceDef;</pre></td></tr><tr><td class='line-number'><a name='L2535' href='#L2535'><pre>2535</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>        WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2536' href='#L2536'><pre>2536</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2537' href='#L2537'><pre>2537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2538' href='#L2538'><pre>2538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Workaround for HW data hazard bug observed only in GFX90A. When there</pre></td></tr><tr><td class='line-number'><a name='L2539' href='#L2539'><pre>2539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // is a DGEMM instruction in-between a VALU and a VMEM instruction it</pre></td></tr><tr><td class='line-number'><a name='L2540' href='#L2540'><pre>2540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // causes the SQ to incorrectly not insert two wait states between the two</pre></td></tr><tr><td class='line-number'><a name='L2541' href='#L2541'><pre>2541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instructions needed to avoid data hazard.</pre></td></tr><tr><td class='line-number'><a name='L2542' href='#L2542'><pre>2542</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>      if (IsMem &amp;&amp; <div class='tooltip'>ST.hasGFX90AInsts()<span class='tooltip-content'>88.8k</span></div> &amp;&amp; <div class='tooltip'>!ST.hasGFX940Insts()<span class='tooltip-content'>88.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2542' href='#L2542'><span>2542:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.8k</span>, <span class='None'>False</span>: <span class='covered-line'>234k</span>]
  Branch (<span class='line-number'><a name='L2542' href='#L2542'><span>2542:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88.8k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2542' href='#L2542'><span>2542:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61.4k</span>, <span class='None'>False</span>: <span class='covered-line'>27.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2542'><span>2542:11</span></a></span>) to (<span class='line-number'><a href='#L2542'><span>2542:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2542:11)
     Condition C2 --> (2542:20)
     Condition C3 --> (2542:43)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L2543' href='#L2543'><pre>2543</pre></a></td><td class='covered-line'><pre>61.4k</pre></td><td class='code'><pre>        DGEMMAfterVALUWrite = false;</pre></td></tr><tr><td class='line-number'><a name='L2544' href='#L2544'><pre>2544</pre></a></td><td class='covered-line'><pre>61.4k</pre></td><td class='code'><pre>        if (TRI.isVectorRegister(MRI, Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2544' href='#L2544'><span>2544:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.1k</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2545' href='#L2545'><pre>2545</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>          int WaitStatesNeededForUse =</pre></td></tr><tr><td class='line-number'><a name='L2546' href='#L2546'><pre>2546</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>                DMFMABetweenVALUWriteVMEMRead -</pre></td></tr><tr><td class='line-number'><a name='L2547' href='#L2547'><pre>2547</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>                getWaitStatesSinceDef(Reg, IsDGEMMHazard,</pre></td></tr><tr><td class='line-number'><a name='L2548' href='#L2548'><pre>2548</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>                                      DMFMABetweenVALUWriteVMEMRead);</pre></td></tr><tr><td class='line-number'><a name='L2549' href='#L2549'><pre>2549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2550' href='#L2550'><pre>2550</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>          WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2551' href='#L2551'><pre>2551</pre></a></td><td class='covered-line'><pre>45.1k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2552' href='#L2552'><pre>2552</pre></a></td><td class='covered-line'><pre>61.4k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2553' href='#L2553'><pre>2553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2554' href='#L2554'><pre>2554</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>      MFMA = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2555' href='#L2555'><pre>2555</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>      WaitStatesSinceDef =</pre></td></tr><tr><td class='line-number'><a name='L2556' href='#L2556'><pre>2556</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>          getWaitStatesSinceDef(Reg, IsMFMAWriteFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2557' href='#L2557'><pre>2557</pre></a></td><td class='covered-line'><pre>323k</pre></td><td class='code'><pre>      if (!MFMA)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2557' href='#L2557'><span>2557:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>308k</span>, <span class='None'>False</span>: <span class='covered-line'>15.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2558' href='#L2558'><pre>2558</pre></a></td><td class='covered-line'><pre>308k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L2559' href='#L2559'><pre>2559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2560' href='#L2560'><pre>2560</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      unsigned HazardDefLatency = TSchedModel.computeInstrLatency(MFMA);</pre></td></tr><tr><td class='line-number'><a name='L2561' href='#L2561'><pre>2561</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      int NumPasses = HazardDefLatency;</pre></td></tr><tr><td class='line-number'><a name='L2562' href='#L2562'><pre>2562</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      int NeedWaitStates = MaxWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2563' href='#L2563'><pre>2563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2564' href='#L2564'><pre>2564</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      if (isDGEMM(MFMA-&gt;getOpcode())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2564' href='#L2564'><span>2564:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167</span>, <span class='None'>False</span>: <span class='covered-line'>14.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2565' href='#L2565'><pre>2565</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>        switch (HazardDefLatency) {</pre></td></tr><tr><td class='line-number'><a name='L2566' href='#L2566'><pre>2566</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>        case 4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2566' href='#L2566'><span>2566:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2567' href='#L2567'><pre>2567</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>          NeedWaitStates = IsMemOrExport ? <div class='tooltip'>DMFMA4x4WriteVgprMemExpReadWaitStates<span class='tooltip-content'>76</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2567' href='#L2567'><span>2567:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2568' href='#L2568'><pre>2568</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>                                         : <div class='tooltip'>DMFMA4x4WriteVgprVALUReadWaitStates<span class='tooltip-content'>15</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2569' href='#L2569'><pre>2569</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2570' href='#L2570'><pre>2570</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2570' href='#L2570'><span>2570:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2571' href='#L2571'><pre>2571</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>        case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2571' href='#L2571'><span>2571:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>167</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2572' href='#L2572'><pre>2572</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>          NeedWaitStates = IsMemOrExport</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2572' href='#L2572'><span>2572:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2573' href='#L2573'><pre>2573</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>                               ? <div class='tooltip'>DMFMA16x16WriteVgprMemExpReadWaitStates<span class='tooltip-content'>64</span></div></pre></td></tr><tr><td class='line-number'><a name='L2574' href='#L2574'><pre>2574</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>                               : <div class='tooltip'>DMFMA16x16WriteVgprVALUReadWaitStates<span class='tooltip-content'>12</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2575' href='#L2575'><pre>2575</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2576' href='#L2576'><pre>2576</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2576' href='#L2576'><span>2576:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>167</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2577' href='#L2577'><pre>2577</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>llvm_unreachable</span>(&quot;unexpected dgemm&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2578' href='#L2578'><pre>2578</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2579' href='#L2579'><pre>2579</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>      } else if (ST.hasGFX940Insts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2579' href='#L2579'><span>2579:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.67k</span>, <span class='None'>False</span>: <span class='covered-line'>11.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2580' href='#L2580'><pre>2580</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>        NeedWaitStates =</pre></td></tr><tr><td class='line-number'><a name='L2581' href='#L2581'><pre>2581</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>            isXDL(ST, *MFMA)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2581' href='#L2581'><span>2581:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.90k</span>, <span class='None'>False</span>: <span class='covered-line'>1.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2582' href='#L2582'><pre>2582</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>                ? <div class='tooltip'>GFX940_XDL_N_PassWriteVgprVALUMemExpReadWaitStates(NumPasses)<span class='tooltip-content'>1.90k</span></div></pre></td></tr><tr><td class='line-number'><a name='L2583' href='#L2583'><pre>2583</pre></a></td><td class='covered-line'><pre>3.67k</pre></td><td class='code'><pre>                : GFX940_SMFMA_N_PassWriteVgprVALUMemExpReadWaitStates(</pre></td></tr><tr><td class='line-number'><a name='L2584' href='#L2584'><pre>2584</pre></a></td><td class='covered-line'><pre>1.76k</pre></td><td class='code'><pre>                      NumPasses);</pre></td></tr><tr><td class='line-number'><a name='L2585' href='#L2585'><pre>2585</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2586' href='#L2586'><pre>2586</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>        switch (HazardDefLatency) {</pre></td></tr><tr><td class='line-number'><a name='L2587' href='#L2587'><pre>2587</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>        case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2587' href='#L2587'><span>2587:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>363</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2588' href='#L2588'><pre>2588</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>          NeedWaitStates = SMFMA4x4WriteVgprVALUMemExpReadWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2589' href='#L2589'><pre>2589</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2590' href='#L2590'><pre>2590</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>        case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2590' href='#L2590'><span>2590:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.53k</span>, <span class='None'>False</span>: <span class='covered-line'>9.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2591' href='#L2591'><pre>2591</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>          NeedWaitStates = SMFMA16x16WriteVgprVALUMemExpReadWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2592' href='#L2592'><pre>2592</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2593' href='#L2593'><pre>2593</pre></a></td><td class='covered-line'><pre>9.37k</pre></td><td class='code'><pre>        case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2593' href='#L2593'><span>2593:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.37k</span>, <span class='None'>False</span>: <span class='covered-line'>1.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2594' href='#L2594'><pre>2594</pre></a></td><td class='covered-line'><pre>9.37k</pre></td><td class='code'><pre>          NeedWaitStates = SMFMA32x32WriteVgprVALUMemExpReadWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2595' href='#L2595'><pre>2595</pre></a></td><td class='covered-line'><pre>9.37k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2596' href='#L2596'><pre>2596</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2596' href='#L2596'><span>2596:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2597' href='#L2597'><pre>2597</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>llvm_unreachable</span>(&quot;unexpected number of passes for mfma&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2598' href='#L2598'><pre>2598</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2599' href='#L2599'><pre>2599</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2600' href='#L2600'><pre>2600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2601' href='#L2601'><pre>2601</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      int WaitStatesNeededForUse = NeedWaitStates - WaitStatesSinceDef;</pre></td></tr><tr><td class='line-number'><a name='L2602' href='#L2602'><pre>2602</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2603' href='#L2603'><pre>2603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2604' href='#L2604'><pre>2604</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>      if (WaitStatesNeeded == MaxWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2604' href='#L2604'><span>2604:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>764</span>, <span class='None'>False</span>: <span class='covered-line'>14.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2605' href='#L2605'><pre>2605</pre></a></td><td class='covered-line'><pre>764</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L2606' href='#L2606'><pre>2606</pre></a></td><td class='covered-line'><pre>15.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2607' href='#L2607'><pre>2607</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2608' href='#L2608'><pre>2608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2609' href='#L2609'><pre>2609</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  unsigned Opc = MI-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L2610' href='#L2610'><pre>2610</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  const int DMFMAToFMA64WaitStates = 2;</pre></td></tr><tr><td class='line-number'><a name='L2611' href='#L2611'><pre>2611</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  if ((Opc == AMDGPU::V_FMA_F64_e64 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2611' href='#L2611'><span>2611:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>259k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2612' href='#L2612'><pre>2612</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>       <div class='tooltip'>Opc == AMDGPU::V_FMAC_F64_e32<span class='tooltip-content'>259k</span></div> || <div class='tooltip'>Opc == AMDGPU::V_FMAC_F64_e64<span class='tooltip-content'>259k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2612' href='#L2612'><span>2612:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>259k</span>]
  Branch (<span class='line-number'><a name='L2612' href='#L2612'><span>2612:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>259k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2613' href='#L2613'><pre>2613</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>       <div class='tooltip'>Opc == AMDGPU::V_FMAC_F64_dpp<span class='tooltip-content'>259k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2613' href='#L2613'><span>2613:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>259k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2614' href='#L2614'><pre>2614</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>      <div class='tooltip'>WaitStatesNeeded &lt; DMFMAToFMA64WaitStates<span class='tooltip-content'>186</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2614' href='#L2614'><span>2614:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2611'><span>2611:7</span></a></span>) to (<span class='line-number'><a href='#L2611'><span>2614:48</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (2611:8)
     Condition C2 --> (2612:8)
     Condition C3 --> (2612:41)
     Condition C4 --> (2613:8)
     Condition C5 --> (2614:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -,  T  = T      }
  3 { F,  T,  -,  -,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 40.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2615' href='#L2615'><pre>2615</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    int WaitStatesNeededForUse = DMFMAToFMA64WaitStates -</pre></td></tr><tr><td class='line-number'><a name='L2616' href='#L2616'><pre>2616</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      getWaitStatesSince(IsDGEMMFn, DMFMAToFMA64WaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2617' href='#L2617'><pre>2617</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2618' href='#L2618'><pre>2618</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2619' href='#L2619'><pre>2619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2620' href='#L2620'><pre>2620</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  if (!IsVALU &amp;&amp; <div class='tooltip'>!IsMemOrExport<span class='tooltip-content'>46.0k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2620' href='#L2620'><span>2620:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.0k</span>, <span class='None'>False</span>: <span class='covered-line'>213k</span>]
  Branch (<span class='line-number'><a name='L2620' href='#L2620'><span>2620:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2620'><span>2620:7</span></a></span>) to (<span class='line-number'><a href='#L2620'><span>2620:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2620:7)
     Condition C2 --> (2620:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2621' href='#L2621'><pre>2621</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return WaitStatesNeeded</span>;</pre></td></tr><tr><td class='line-number'><a name='L2622' href='#L2622'><pre>2622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2623' href='#L2623'><pre>2623</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;Def : MI-&gt;defs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2623' href='#L2623'><span>2623:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>227k</span>, <span class='None'>False</span>: <span class='covered-line'>259k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2624' href='#L2624'><pre>2624</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int SMFMA4x4WriteVgprVALUWawWaitStates = 5;</pre></td></tr><tr><td class='line-number'><a name='L2625' href='#L2625'><pre>2625</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int SMFMA16x16WriteVgprVALUWawWaitStates = 11;</pre></td></tr><tr><td class='line-number'><a name='L2626' href='#L2626'><pre>2626</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int SMFMA32x32WriteVgprVALUWawWaitStates = 19;</pre></td></tr><tr><td class='line-number'><a name='L2627' href='#L2627'><pre>2627</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int SMFMA4x4ReadVgprVALUWarWaitStates = 1;</pre></td></tr><tr><td class='line-number'><a name='L2628' href='#L2628'><pre>2628</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int GFX940_XDL4PassReadVgprVALUWarWaitStates = 3;</pre></td></tr><tr><td class='line-number'><a name='L2629' href='#L2629'><pre>2629</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int SMFMA16x16ReadVgprVALUWarWaitStates = 7;</pre></td></tr><tr><td class='line-number'><a name='L2630' href='#L2630'><pre>2630</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int SMFMA32x32ReadVgprVALUWarWaitStates = 15;</pre></td></tr><tr><td class='line-number'><a name='L2631' href='#L2631'><pre>2631</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int DMFMA4x4WriteVgprVALUWriteWaitStates = 6;</pre></td></tr><tr><td class='line-number'><a name='L2632' href='#L2632'><pre>2632</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int DMFMA16x16WriteVgprVALUWriteWaitStates = 11;</pre></td></tr><tr><td class='line-number'><a name='L2633' href='#L2633'><pre>2633</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int DotWriteDifferentVALUWrite = 3;</pre></td></tr><tr><td class='line-number'><a name='L2634' href='#L2634'><pre>2634</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int MaxWaitStates = 19;</pre></td></tr><tr><td class='line-number'><a name='L2635' href='#L2635'><pre>2635</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    const int MaxWarWaitStates = 15;</pre></td></tr><tr><td class='line-number'><a name='L2636' href='#L2636'><pre>2636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2637' href='#L2637'><pre>2637</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    Reg = Def.getReg();</pre></td></tr><tr><td class='line-number'><a name='L2638' href='#L2638'><pre>2638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2639' href='#L2639'><pre>2639</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    DOT = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2640' href='#L2640'><pre>2640</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    int WaitStatesSinceDef = getWaitStatesSinceDef(Reg, IsDotWriteFn,</pre></td></tr><tr><td class='line-number'><a name='L2641' href='#L2641'><pre>2641</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>                                                   MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2642' href='#L2642'><pre>2642</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    if (DOT &amp;&amp; <div class='tooltip'>DOT-&gt;getOpcode() != MI-&gt;getOpcode()<span class='tooltip-content'>19</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2642' href='#L2642'><span>2642:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>227k</span>]
  Branch (<span class='line-number'><a name='L2642' href='#L2642'><span>2642:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2642'><span>2642:9</span></a></span>) to (<span class='line-number'><a href='#L2642'><span>2642:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2642:9)
     Condition C2 --> (2642:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2643' href='#L2643'><pre>2643</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      WaitStatesNeeded = std::max(WaitStatesNeeded, DotWriteDifferentVALUWrite -</pre></td></tr><tr><td class='line-number'><a name='L2644' href='#L2644'><pre>2644</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                                                    WaitStatesSinceDef);</pre></td></tr><tr><td class='line-number'><a name='L2645' href='#L2645'><pre>2645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2646' href='#L2646'><pre>2646</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    MFMA = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2647' href='#L2647'><pre>2647</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    WaitStatesSinceDef =</pre></td></tr><tr><td class='line-number'><a name='L2648' href='#L2648'><pre>2648</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>        getWaitStatesSinceDef(Reg, IsMFMAWriteFn, MaxWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2649' href='#L2649'><pre>2649</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    if (MFMA) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2649' href='#L2649'><span>2649:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.96k</span>, <span class='None'>False</span>: <span class='covered-line'>225k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2650' href='#L2650'><pre>2650</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>      int NeedWaitStates = MaxWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2651' href='#L2651'><pre>2651</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>      int NumPasses = TSchedModel.computeInstrLatency(MFMA);</pre></td></tr><tr><td class='line-number'><a name='L2652' href='#L2652'><pre>2652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2653' href='#L2653'><pre>2653</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>      if (isDGEMM(MFMA-&gt;getOpcode())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2653' href='#L2653'><span>2653:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>1.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2654' href='#L2654'><pre>2654</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        switch (NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2655' href='#L2655'><pre>2655</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        case 4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2655' href='#L2655'><span>2655:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2656' href='#L2656'><pre>2656</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>          NeedWaitStates = DMFMA4x4WriteVgprVALUWriteWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2657' href='#L2657'><pre>2657</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2658' href='#L2658'><pre>2658</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2658' href='#L2658'><span>2658:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2659' href='#L2659'><pre>2659</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2659' href='#L2659'><span>2659:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2660' href='#L2660'><pre>2660</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          NeedWaitStates = DMFMA16x16WriteVgprVALUWriteWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2661' href='#L2661'><pre>2661</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2662' href='#L2662'><pre>2662</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2662' href='#L2662'><span>2662:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2663' href='#L2663'><pre>2663</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>llvm_unreachable</span>(&quot;unexpected number of cycles for dgemm&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2664' href='#L2664'><pre>2664</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2665' href='#L2665'><pre>2665</pre></a></td><td class='covered-line'><pre>1.95k</pre></td><td class='code'><pre>      } else if (ST.hasGFX940Insts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2665' href='#L2665'><span>2665:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>753</span>, <span class='None'>False</span>: <span class='covered-line'>1.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2666' href='#L2666'><pre>2666</pre></a></td><td class='covered-line'><pre>753</pre></td><td class='code'><pre>        NeedWaitStates =</pre></td></tr><tr><td class='line-number'><a name='L2667' href='#L2667'><pre>2667</pre></a></td><td class='covered-line'><pre>753</pre></td><td class='code'><pre>            isXDL(ST, *MFMA)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2667' href='#L2667'><span>2667:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>723</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2668' href='#L2668'><pre>2668</pre></a></td><td class='covered-line'><pre>753</pre></td><td class='code'><pre>                ? <div class='tooltip'>GFX940_XDL_N_PassWriteVgprVALUWawWaitStates(NumPasses)<span class='tooltip-content'>30</span></div></pre></td></tr><tr><td class='line-number'><a name='L2669' href='#L2669'><pre>2669</pre></a></td><td class='covered-line'><pre>753</pre></td><td class='code'><pre>                : <div class='tooltip'>GFX940_SMFMA_N_PassWriteVgprVALUWawWaitStates(NumPasses)<span class='tooltip-content'>723</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2670' href='#L2670'><pre>2670</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2671' href='#L2671'><pre>2671</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        switch (NumPasses) {</pre></td></tr><tr><td class='line-number'><a name='L2672' href='#L2672'><pre>2672</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2672' href='#L2672'><span>2672:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>1.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2673' href='#L2673'><pre>2673</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>          NeedWaitStates = SMFMA4x4WriteVgprVALUWawWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2674' href='#L2674'><pre>2674</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2675' href='#L2675'><pre>2675</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>        case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2675' href='#L2675'><span>2675:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='None'>False</span>: <span class='covered-line'>1.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2676' href='#L2676'><pre>2676</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>          NeedWaitStates = SMFMA16x16WriteVgprVALUWawWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2677' href='#L2677'><pre>2677</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2678' href='#L2678'><pre>2678</pre></a></td><td class='covered-line'><pre>985</pre></td><td class='code'><pre>        case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2678' href='#L2678'><span>2678:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>985</span>, <span class='None'>False</span>: <span class='covered-line'>212</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2679' href='#L2679'><pre>2679</pre></a></td><td class='covered-line'><pre>985</pre></td><td class='code'><pre>          NeedWaitStates = SMFMA32x32WriteVgprVALUWawWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2680' href='#L2680'><pre>2680</pre></a></td><td class='covered-line'><pre>985</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L2681' href='#L2681'><pre>2681</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2681' href='#L2681'><span>2681:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2682' href='#L2682'><pre>2682</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>llvm_unreachable</span>(&quot;Unexpected number of passes for mfma&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2683' href='#L2683'><pre>2683</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2684' href='#L2684'><pre>2684</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2685' href='#L2685'><pre>2685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2686' href='#L2686'><pre>2686</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>      int WaitStatesNeededForUse = NeedWaitStates - WaitStatesSinceDef;</pre></td></tr><tr><td class='line-number'><a name='L2687' href='#L2687'><pre>2687</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>      WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2688' href='#L2688'><pre>2688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2689' href='#L2689'><pre>2689</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>      if (WaitStatesNeeded == MaxWaitStates)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2689' href='#L2689'><span>2689:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>206</span>, <span class='None'>False</span>: <span class='covered-line'>1.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2690' href='#L2690'><pre>2690</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L2691' href='#L2691'><pre>2691</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2692' href='#L2692'><pre>2692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2693' href='#L2693'><pre>2693</pre></a></td><td class='covered-line'><pre>2.32M</pre></td><td class='code'><pre>    <div class='tooltip'>auto IsSMFMAReadAsCFn = [&amp;Reg, &amp;MFMA, this](const MachineInstr &amp;MI) <span class='tooltip-content'>227k</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L2694' href='#L2694'><pre>2694</pre></a></td><td class='covered-line'><pre>2.32M</pre></td><td class='code'><pre>      if (!SIInstrInfo::isMFMA(MI) || <div class='tooltip'>isDGEMM(MI.getOpcode())<span class='tooltip-content'>14.2k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2694' href='#L2694'><span>2694:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31M</span>, <span class='None'>False</span>: <span class='covered-line'>14.2k</span>]
  Branch (<span class='line-number'><a name='L2694' href='#L2694'><span>2694:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>14.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2695' href='#L2695'><pre>2695</pre></a></td><td class='covered-line'><pre>2.32M</pre></td><td class='code'><pre>          <div class='tooltip'>!MI.readsRegister(Reg, &amp;TRI)<span class='tooltip-content'>14.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2695' href='#L2695'><span>2695:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.94k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2694'><span>2694:11</span></a></span>) to (<span class='line-number'><a href='#L2694'><span>2695:39</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2694:11)
     Condition C2 --> (2694:39)
     Condition C3 --> (2695:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2696' href='#L2696'><pre>2696</pre></a></td><td class='covered-line'><pre>2.32M</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2697' href='#L2697'><pre>2697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2698' href='#L2698'><pre>2698</pre></a></td><td class='covered-line'><pre>3.94k</pre></td><td class='code'><pre>      if (ST.hasGFX940Insts() &amp;&amp; <div class='tooltip'>!isXDL(ST, MI)<span class='tooltip-content'>1.99k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2698' href='#L2698'><span>2698:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.99k</span>, <span class='None'>False</span>: <span class='covered-line'>1.95k</span>]
  Branch (<span class='line-number'><a name='L2698' href='#L2698'><span>2698:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>568</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2698'><span>2698:11</span></a></span>) to (<span class='line-number'><a href='#L2698'><span>2698:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2698:11)
     Condition C2 --> (2698:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2699' href='#L2699'><pre>2699</pre></a></td><td class='covered-line'><pre>568</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2700' href='#L2700'><pre>2700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2701' href='#L2701'><pre>2701</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>      const MachineOperand *SrcC =</pre></td></tr><tr><td class='line-number'><a name='L2702' href='#L2702'><pre>2702</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>          TII.getNamedOperand(MI, AMDGPU::OpName::src2);</pre></td></tr><tr><td class='line-number'><a name='L2703' href='#L2703'><pre>2703</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>      assert(SrcC);</pre></td></tr><tr><td class='line-number'><a name='L2704' href='#L2704'><pre>2704</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>      if (!SrcC-&gt;isReg() || <div class='tooltip'>!TRI.regsOverlap(SrcC-&gt;getReg(), Reg)<span class='tooltip-content'>3.35k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2704' href='#L2704'><span>2704:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>3.35k</span>]
  Branch (<span class='line-number'><a name='L2704' href='#L2704'><span>2704:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.78k</span>, <span class='None'>False</span>: <span class='covered-line'>1.57k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2704'><span>2704:11</span></a></span>) to (<span class='line-number'><a href='#L2704'><span>2704:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2704:11)
     Condition C2 --> (2704:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2705' href='#L2705'><pre>2705</pre></a></td><td class='covered-line'><pre>1.80k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L2706' href='#L2706'><pre>2706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2707' href='#L2707'><pre>2707</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>      MFMA = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L2708' href='#L2708'><pre>2708</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L2709' href='#L2709'><pre>2709</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L2710' href='#L2710'><pre>2710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2711' href='#L2711'><pre>2711</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    MFMA = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2712' href='#L2712'><pre>2712</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    int WaitStatesSinceUse = getWaitStatesSince(IsSMFMAReadAsCFn,</pre></td></tr><tr><td class='line-number'><a name='L2713' href='#L2713'><pre>2713</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>                                                MaxWarWaitStates);</pre></td></tr><tr><td class='line-number'><a name='L2714' href='#L2714'><pre>2714</pre></a></td><td class='covered-line'><pre>227k</pre></td><td class='code'><pre>    if (!MFMA)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2714' href='#L2714'><span>2714:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>225k</span>, <span class='None'>False</span>: <span class='covered-line'>1.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2715' href='#L2715'><pre>2715</pre></a></td><td class='covered-line'><pre>225k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L2716' href='#L2716'><pre>2716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2717' href='#L2717'><pre>2717</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>    unsigned HazardDefLatency = TSchedModel.computeInstrLatency(MFMA);</pre></td></tr><tr><td class='line-number'><a name='L2718' href='#L2718'><pre>2718</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>    int NeedWaitStates = MaxWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2719' href='#L2719'><pre>2719</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>    switch (HazardDefLatency) {</pre></td></tr><tr><td class='line-number'><a name='L2720' href='#L2720'><pre>2720</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    case 2:  NeedWaitStates = SMFMA4x4ReadVgprVALUWarWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2720' href='#L2720'><span>2720:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>1.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2721' href='#L2721'><pre>2721</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>             break;</pre></td></tr><tr><td class='line-number'><a name='L2722' href='#L2722'><pre>2722</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case 4:  assert(ST.hasGFX940Insts());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2722' href='#L2722'><span>2722:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2723' href='#L2723'><pre>2723</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>             NeedWaitStates = GFX940_XDL4PassReadVgprVALUWarWaitStates;</pre></td></tr><tr><td class='line-number'><a name='L2724' href='#L2724'><pre>2724</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>             break;</pre></td></tr><tr><td class='line-number'><a name='L2725' href='#L2725'><pre>2725</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>    case 8:  NeedWaitStates = SMFMA16x16ReadVgprVALUWarWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2725' href='#L2725'><span>2725:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>243</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2726' href='#L2726'><pre>2726</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>             break;</pre></td></tr><tr><td class='line-number'><a name='L2727' href='#L2727'><pre>2727</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    case 16: [[fallthrough]];</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2727' href='#L2727'><span>2727:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>292</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2728' href='#L2728'><pre>2728</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    default: NeedWaitStates = SMFMA32x32ReadVgprVALUWarWaitStates;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2728' href='#L2728'><span>2728:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2729' href='#L2729'><pre>2729</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>             break;</pre></td></tr><tr><td class='line-number'><a name='L2730' href='#L2730'><pre>2730</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2731' href='#L2731'><pre>2731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2732' href='#L2732'><pre>2732</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>    int WaitStatesNeededForUse = NeedWaitStates - WaitStatesSinceUse;</pre></td></tr><tr><td class='line-number'><a name='L2733' href='#L2733'><pre>2733</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>    WaitStatesNeeded = std::max(WaitStatesNeeded, WaitStatesNeededForUse);</pre></td></tr><tr><td class='line-number'><a name='L2734' href='#L2734'><pre>2734</pre></a></td><td class='covered-line'><pre>1.57k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2735' href='#L2735'><pre>2735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2736' href='#L2736'><pre>2736</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>  return WaitStatesNeeded;</pre></td></tr><tr><td class='line-number'><a name='L2737' href='#L2737'><pre>2737</pre></a></td><td class='covered-line'><pre>259k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2738' href='#L2738'><pre>2738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2739' href='#L2739'><pre>2739</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>bool GCNHazardRecognizer::ShouldPreferAnother(SUnit *SU) {</pre></td></tr><tr><td class='line-number'><a name='L2740' href='#L2740'><pre>2740</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>  if (!SU-&gt;isInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2740' href='#L2740'><span>2740:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>148</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2741' href='#L2741'><pre>2741</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2742' href='#L2742'><pre>2742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2743' href='#L2743'><pre>2743</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>  const MachineInstr *MAI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2744' href='#L2744'><pre>2744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2745' href='#L2745'><pre>2745</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  auto IsMFMAFn = [&amp;MAI](const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L2746' href='#L2746'><pre>2746</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    MAI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2747' href='#L2747'><pre>2747</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    if (SIInstrInfo::isMFMA(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2747' href='#L2747'><span>2747:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>149</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2748' href='#L2748'><pre>2748</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      MAI = &amp;MI;</pre></td></tr><tr><td class='line-number'><a name='L2749' href='#L2749'><pre>2749</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    return MAI != nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2750' href='#L2750'><pre>2750</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2751' href='#L2751'><pre>2751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2752' href='#L2752'><pre>2752</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>  MachineInstr *MI = SU-&gt;getInstr();</pre></td></tr><tr><td class='line-number'><a name='L2753' href='#L2753'><pre>2753</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>  if (IsMFMAFn(*MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2753' href='#L2753'><span>2753:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2754' href='#L2754'><pre>2754</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    int W = getWaitStatesSince(IsMFMAFn, 16);</pre></td></tr><tr><td class='line-number'><a name='L2755' href='#L2755'><pre>2755</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (MAI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2755' href='#L2755'><span>2755:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2756' href='#L2756'><pre>2756</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return W &lt; (int)TSchedModel.computeInstrLatency(MAI);</pre></td></tr><tr><td class='line-number'><a name='L2757' href='#L2757'><pre>2757</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2758' href='#L2758'><pre>2758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2759' href='#L2759'><pre>2759</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L2760' href='#L2760'><pre>2760</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2761' href='#L2761'><pre>2761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2762' href='#L2762'><pre>2762</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>bool GCNHazardRecognizer::fixVALUMaskWriteHazard(MachineInstr *MI) {</pre></td></tr><tr><td class='line-number'><a name='L2763' href='#L2763'><pre>2763</pre></a></td><td class='covered-line'><pre>1.47M</pre></td><td class='code'><pre>  if (!ST.hasVALUMaskWriteHazard())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2763' href='#L2763'><span>2763:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28M</span>, <span class='None'>False</span>: <span class='covered-line'>185k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2764' href='#L2764'><pre>2764</pre></a></td><td class='covered-line'><pre>1.28M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2765' href='#L2765'><pre>2765</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>  assert(!ST.hasExtendedWaitCounts());</pre></td></tr><tr><td class='line-number'><a name='L2766' href='#L2766'><pre>2766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2767' href='#L2767'><pre>2767</pre></a></td><td class='covered-line'><pre>185k</pre></td><td class='code'><pre>  if (!ST.isWave64() || <div class='tooltip'>!SIInstrInfo::isSALU(*MI)<span class='tooltip-content'>18.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2767' href='#L2767'><span>2767:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166k</span>, <span class='None'>False</span>: <span class='covered-line'>18.9k</span>]
  Branch (<span class='line-number'><a name='L2767' href='#L2767'><span>2767:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.1k</span>, <span class='None'>False</span>: <span class='covered-line'>7.89k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2767'><span>2767:7</span></a></span>) to (<span class='line-number'><a href='#L2767'><span>2767:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2767:7)
     Condition C2 --> (2767:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2768' href='#L2768'><pre>2768</pre></a></td><td class='covered-line'><pre>178k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2769' href='#L2769'><pre>2769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2770' href='#L2770'><pre>2770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The hazard sequence is three instructions:</pre></td></tr><tr><td class='line-number'><a name='L2771' href='#L2771'><pre>2771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   1. VALU reads SGPR as mask</pre></td></tr><tr><td class='line-number'><a name='L2772' href='#L2772'><pre>2772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   2. SALU writes SGPR</pre></td></tr><tr><td class='line-number'><a name='L2773' href='#L2773'><pre>2773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   3. SALU reads SGPR</pre></td></tr><tr><td class='line-number'><a name='L2774' href='#L2774'><pre>2774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The hazard can expire if the distance between 2 and 3 is sufficient.</pre></td></tr><tr><td class='line-number'><a name='L2775' href='#L2775'><pre>2775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In practice this happens &lt;10% of the time, hence this always assumes</pre></td></tr><tr><td class='line-number'><a name='L2776' href='#L2776'><pre>2776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the hazard exists if 1 and 2 are present to avoid searching.</pre></td></tr><tr><td class='line-number'><a name='L2777' href='#L2777'><pre>2777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2778' href='#L2778'><pre>2778</pre></a></td><td class='covered-line'><pre>7.89k</pre></td><td class='code'><pre>  const MachineOperand *SDSTOp = TII.getNamedOperand(*MI, AMDGPU::OpName::sdst);</pre></td></tr><tr><td class='line-number'><a name='L2779' href='#L2779'><pre>2779</pre></a></td><td class='covered-line'><pre>7.89k</pre></td><td class='code'><pre>  if (!SDSTOp || <div class='tooltip'>!SDSTOp-&gt;isReg()<span class='tooltip-content'>3.24k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2779' href='#L2779'><span>2779:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.64k</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
  Branch (<span class='line-number'><a name='L2779' href='#L2779'><span>2779:18</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2779'><span>2779:7</span></a></span>) to (<span class='line-number'><a href='#L2779'><span>2779:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2779:7)
     Condition C2 --> (2779:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2780' href='#L2780'><pre>2780</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2781' href='#L2781'><pre>2781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2782' href='#L2782'><pre>2782</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>  const Register HazardReg = SDSTOp-&gt;getReg();</pre></td></tr><tr><td class='line-number'><a name='L2783' href='#L2783'><pre>2783</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>  if (HazardReg == AMDGPU::EXEC ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2783' href='#L2783'><span>2783:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>537</span>, <span class='None'>False</span>: <span class='covered-line'>2.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2784' href='#L2784'><pre>2784</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>      <div class='tooltip'>HazardReg == AMDGPU::EXEC_LO<span class='tooltip-content'>2.71k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2784' href='#L2784'><span>2784:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2785' href='#L2785'><pre>2785</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>      <div class='tooltip'>HazardReg == AMDGPU::EXEC_HI<span class='tooltip-content'>2.71k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2785' href='#L2785'><span>2785:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2786' href='#L2786'><pre>2786</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>      <div class='tooltip'>HazardReg == AMDGPU::M0<span class='tooltip-content'>2.71k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2786' href='#L2786'><span>2786:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>2.69k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2783'><span>2783:7</span></a></span>) to (<span class='line-number'><a href='#L2783'><span>2786:30</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2783:7)
     Condition C2 --> (2784:7)
     Condition C3 --> (2785:7)
     Condition C4 --> (2786:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2787' href='#L2787'><pre>2787</pre></a></td><td class='covered-line'><pre>557</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2788' href='#L2788'><pre>2788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2789' href='#L2789'><pre>2789</pre></a></td><td class='covered-line'><pre>27.0k</pre></td><td class='code'><pre>  <div class='tooltip'>auto IsHazardFn = [HazardReg, this](const MachineInstr &amp;I) <span class='tooltip-content'>2.69k</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L2790' href='#L2790'><pre>2790</pre></a></td><td class='covered-line'><pre>27.0k</pre></td><td class='code'><pre>    switch (I.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L2791' href='#L2791'><pre>2791</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    case AMDGPU::V_ADDC_U32_e32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2791' href='#L2791'><span>2791:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2792' href='#L2792'><pre>2792</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case AMDGPU::V_ADDC_U32_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2792' href='#L2792'><span>2792:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2793' href='#L2793'><pre>2793</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case AMDGPU::V_CNDMASK_B16_e32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2793' href='#L2793'><span>2793:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2794' href='#L2794'><pre>2794</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case AMDGPU::V_CNDMASK_B16_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2794' href='#L2794'><span>2794:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2795' href='#L2795'><pre>2795</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    case AMDGPU::V_CNDMASK_B32_e32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2795' href='#L2795'><span>2795:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>26.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2796' href='#L2796'><pre>2796</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    case AMDGPU::V_CNDMASK_B32_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2796' href='#L2796'><span>2796:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2797' href='#L2797'><pre>2797</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case AMDGPU::V_DIV_FMAS_F32_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2797' href='#L2797'><span>2797:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2798' href='#L2798'><pre>2798</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    case AMDGPU::V_DIV_FMAS_F64_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2798' href='#L2798'><span>2798:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2799' href='#L2799'><pre>2799</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case AMDGPU::V_SUBB_U32_e32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2799' href='#L2799'><span>2799:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2800' href='#L2800'><pre>2800</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    case AMDGPU::V_SUBB_U32_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2800' href='#L2800'><span>2800:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2801' href='#L2801'><pre>2801</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    case AMDGPU::V_SUBBREV_U32_e32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2801' href='#L2801'><span>2801:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2802' href='#L2802'><pre>2802</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    case AMDGPU::V_SUBBREV_U32_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2802' href='#L2802'><span>2802:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2803' href='#L2803'><pre>2803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // These implicitly read VCC as mask source.</pre></td></tr><tr><td class='line-number'><a name='L2804' href='#L2804'><pre>2804</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>      return HazardReg == AMDGPU::VCC ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2804' href='#L2804'><span>2804:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2805' href='#L2805'><pre>2805</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>             <div class='tooltip'>HazardReg == AMDGPU::VCC_LO<span class='tooltip-content'>23</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2805' href='#L2805'><span>2805:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2806' href='#L2806'><pre>2806</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>             <div class='tooltip'>HazardReg == AMDGPU::VCC_HI<span class='tooltip-content'>22</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2806' href='#L2806'><span>2806:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2804'><span>2804:14</span></a></span>) to (<span class='line-number'><a href='#L2804'><span>2806:41</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2804:14)
     Condition C2 --> (2805:14)
     Condition C3 --> (2806:14)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2807' href='#L2807'><pre>2807</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    case AMDGPU::V_ADDC_U32_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2807' href='#L2807'><span>2807:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>26.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2808' href='#L2808'><pre>2808</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    case AMDGPU::V_ADDC_U32_e64_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2808' href='#L2808'><span>2808:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2809' href='#L2809'><pre>2809</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    case AMDGPU::V_CNDMASK_B16_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2809' href='#L2809'><span>2809:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2810' href='#L2810'><pre>2810</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    case AMDGPU::V_CNDMASK_B16_e64_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2810' href='#L2810'><span>2810:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2811' href='#L2811'><pre>2811</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    case AMDGPU::V_CNDMASK_B32_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2811' href='#L2811'><span>2811:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>26.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2812' href='#L2812'><pre>2812</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    case AMDGPU::V_CNDMASK_B32_e64_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2812' href='#L2812'><span>2812:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2813' href='#L2813'><pre>2813</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    case AMDGPU::V_SUBB_U32_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2813' href='#L2813'><span>2813:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2814' href='#L2814'><pre>2814</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    case AMDGPU::V_SUBB_U32_e64_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2814' href='#L2814'><span>2814:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2815' href='#L2815'><pre>2815</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    case AMDGPU::V_SUBBREV_U32_e64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2815' href='#L2815'><span>2815:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2816' href='#L2816'><pre>2816</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    case AMDGPU::V_SUBBREV_U32_e64_dpp: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2816' href='#L2816'><span>2816:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2817' href='#L2817'><pre>2817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Only check mask register overlaps.</pre></td></tr><tr><td class='line-number'><a name='L2818' href='#L2818'><pre>2818</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>      const MachineOperand *SSRCOp = TII.getNamedOperand(I, AMDGPU::OpName::src2);</pre></td></tr><tr><td class='line-number'><a name='L2819' href='#L2819'><pre>2819</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>      assert(SSRCOp);</pre></td></tr><tr><td class='line-number'><a name='L2820' href='#L2820'><pre>2820</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>      return TRI.regsOverlap(SSRCOp-&gt;getReg(), HazardReg);</pre></td></tr><tr><td class='line-number'><a name='L2821' href='#L2821'><pre>2821</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2822' href='#L2822'><pre>2822</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2822' href='#L2822'><span>2822:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.9k</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2823' href='#L2823'><pre>2823</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2824' href='#L2824'><pre>2824</pre></a></td><td class='covered-line'><pre>27.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2825' href='#L2825'><pre>2825</pre></a></td><td class='covered-line'><pre>27.0k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2826' href='#L2826'><pre>2826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2827' href='#L2827'><pre>2827</pre></a></td><td class='covered-line'><pre>2.69k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L2828' href='#L2828'><pre>2828</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>  auto IsExpiredFn = [&amp;MRI, this](const MachineInstr &amp;I, int) {</pre></td></tr><tr><td class='line-number'><a name='L2829' href='#L2829'><pre>2829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // s_waitcnt_depctr sa_sdst(0) mitigates hazard.</pre></td></tr><tr><td class='line-number'><a name='L2830' href='#L2830'><pre>2830</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>    if (I.getOpcode() == AMDGPU::S_WAITCNT_DEPCTR &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2830' href='#L2830'><span>2830:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>26.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2831' href='#L2831'><pre>2831</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>        <div class='tooltip'>AMDGPU::DepCtr::decodeFieldSaSdst(I.getOperand(0).getImm()) == 0<span class='tooltip-content'>60</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2831' href='#L2831'><span>2831:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2830'><span>2830:9</span></a></span>) to (<span class='line-number'><a href='#L2830'><span>2831:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2830:9)
     Condition C2 --> (2831:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2832' href='#L2832'><pre>2832</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L2833' href='#L2833'><pre>2833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2834' href='#L2834'><pre>2834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // VALU access to any SGPR or literal constant other than HazardReg</pre></td></tr><tr><td class='line-number'><a name='L2835' href='#L2835'><pre>2835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // mitigates hazard. No need to check HazardReg here as this will</pre></td></tr><tr><td class='line-number'><a name='L2836' href='#L2836'><pre>2836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // only be called when !IsHazardFn.</pre></td></tr><tr><td class='line-number'><a name='L2837' href='#L2837'><pre>2837</pre></a></td><td class='covered-line'><pre>26.9k</pre></td><td class='code'><pre>    if (!SIInstrInfo::isVALU(I))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2837' href='#L2837'><span>2837:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.7k</span>, <span class='None'>False</span>: <span class='covered-line'>7.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2838' href='#L2838'><pre>2838</pre></a></td><td class='covered-line'><pre>19.7k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L2839' href='#L2839'><pre>2839</pre></a></td><td class='covered-line'><pre>34.8k</pre></td><td class='code'><pre>    <div class='tooltip'>for (int OpNo = 0, End = I.getNumOperands(); <span class='tooltip-content'>7.13k</span></div>OpNo &lt; End; <div class='tooltip'>++OpNo<span class='tooltip-content'>27.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2839' href='#L2839'><span>2839:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.9k</span>, <span class='None'>False</span>: <span class='covered-line'>5.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2840' href='#L2840'><pre>2840</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>      const MachineOperand &amp;Op = I.getOperand(OpNo);</pre></td></tr><tr><td class='line-number'><a name='L2841' href='#L2841'><pre>2841</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>      if (Op.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2841' href='#L2841'><span>2841:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.5k</span>, <span class='None'>False</span>: <span class='covered-line'>5.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2842' href='#L2842'><pre>2842</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>        Register OpReg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L2843' href='#L2843'><pre>2843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Only consider uses</pre></td></tr><tr><td class='line-number'><a name='L2844' href='#L2844'><pre>2844</pre></a></td><td class='covered-line'><pre>23.5k</pre></td><td class='code'><pre>        if (!Op.isUse())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2844' href='#L2844'><span>2844:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.22k</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2845' href='#L2845'><pre>2845</pre></a></td><td class='covered-line'><pre>7.22k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L2846' href='#L2846'><pre>2846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Ignore EXEC</pre></td></tr><tr><td class='line-number'><a name='L2847' href='#L2847'><pre>2847</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>        if (OpReg == AMDGPU::EXEC ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2847' href='#L2847'><span>2847:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.42k</span>, <span class='None'>False</span>: <span class='covered-line'>8.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2848' href='#L2848'><pre>2848</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>            <div class='tooltip'>OpReg == AMDGPU::EXEC_LO<span class='tooltip-content'>8.94k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2848' href='#L2848'><span>2848:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>265</span>, <span class='None'>False</span>: <span class='covered-line'>8.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2849' href='#L2849'><pre>2849</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>            <div class='tooltip'>OpReg == AMDGPU::EXEC_HI<span class='tooltip-content'>8.67k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2849' href='#L2849'><span>2849:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162</span>, <span class='None'>False</span>: <span class='covered-line'>8.51k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2847'><span>2847:13</span></a></span>) to (<span class='line-number'><a href='#L2847'><span>2849:37</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2847:13)
     Condition C2 --> (2848:13)
     Condition C3 --> (2849:13)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2850' href='#L2850'><pre>2850</pre></a></td><td class='covered-line'><pre>7.84k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L2851' href='#L2851'><pre>2851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Ignore all implicit uses except VCC</pre></td></tr><tr><td class='line-number'><a name='L2852' href='#L2852'><pre>2852</pre></a></td><td class='covered-line'><pre>8.51k</pre></td><td class='code'><pre>        if (Op.isImplicit()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2852' href='#L2852'><span>2852:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>7.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2853' href='#L2853'><pre>2853</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>          if (OpReg == AMDGPU::VCC ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2853' href='#L2853'><span>2853:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>1.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2854' href='#L2854'><pre>2854</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>              <div class='tooltip'>OpReg == AMDGPU::VCC_LO<span class='tooltip-content'>1.27k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2854' href='#L2854'><span>2854:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2855' href='#L2855'><pre>2855</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>              <div class='tooltip'>OpReg == AMDGPU::VCC_HI<span class='tooltip-content'>1.27k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2855' href='#L2855'><span>2855:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.27k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2853'><span>2853:15</span></a></span>) to (<span class='line-number'><a href='#L2853'><span>2855:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2853:15)
     Condition C2 --> (2854:15)
     Condition C3 --> (2855:15)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L2856' href='#L2856'><pre>2856</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>            return true;</pre></td></tr><tr><td class='line-number'><a name='L2857' href='#L2857'><pre>2857</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L2858' href='#L2858'><pre>2858</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2859' href='#L2859'><pre>2859</pre></a></td><td class='covered-line'><pre>7.22k</pre></td><td class='code'><pre>        if (TRI.isSGPRReg(MRI, OpReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2859' href='#L2859'><span>2859:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.12k</span>, <span class='None'>False</span>: <span class='covered-line'>6.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2860' href='#L2860'><pre>2860</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L2861' href='#L2861'><pre>2861</pre></a></td><td class='covered-line'><pre>7.22k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2862' href='#L2862'><pre>2862</pre></a></td><td class='covered-line'><pre>5.31k</pre></td><td class='code'><pre>        const MCInstrDesc &amp;InstDesc = I.getDesc();</pre></td></tr><tr><td class='line-number'><a name='L2863' href='#L2863'><pre>2863</pre></a></td><td class='covered-line'><pre>5.31k</pre></td><td class='code'><pre>        const MCOperandInfo &amp;OpInfo = InstDesc.operands()[OpNo];</pre></td></tr><tr><td class='line-number'><a name='L2864' href='#L2864'><pre>2864</pre></a></td><td class='covered-line'><pre>5.31k</pre></td><td class='code'><pre>        if (!TII.isInlineConstant(Op, OpInfo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2864' href='#L2864'><span>2864:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>5.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2865' href='#L2865'><pre>2865</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L2866' href='#L2866'><pre>2866</pre></a></td><td class='covered-line'><pre>5.31k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2867' href='#L2867'><pre>2867</pre></a></td><td class='covered-line'><pre>28.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2868' href='#L2868'><pre>2868</pre></a></td><td class='covered-line'><pre>5.92k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2869' href='#L2869'><pre>2869</pre></a></td><td class='covered-line'><pre>7.13k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L2870' href='#L2870'><pre>2870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2871' href='#L2871'><pre>2871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check for hazard</pre></td></tr><tr><td class='line-number'><a name='L2872' href='#L2872'><pre>2872</pre></a></td><td class='covered-line'><pre>2.69k</pre></td><td class='code'><pre>  if (::getWaitStatesSince(IsHazardFn, MI, IsExpiredFn) ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2872' href='#L2872'><span>2872:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.62k</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2873' href='#L2873'><pre>2873</pre></a></td><td class='covered-line'><pre>2.69k</pre></td><td class='code'><pre>      std::numeric_limits&lt;int&gt;::max())</pre></td></tr><tr><td class='line-number'><a name='L2874' href='#L2874'><pre>2874</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2875' href='#L2875'><pre>2875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2876' href='#L2876'><pre>2876</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  auto NextMI = std::next(MI-&gt;getIterator());</pre></td></tr><tr><td class='line-number'><a name='L2877' href='#L2877'><pre>2877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2878' href='#L2878'><pre>2878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add s_waitcnt_depctr sa_sdst(0) after SALU write.</pre></td></tr><tr><td class='line-number'><a name='L2879' href='#L2879'><pre>2879</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  BuildMI(*MI-&gt;getParent(), NextMI, MI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L2880' href='#L2880'><pre>2880</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>          TII.get(AMDGPU::S_WAITCNT_DEPCTR))</pre></td></tr><tr><td class='line-number'><a name='L2881' href='#L2881'><pre>2881</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      .addImm(AMDGPU::DepCtr::encodeFieldSaSdst(0));</pre></td></tr><tr><td class='line-number'><a name='L2882' href='#L2882'><pre>2882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2883' href='#L2883'><pre>2883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SALU write may be s_getpc in a bundle.</pre></td></tr><tr><td class='line-number'><a name='L2884' href='#L2884'><pre>2884</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  if (MI-&gt;getOpcode() == AMDGPU::S_GETPC_B64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2884' href='#L2884'><span>2884:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2885' href='#L2885'><pre>2885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update offsets of any references in the bundle.</pre></td></tr><tr><td class='line-number'><a name='L2886' href='#L2886'><pre>2886</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    while (NextMI != MI-&gt;getParent()-&gt;end() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2886' href='#L2886'><span>2886:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L2886' href='#L2886'><span>2886:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2887' href='#L2887'><pre>2887</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>           NextMI-&gt;isBundledWithPred()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2887' href='#L2887'><span>2887:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2886'><span>2886:12</span></a></span>) to (<span class='line-number'><a href='#L2886'><span>2887:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2886:12)
     Condition C2 --> (2887:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2888' href='#L2888'><pre>2888</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      for (auto &amp;Operand : NextMI-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2888' href='#L2888'><span>2888:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2889' href='#L2889'><pre>2889</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        if (Operand.isGlobal())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2889' href='#L2889'><span>2889:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2890' href='#L2890'><pre>2890</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          Operand.setOffset(Operand.getOffset() + 4);</pre></td></tr><tr><td class='line-number'><a name='L2891' href='#L2891'><pre>2891</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2892' href='#L2892'><pre>2892</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      NextMI++;</pre></td></tr><tr><td class='line-number'><a name='L2893' href='#L2893'><pre>2893</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2894' href='#L2894'><pre>2894</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2895' href='#L2895'><pre>2895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2896' href='#L2896'><pre>2896</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2897' href='#L2897'><pre>2897</pre></a></td><td class='covered-line'><pre>2.69k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>