[INFO]: Run Directory: /openlane/designs/mult_seq_16x16/runs/first_run
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running linter (Verilator) (log: designs/mult_seq_16x16/runs/first_run/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[WARNING]: 1 warnings found by linter
[INFO]: Running Synthesis (log: designs/mult_seq_16x16/runs/first_run/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/mult_seq_16x16/runs/first_run/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/mult_seq_16x16/runs/first_run/logs/floorplan/3-initial_fp.log)...
[WARNING]: Current core area is too small for the power grid settings chosen. The power grid will be scaled down.
[INFO]: Floorplanned with width 72.68 and height 70.72.
[INFO]: Running IO Placement...
[INFO]: Running Tap/Decap Insertion (log: designs/mult_seq_16x16/runs/first_run/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/mult_seq_16x16/runs/first_run/logs/floorplan/6-pdn.log)...
[INFO]: Running Global Placement (log: designs/mult_seq_16x16/runs/first_run/logs/placement/7-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/mult_seq_16x16/runs/first_run/logs/placement/8-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/mult_seq_16x16/runs/first_run/logs/placement/9-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/mult_seq_16x16/runs/first_run/logs/placement/10-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/mult_seq_16x16/runs/first_run/logs/placement/11-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/mult_seq_16x16/runs/first_run/logs/cts/12-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/mult_seq_16x16/runs/first_run/logs/cts/13-cts_sta.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: designs/mult_seq_16x16/runs/first_run/logs/cts/14-resizer.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/mult_seq_16x16/runs/first_run/logs/routing/15-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/mult_seq_16x16/runs/first_run/logs/routing/16-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/mult_seq_16x16/runs/first_run/logs/routing/17-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/mult_seq_16x16/runs/first_run/logs/routing/18-rsz_timing_sta.log)...
[INFO]: Running Global Routing (log: designs/mult_seq_16x16/runs/first_run/logs/routing/19-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Writing Verilog (log: designs/mult_seq_16x16/runs/first_run/logs/routing/19-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/mult_seq_16x16/runs/first_run/logs/routing/21-grt_sta.log)...
[INFO]: Running Fill Insertion (log: designs/mult_seq_16x16/runs/first_run/logs/routing/22-fill.log)...
[INFO]: Running Detailed Routing (log: designs/mult_seq_16x16/runs/first_run/logs/routing/23-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: designs/mult_seq_16x16/runs/first_run/logs/routing/24-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/25-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/26-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/27-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/28-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/29-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/30-rcx_mcsta.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/31-rcx_sta.log)...
[WARNING]: Module sky130_fd_sc_hd__tapvpwrvgnd_1 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__fill_1 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__fill_2 blackboxed during sta
[WARNING]: Module sky130_ef_sc_hd__decap_12 blackboxed during sta
[INFO]: Creating IR Drop Report (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/32-irdrop.log)...
[WARNING]: VSRC_LOC_FILES is not defined. The IR drop analysis will run, but the values may be inaccurate.
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/33-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/mult_seq_16x16/runs/first_run/logs/signoff/33-lef.log)...
[INFO]: Streaming out GDSII with KLayout (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/34-gdsii-klayout.log)...
[INFO]: Running XOR on the layouts using KLayout (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/35-xor.log)...
[INFO]: No XOR differences between KLayout and Magic gds.
[INFO]: Running Magic Spice Export from LEF (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/36-spice.log)...
[INFO]: Writing Powered Verilog (logs: designs/mult_seq_16x16/runs/first_run/logs/signoff/37-write_powered_def.log, designs/mult_seq_16x16/runs/first_run/logs/signoff/37-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/37-write_powered_verilog.log)...
[INFO]: Running LVS (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/39-lvs.lef.log)...
[INFO]: Running Magic DRC (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/40-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/41-arc.log)...
[INFO]: Running Circuit Validity Checker ERC (log: designs/mult_seq_16x16/runs/first_run/logs/signoff/42-erc_screen.log)...
[INFO]: Saving current set of views in 'designs/mult_seq_16x16/runs/first_run/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/mult_seq_16x16/runs/first_run/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/mult_seq_16x16/runs/first_run/reports/metrics.csv'.
[INFO]: There are no max slew, max fanout or max capacitance violations in the design at the typical corner.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
