PC: 8
Reg:
reg_op1: 0x0064|SIMD[01100100/48 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_op2: 0x00c9|SIMD[11001001/-4.5 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_res: 0x0064|SIMD[01100100/48 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_north_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_south_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_west_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_east_in: 0x0000|SIMD[00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
reg_predicate: false
reg_loop_start: 7
reg_loop_end: 8
Sig:
wire_alu_out: 0x4e20|SIMD[00100000/0.125 01001110/7 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
wire_north_in: None
wire_south_in: None
wire_west_in: None
wire_east_in: 0x00c9|SIMD[11001001/-4.5 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
wire_north_out: None
wire_south_out: 0x4e20|SIMD[00100000/0.125 01001110/7 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]
wire_west_out: None
wire_east_out: None
Conf: operation: ADD 0
switch_config: {
    Open -> predicate,
    ALUOut -> south_out,
    Open -> west_out,
    Open -> north_out,
    Open -> east_out,
    EastIn -> alu_op2,
    ALURes -> alu_op1,
};
input_register_used: {};
input_register_write: {};
