FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 17.2.0 d001Jun-03-2023 at 21:42:23 }
NET_NAME
'GND'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):GND':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):gnd';
NODE_NAME	R5 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS113@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	IC2 8
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C3 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS204@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	IC1 8
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	P1 3
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS296@DISCRETE.POT.NORMAL(CHIPS)':
 'B':;
NODE_NAME	IC1 13
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'E\N\A\':;
NODE_NAME	IC2 15
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'RST':;
NODE_NAME	IC2 13
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'E\N\A\':;
NODE_NAME	R3 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS81@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R6 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS129@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C2 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS179@DISCRETE.CAPACITOR POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	MIC1 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS12078@CMA-4544PF-W.CMA-4544PF-W.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J1 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS10172@PROIECT FINAL TIE.CON2_0.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N01138'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N01138':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n01138';
NODE_NAME	D7 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS943@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D6 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS927@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D5 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS911@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D4 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS895@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D3 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS879@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D2 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS825@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D1 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS809@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D8 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS998@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D9 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS1014@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D10 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS1030@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R5 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS113@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N02847'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N02847':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n02847';
NODE_NAME	IC2 14
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	IC1 3
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q0':;
NET_NAME
'N02937'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N02937':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n02937';
NODE_NAME	S1 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS9761@MINI-SPDT-SW.MINI-SPDT-SW.NORMAL(CHIPS)':
 '1':;
NODE_NAME	IC1 11
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q9':;
NET_NAME
'N02945'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N02945':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n02945';
NODE_NAME	IC1 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q1':;
NODE_NAME	S1 3
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS9761@MINI-SPDT-SW.MINI-SPDT-SW.NORMAL(CHIPS)':
 '3':;
NET_NAME
'N03485'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N03485':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n03485';
NODE_NAME	IC1 15
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'RST':;
NODE_NAME	S1 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS9761@MINI-SPDT-SW.MINI-SPDT-SW.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N03522'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N03522':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n03522';
NODE_NAME	IC1 14
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	P1 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS296@DISCRETE.POT.NORMAL(CHIPS)':
 'WIPER':;
NET_NAME
'N04274'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N04274':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n04274';
NODE_NAME	R4 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS97@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	P1 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS296@DISCRETE.POT.NORMAL(CHIPS)':
 'A':;
NODE_NAME	T1 3
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS231@TRANSISTOR.BC547.NORMAL(CHIPS)':
 'COLLECTOR':;
NET_NAME
'N04307'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N04307':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n04307';
NODE_NAME	T1 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS231@TRANSISTOR.BC547.NORMAL(CHIPS)':
 'EMITTER':;
NODE_NAME	C2 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS179@DISCRETE.CAPACITOR POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R6 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS129@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N04445'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N04445':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n04445';
NODE_NAME	R2 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS65@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C1 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS154@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R3 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS81@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	T1 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS231@TRANSISTOR.BC547.NORMAL(CHIPS)':
 'BASE':;
NET_NAME
'N004379'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N004379':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n004379';
NODE_NAME	D1 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS809@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 5
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q6':;
NET_NAME
'N004376'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N004376':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n004376';
NODE_NAME	D4 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS895@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 7
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q3':;
NET_NAME
'N004378'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N004378':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n004378';
NODE_NAME	D2 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS825@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q5':;
NET_NAME
'N0043710'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N0043710':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n0043710';
NODE_NAME	D8 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS998@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 6
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q7':;
NET_NAME
'N0043711'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N0043711':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n0043711';
NODE_NAME	D9 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS1014@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 9
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q8':;
NET_NAME
'N0043712'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N0043712':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n0043712';
NODE_NAME	D10 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS1030@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 11
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q9':;
NET_NAME
'N004373'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N004373':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n004373';
NODE_NAME	D7 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS943@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 3
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q0':;
NET_NAME
'N004377'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N004377':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n004377';
NODE_NAME	D3 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS879@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 10
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q4':;
NET_NAME
'N004374'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N004374':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n004374';
NODE_NAME	D6 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS927@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q1':;
NET_NAME
'N004375'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N004375':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n004375';
NODE_NAME	D5 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS911@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	IC2 4
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q2':;
NET_NAME
'N04471'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):N04471':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):n04471';
NODE_NAME	R1 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS40@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C1 2
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS154@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	MIC1 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS12078@CMA-4544PF-W.CMA-4544PF-W.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'VCC'
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):VCC':
 C_SIGNAL='@\proiect final tie\.schematic1(sch_1):vcc';
NODE_NAME	R1 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS40@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R4 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS97@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R2 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS65@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	IC2 16
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C3 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS204@DISCRETE.CAPACITOR NON-POL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	IC1 16
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	J1 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS10172@PROIECT FINAL TIE.CON2_0.NORMAL(CHIPS)':
 '1':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	IC2 12
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS399@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'CO':;
NODE_NAME	IC1 4
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q2':;
NODE_NAME	IC1 7
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q3':;
NODE_NAME	IC1 10
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q4':;
NODE_NAME	IC1 1
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q5':;
NODE_NAME	IC1 5
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q6':;
NODE_NAME	IC1 6
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q7':;
NODE_NAME	IC1 9
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'Q8':;
NODE_NAME	IC1 12
 '@PROIECT FINAL TIE.SCHEMATIC1(SCH_1):INS2747@PROIECT FINAL TIE.4017_4.NORMAL(CHIPS)':
 'CO':;
END.
