vendor_name = ModelSim
source_file = 1, C:/Users/Danijel/Desktop/postavke/coder/coder.vhd
source_file = 1, C:/Users/Danijel/Desktop/postavke/coder/simulation/modelsim/coder_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Danijel/Desktop/postavke/coder/db/coder.cbx.xml
design_name = hard_block
design_name = coder
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, coder, 1
instance = comp, \oY_uslovna[0]~output\, oY_uslovna[0]~output, coder, 1
instance = comp, \oY_uslovna[1]~output\, oY_uslovna[1]~output, coder, 1
instance = comp, \oY_uslovna[2]~output\, oY_uslovna[2]~output, coder, 1
instance = comp, \oY_if[0]~output\, oY_if[0]~output, coder, 1
instance = comp, \oY_if[1]~output\, oY_if[1]~output, coder, 1
instance = comp, \oY_if[2]~output\, oY_if[2]~output, coder, 1
instance = comp, \oY_case[0]~output\, oY_case[0]~output, coder, 1
instance = comp, \oY_case[1]~output\, oY_case[1]~output, coder, 1
instance = comp, \oY_case[2]~output\, oY_case[2]~output, coder, 1
instance = comp, \iX[7]~input\, iX[7]~input, coder, 1
instance = comp, \iX[3]~input\, iX[3]~input, coder, 1
instance = comp, \iX[2]~input\, iX[2]~input, coder, 1
instance = comp, \iX[1]~input\, iX[1]~input, coder, 1
instance = comp, \iX[4]~input\, iX[4]~input, coder, 1
instance = comp, \oY_uslovna~0\, oY_uslovna~0, coder, 1
instance = comp, \iX[6]~input\, iX[6]~input, coder, 1
instance = comp, \iX[5]~input\, iX[5]~input, coder, 1
instance = comp, \oY_uslovna~1\, oY_uslovna~1, coder, 1
instance = comp, \oY_uslovna~2\, oY_uslovna~2, coder, 1
instance = comp, \oY_uslovna~3\, oY_uslovna~3, coder, 1
instance = comp, \oY_uslovna~4\, oY_uslovna~4, coder, 1
instance = comp, \Mux2~1\, Mux2~1, coder, 1
instance = comp, \iX[0]~input\, iX[0]~input, coder, 1
instance = comp, \Mux0~0\, Mux0~0, coder, 1
instance = comp, \Mux2~0\, Mux2~0, coder, 1
instance = comp, \Mux2~2\, Mux2~2, coder, 1
instance = comp, \Mux1~1\, Mux1~1, coder, 1
instance = comp, \Mux1~0\, Mux1~0, coder, 1
instance = comp, \Mux1~2\, Mux1~2, coder, 1
instance = comp, \Mux0~1\, Mux0~1, coder, 1
instance = comp, \Mux0~2\, Mux0~2, coder, 1
instance = comp, \Mux0~3\, Mux0~3, coder, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, coder, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, coder, 1
