$date
   Thu Mar 13 05:28:08 2025
$end

$version
  2024.2.0
  $dumpfile ("waveform.vcd") 
$end

$timescale
  1ps
$end

$scope module testbench_axi_system $end
$var reg 1 ! ACLK $end
$var reg 1 " ARESETN $end
$var reg 1 # start_signal $end
$var wire 8 $ DP_A [7:0] $end
$var wire 8 % DP_B [7:0] $end
$var wire 32 & DP_RESULT [31:0] $end
$scope module u_axi_system $end
$var wire 1 ' ACLK $end
$var wire 1 ( ARESETN $end
$var wire 1 ) start_signal $end
$var wire 8 $ DP_A [7:0] $end
$var wire 8 % DP_B [7:0] $end
$var wire 32 & DP_RESULT [31:0] $end
$var wire 32 * AWADDR [31:0] $end
$var wire 1 + AWVALID $end
$var wire 1 , AWREADY $end
$var wire 32 - WDATA [31:0] $end
$var wire 1 . WVALID $end
$var wire 1 / WREADY $end
$var wire 2 0 BRESP [1:0] $end
$var wire 1 1 BVALID $end
$var wire 1 2 BREADY $end
$var wire 32 3 ARADDR [31:0] $end
$var wire 1 4 ARVALID $end
$var wire 1 5 ARREADY $end
$var wire 32 6 RDATA [31:0] $end
$var wire 1 7 RVALID $end
$var wire 1 8 RREADY $end
$var wire 32 9 MEM_AWADDR [31:0] $end
$var wire 1 : MEM_AWVALID $end
$var wire 1 ; MEM_AWREADY $end
$var wire 8 < MEM_WDATA [7:0] $end
$var wire 1 = MEM_WVALID $end
$var wire 1 > MEM_WREADY $end
$var wire 1 ? MEM_BVALID $end
$var wire 1 @ MEM_BREADY $end
$var wire 32 A MEM_ARADDR [31:0] $end
$var wire 1 B MEM_ARVALID $end
$var wire 1 C MEM_ARREADY $end
$var wire 8 D MEM_RDATA [7:0] $end
$var wire 1 E MEM_RVALID $end
$var wire 1 F MEM_RREADY $end
$var wire 1 G inputs_ready $end
$var wire 32 H VECTOR_LENGTH_DP [31:0] $end
$var wire 1 I DP_START $end
$var wire 1 J DP_DONE $end
$scope module u_axi_master $end
$var wire 1 ' ACLK $end
$var wire 1 ( ARESETN $end
$var reg 32 K ARADDR [31:0] $end
$var reg 1 L ARVALID $end
$var wire 1 5 ARREADY $end
$var wire 32 6 RDATA [31:0] $end
$var wire 1 7 RVALID $end
$var reg 1 M RREADY $end
$var reg 32 N AWADDR [31:0] $end
$var reg 1 O AWVALID $end
$var wire 1 , AWREADY $end
$var reg 32 P WDATA [31:0] $end
$var reg 1 Q WVALID $end
$var wire 1 / WREADY $end
$var wire 2 0 BRESP [1:0] $end
$var wire 1 1 BVALID $end
$var reg 1 R BREADY $end
$var reg 32 S MEM_ARADDR [31:0] $end
$var reg 1 T MEM_ARVALID $end
$var wire 1 C MEM_ARREADY $end
$var wire 8 D MEM_RDATA [7:0] $end
$var wire 1 E MEM_RVALID $end
$var reg 1 U MEM_RREADY $end
$var reg 32 V MEM_AWADDR [31:0] $end
$var reg 1 W MEM_AWVALID $end
$var wire 1 ; MEM_AWREADY $end
$var reg 8 X MEM_WDATA [7:0] $end
$var reg 1 Y MEM_WVALID $end
$var wire 1 > MEM_WREADY $end
$var wire 1 ? MEM_BVALID $end
$var reg 1 Z MEM_BREADY $end
$var reg 8 [ DP_A [7:0] $end
$var reg 8 \ DP_B [7:0] $end
$var wire 32 & DP_RESULT [31:0] $end
$var reg 1 ] DP_START $end
$var wire 1 J DP_DONE $end
$var reg 1 ^ inputs_ready $end
$var reg 32 _ VECTOR_LENGTH_DP [31:0] $end
$var wire 1 ) start_signal $end
$var reg 32 ` CONTROL_REG [31:0] $end
$var reg 32 a VECTOR_A_BASE [31:0] $end
$var reg 32 b VECTOR_B_BASE [31:0] $end
$var reg 32 c VECTOR_LENGTH [31:0] $end
$var reg 32 d OUTPUT_ADDR [31:0] $end
$var reg 1 e config_read_done $end
$var reg 1 f vector_read_done $end
$var reg 1 g dot_product_done $end
$var reg 1 h result_write_done $end
$var reg 1 i config_write_done $end
$var reg 3 j current_state $end
$var reg 3 k next_state $end
$var integer 32 l vector_index [31:0] $end
$var reg 32 m dot_product_result [31:0] $end
$var reg 2 n current_state_slave_read $end
$var reg 3 o current_state_mem_read $end
$var reg 2 p current_state_mem_write $end
$var integer 32 q byte_counter [31:0] $end
$var reg 3 r current_state_slave_write $end
$upscope $end
$scope module u_axi_lite_slave $end
$var wire 1 ' ACLK $end
$var wire 1 ( ARESETN $end
$var wire 32 * AWADDR [31:0] $end
$var wire 1 + AWVALID $end
$var reg 1 s AWREADY $end
$var wire 32 - WDATA [31:0] $end
$var wire 1 . WVALID $end
$var reg 1 t WREADY $end
$var reg 2 u BRESP [1:0] $end
$var reg 1 v BVALID $end
$var wire 1 2 BREADY $end
$var wire 32 3 ARADDR [31:0] $end
$var wire 1 4 ARVALID $end
$var reg 1 w ARREADY $end
$var reg 32 x RDATA [31:0] $end
$var reg 1 y RVALID $end
$var wire 1 8 RREADY $end
$var reg 32 z REG0 [31:0] $end
$var reg 32 { REG1 [31:0] $end
$var reg 32 | REG2 [31:0] $end
$var reg 32 } REG3 [31:0] $end
$var reg 32 ~ REG4 [31:0] $end
$var reg 32 !! REG5 [31:0] $end
$var reg 2 "! write_state $end
$var reg 2 #! read_state $end
$upscope $end
$scope module u_memory $end
$var wire 1 ' clk $end
$var wire 1 ( rst_n $end
$var wire 16 $! awaddr [15:0] $end
$var wire 1 : awvalid $end
$var reg 1 %! awready $end
$var wire 8 < wdata [7:0] $end
$var wire 1 = wvalid $end
$var reg 1 &! wready $end
$var reg 1 '! bvalid $end
$var wire 1 @ bready $end
$var wire 16 (! araddr [15:0] $end
$var wire 1 B arvalid $end
$var reg 1 )! arready $end
$var reg 8 *! rdata [7:0] $end
$var reg 1 +! rvalid $end
$var wire 1 F rready $end
$var reg 2 ,! write_state $end
$var reg 2 -! read_state $end
$scope begin Block124_12 $end
$var integer 32 .! i [31:0] $end
$upscope $end
$upscope $end
$scope module u_dot_product_accelerator $end
$var wire 1 ' ACLK $end
$var wire 1 ( ARESETN $end
$var wire 8 $ DP_A [7:0] $end
$var wire 8 % DP_B [7:0] $end
$var wire 1 G inputs_ready $end
$var wire 32 H VECTOR_LENGTH_DP [31:0] $end
$var wire 1 I DP_START $end
$var reg 32 /! DP_RESULT [31:0] $end
$var reg 1 0! DP_DONE $end
$var reg 32 1! accumulated_result [31:0] $end
$var reg 1 2! inputs_ready_d $end
$var wire 1 3! inputs_ready_posedge $end
$var integer 32 4! vector_length_counter [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
b0 !!
0"
b0 "!
0#
b0 #!
b0 $
b0 $!
b0 %
0%!
b0 &
0&!
0'
0'!
0(
b0 (!
0)
0)!
b0 *
b0 *!
0+
0+!
0,
b0 ,!
b0 -
b0 -!
0.
b10000000000000000 .!
0/
b0 /!
b0 0
00!
01
b0 1!
02
02!
b0 3
03!
04
b0 4!
05
b0 6
07
08
b0 9
0:
0;
b0 <
0=
0>
0?
0@
b0 A
0B
0C
b0 D
0E
0F
0G
b0 H
0I
0J
b0 K
0L
0M
b0 N
0O
b0 P
0Q
0R
b0 S
0T
0U
b0 V
0W
b0 X
0Y
0Z
b0 [
b0 \
0]
0^
b0 _
b0 `
b0 a
b0 b
b0 c
b0 d
0e
0f
0g
0h
0i
b0 j
b0 k
b0 l
b0 m
b0 n
b0 o
b0 p
b0 q
b0 r
0s
0t
b0 u
0v
0w
b0 x
0y
b1 z
b0 {
b100000000 |
b11 }
b1000000000000 ~
$end

#5000
1!
1'

#10000
0!
0'

#15000
1!
1'

#20000
0!
1"
0'
1(

#25000
1!
1'

#30000
0!
1#
0'
1)
b1 k

#35000
1!
1'
b1 j

#40000
0!
0#
0'
0)

#45000
1!
1'
14
1L
b1 n

#50000
0!
0'

#55000
1!
b1 #!
1'
15
1w

#60000
0!
0'

#65000
1!
b10 #!
1'
04
05
b1 6
17
18
0L
1M
b10 n
0w
b1 x
1y

#70000
0!
0'

#75000
1!
b0 #!
1'
07
08
0M
b1 `
b11 n
0y

#80000
0!
0'

#85000
1!
1'
b100 3
14
b100 K
1L
b1 n

#90000
0!
0'

#95000
1!
b1 #!
1'
15
1w

#100000
0!
0'

#105000
1!
b10 #!
1'
04
05
b0 6
17
18
0L
1M
b10 n
0w
b0 x
1y

#110000
0!
0'

#115000
1!
b0 #!
1'
07
08
0M
b11 n
0y

#120000
0!
0'

#125000
1!
1'
b1000 3
14
b1000 K
1L
b1 n

#130000
0!
0'

#135000
1!
b1 #!
1'
15
1w

#140000
0!
0'

#145000
1!
b10 #!
1'
04
05
b100000000 6
17
18
0L
1M
b10 n
0w
b100000000 x
1y

#150000
0!
0'

#155000
1!
b0 #!
1'
07
08
0M
b100000000 b
b11 n
0y

#160000
0!
0'

#165000
1!
1'
b1100 3
14
b1100 K
1L
b1 n

#170000
0!
0'

#175000
1!
b1 #!
1'
15
1w

#180000
0!
0'

#185000
1!
b10 #!
1'
04
05
b11 6
17
18
0L
1M
b10 n
0w
b11 x
1y

#190000
0!
0'

#195000
1!
b0 #!
1'
07
08
0M
b11 c
b11 n
0y

#200000
0!
0'

#205000
1!
1'
b10000 3
14
b10000 K
1L
b1 n

#210000
0!
0'

#215000
1!
b1 #!
1'
15
1w

#220000
0!
0'

#225000
1!
b10 #!
1'
04
05
b1000000000000 6
17
18
0L
1M
b10 n
0w
b1000000000000 x
1y

#230000
0!
0'

#235000
1!
b0 #!
1'
07
08
0M
b1000000000000 d
b11 n
0y

#240000
0!
0'

#245000
1!
1'
1e
b10 k
b0 n

#250000
0!
0'

#255000
1!
1'
b10 j

#260000
0!
0'

#265000
1!
1'
1B
b11 H
1T
b11 _
b1 o

#270000
0!
0'

#275000
1!
1'
1)!
b1 -!
1C

#280000
0!
0'

#285000
1!
1'
0)!
b1 *!
1+!
b10 -!
0B
0C
b1 D
1E
1F
0T
1U
b10 o

#290000
0!
0'

#295000
1!
b1 $
1'
b100000000 (!
0+!
b0 -!
b100000000 A
1B
0E
0F
b100000000 S
1T
0U
b1 [
b11 o

#300000
0!
0'

#305000
1!
1'
1)!
b0 *!
b1 -!
1C
b0 D

#310000
0!
0'

#315000
1!
1'
0)!
b100 *!
1+!
b10 -!
0B
0C
b100 D
1E
1F
0T
1U
b100 o

#320000
0!
0'

#325000
1!
b100 %
1'
0+!
b0 -!
13!
0E
0F
1G
0U
b100 \
1^
b1 l
b0 o

#330000
0!
0'

#335000
1!
1'
b1 (!
b100 1!
12!
03!
b1 4!
b1 A
1B
0G
b1 S
1T
0^
b1 o

#340000
0!
0'

#345000
1!
1'
1)!
b0 *!
b1 -!
02!
1C
b0 D

#350000
0!
0'

#355000
1!
1'
0)!
b10 *!
1+!
b10 -!
0B
0C
b10 D
1E
1F
0T
1U
b10 o

#360000
0!
0'

#365000
1!
b10 $
1'
b100000001 (!
0+!
b0 -!
b100000001 A
1B
0E
0F
b100000001 S
1T
0U
b10 [
b11 o

#370000
0!
0'

#375000
1!
1'
1)!
b0 *!
b1 -!
1C
b0 D

#380000
0!
0'

#385000
1!
1'
0)!
b101 *!
1+!
b10 -!
0B
0C
b101 D
1E
1F
0T
1U
b100 o

#390000
0!
0'

#395000
1!
b101 %
1'
0+!
b0 -!
13!
0E
0F
1G
0U
b101 \
1^
b10 l
b0 o

#400000
0!
0'

#405000
1!
1'
b10 (!
b1110 1!
12!
03!
b10 4!
b10 A
1B
0G
b10 S
1T
0^
b1 o

#410000
0!
0'

#415000
1!
1'
1)!
b0 *!
b1 -!
02!
1C
b0 D

#420000
0!
0'

#425000
1!
1'
0)!
b11 *!
1+!
b10 -!
0B
0C
b11 D
1E
1F
0T
1U
b10 o

#430000
0!
0'

#435000
1!
b11 $
1'
b100000010 (!
0+!
b0 -!
b100000010 A
1B
0E
0F
b100000010 S
1T
0U
b11 [
b11 o

#440000
0!
0'

#445000
1!
1'
1)!
b0 *!
b1 -!
1C
b0 D

#450000
0!
0'

#455000
1!
1'
0)!
b110 *!
1+!
b10 -!
0B
0C
b110 D
1E
1F
0T
1U
b100 o

#460000
0!
0'

#465000
1!
b110 %
1'
0+!
b0 -!
13!
0E
0F
1G
0U
b110 \
1^
b11 l
b0 o

#470000
0!
0'

#475000
1!
1'
b100000 1!
12!
03!
b11 4!
1f
b11 k

#480000
0!
0'

#485000
1!
1'
b11 j

#490000
0!
0'

#495000
1!
1'
1I
1]

#500000
0!
0'

#505000
1!
b100000 &
1'
b100000 /!
10!
1J

#510000
0!
0'

#515000
1!
1'
0I
0]
1g
b100 k
b100000 m

#520000
0!
0'

#525000
1!
1'
b100 j

#530000
0!
0'

#535000
1!
b1000000000000 $!
1'
b1000000000000 9
1:
b1000000000000 V
1W
b1 p

#540000
0!
0'

#545000
1!
1%!
1'
b1 ,!
1;

#550000
0!
0'

#555000
1!
0%!
1'
0:
0;
b100000 <
1=
0W
b100000 X
1Y
b10 p

#560000
0!
0'

#565000
1!
1&!
1'
b10 ,!
1>

#570000
0!
0'

#575000
1!
0&!
1'
1'!
b11 ,!
0=
0>
1?
1@
0Y
1Z
b11 p

#580000
0!
0'

#585000
1!
1'
0'!
b0 ,!
0?
0@
0Z
b0 p
b1 q

#590000
0!
0'

#595000
1!
b1000000000001 $!
1'
b1000000000001 9
1:
b1000000000001 V
1W
b1 p

#600000
0!
0'

#605000
1!
1%!
1'
b1 ,!
1;

#610000
0!
0'

#615000
1!
0%!
1'
0:
0;
b0 <
1=
0W
b0 X
1Y
b10 p

#620000
0!
0'

#625000
1!
1&!
1'
b10 ,!
1>

#630000
0!
0'

#635000
1!
0&!
1'
1'!
b11 ,!
0=
0>
1?
1@
0Y
1Z
b11 p

#640000
0!
0'

#645000
1!
1'
0'!
b0 ,!
0?
0@
0Z
b0 p
b10 q

#650000
0!
0'

#655000
1!
b1000000000010 $!
1'
b1000000000010 9
1:
b1000000000010 V
1W
b1 p

#660000
0!
0'

#665000
1!
1%!
1'
b1 ,!
1;

#670000
0!
0'

#675000
1!
0%!
1'
0:
0;
1=
0W
1Y
b10 p

#680000
0!
0'

#685000
1!
1&!
1'
b10 ,!
1>

#690000
0!
0'

#695000
1!
0&!
1'
1'!
b11 ,!
0=
0>
1?
1@
0Y
1Z
b11 p

#700000
0!
0'

#705000
1!
1'
0'!
b0 ,!
0?
0@
0Z
b0 p
b11 q

#710000
0!
0'

#715000
1!
b1000000000011 $!
1'
b1000000000011 9
1:
b1000000000011 V
1W
b1 p

#720000
0!
0'

#725000
1!
1%!
1'
b1 ,!
1;

#730000
0!
0'

#735000
1!
0%!
1'
0:
0;
1=
0W
1Y
b10 p

#740000
0!
0'

#745000
1!
1&!
1'
b10 ,!
1>

#750000
0!
0'

#755000
1!
0&!
1'
1'!
b11 ,!
0=
0>
1?
1@
0Y
1Z
b11 p

#760000
0!
0'

#765000
1!
1'
0'!
b0 ,!
0?
0@
0Z
b0 p
b100 q

#770000
0!
0'

#775000
1!
1'
1h
b101 k

#780000
0!
0'

#785000
1!
1'
b101 j

#790000
0!
0'

#795000
1!
1'
b10000 *
1+
b10000 N
1O
b1 r

#800000
0!
0'

#805000
1!
b1 "!
1'
1,
1s

#810000
0!
0'

#815000
1!
1'
0+
0,
b100000 -
1.
0O
b100000 P
1Q
b10 r
0s

#820000
0!
0'

#825000
1!
b10 "!
1'
1/
1t

#830000
0!
0'

#835000
1!
b11 "!
1'
0.
0/
11
12
0Q
1R
b11 r
0t
1v
b100000 ~

#840000
0!
0'

#845000
1!
b0 "!
1'
b10100 *
1+
01
02
b10100 N
1O
0R
b100 r
0v

#850000
0!
0'

#855000
1!
b1 "!
1'
1,
1s

#860000
0!
0'

#865000
1!
1'
0+
0,
b1 -
1.
0O
b1 P
1Q
b101 r
0s

#870000
0!
0'

#875000
1!
b10 "!
1'
1/
1t

#880000
0!
0'

#885000
1!
b1 !!
b11 "!
1'
0.
0/
11
12
0Q
1R
b110 r
0t
1v

#890000
0!
0'

#895000
1!
b0 "!
1'
01
02
0R
1i
b0 k
b0 r
0v

#900000
0!
0'

#905000
1!
1'
b0 j

#910000
0!
0'

#915000
1!
1'

#920000
0!
0'

#925000
1!
1'

#930000
0!
0'

#935000
1!
1'

#940000
0!
0'

#945000
1!
1'

#950000
0!
0'

#955000
1!
1'

#960000
0!
0'

#965000
1!
1'

#970000
0!
0'

#975000
1!
1'

#980000
0!
0'

#985000
1!
1'

#990000
0!
0'

#995000
1!
1'

#1000000
0!
0'

#1005000
1!
1'

#1010000
0!
0'

#1015000
1!
1'

#1020000
0!
0'

#1025000
1!
1'

#1030000
0!
0'
