# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do FIFO_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3 {C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/ram16x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:02 on Oct 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3" C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/ram16x8.v 
# -- Compiling module ram16x8
# 
# Top level modules:
# 	ram16x8
# End time: 11:42:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3 {C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/FIFO_Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:02 on Oct 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3" C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/FIFO_Control.sv 
# -- Compiling module FIFO_Control
# -- Compiling module FIFO_Control_testbench
# 
# Top level modules:
# 	FIFO_Control_testbench
# End time: 11:42:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3 {C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:02 on Oct 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3" C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 11:42:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3 {C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/writePointer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:02 on Oct 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3" C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/writePointer.sv 
# -- Compiling module writePointer
# -- Compiling module writePointer_testbench
# 
# Top level modules:
# 	writePointer_testbench
# End time: 11:42:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3 {C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/readPointer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:02 on Oct 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3" C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/readPointer.sv 
# -- Compiling module readPointer
# -- Compiling module readPointer_testbench
# 
# Top level modules:
# 	readPointer_testbench
# End time: 11:42:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3 {C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/hexDisplay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:02 on Oct 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3" C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/hexDisplay.sv 
# -- Compiling module hexDisplay
# -- Compiling module hexDisplay_testbench
# 
# Top level modules:
# 	hexDisplay_testbench
# End time: 11:42:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3 {C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/FIFO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:02 on Oct 13,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3" C:/Users/Alan/iCloudDrive/Documents/UW/EE371/lab2/lab2_task3/FIFO.sv 
# -- Compiling module FIFO
# -- Compiling module FIFO_testbench
# 
# Top level modules:
# 	FIFO_testbench
# End time: 11:42:02 on Oct 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.writePointer_testbench
# vsim work.writePointer_testbench 
# Start time: 11:42:04 on Oct 13,2022
# Loading sv_std.std
# Loading work.writePointer_testbench
# Loading work.writePointer
run wave.do
# Invalid time value: wave.do
run
# End time: 11:43:44 on Oct 13,2022, Elapsed time: 0:01:40
# Errors: 1, Warnings: 0
