Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: final_topmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final_topmodule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final_topmodule"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : final_topmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\ROwithPUF.vhd" into library work
Parsing entity <RO>.
Parsing architecture <Behavioral> of entity <ro>.
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\puf_design.vhd" into library work
Parsing entity <puf_design>.
Parsing architecture <Behavioral> of entity <puf_design>.
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\OSC_sel.vhd" into library work
Parsing entity <OSC_sel>.
Parsing architecture <Behavioral> of entity <osc_sel>.
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\Hardware Security\lab0_code\rc5\Hex2SevenSegConverter.vhd" into library work
Parsing entity <Hex2LED>.
Parsing architecture <Behavioral> of entity <hex2led>.
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" into library work
Parsing entity <freq_counter>.
Parsing architecture <Behavioral> of entity <freq_counter>.
Parsing VHDL file "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" into library work
Parsing entity <final_topmodule>.
Parsing architecture <Behavioral> of entity <final_topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <final_topmodule> (architecture <Behavioral>) from library <work>.

Elaborating entity <freq_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <OSC_sel> (architecture <Behavioral>) from library <work>.

Elaborating entity <puf_design> (architecture <Behavioral>) from library <work>.

Elaborating entity <RO> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 59: enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 65: enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 80: finish1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 82: counter1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 83: counter1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 99: finish1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 102: counter2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 103: counter2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 117: counter1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd" Line 122: comparator should be on the sensitivity list of the process

Elaborating entity <Hex2LED> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Manasa Kiran\Documents\Hardware Security\lab0_code\rc5\Hex2SevenSegConverter.vhd" Line 15: x should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <final_topmodule>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd".
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 71: Output port <do> of the instance <bit1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 72: Output port <do> of the instance <bit2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 73: Output port <do> of the instance <bit3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 74: Output port <do> of the instance <bit4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 75: Output port <do> of the instance <bit5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 76: Output port <do> of the instance <bit6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 77: Output port <do> of the instance <bit7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 78: Output port <do> of the instance <bit8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 79: Output port <do> of the instance <bit9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 80: Output port <do> of the instance <bit10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 81: Output port <do> of the instance <bit11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 82: Output port <do> of the instance <bit12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 83: Output port <do> of the instance <bit13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 84: Output port <do> of the instance <bit14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 85: Output port <do> of the instance <bit15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 86: Output port <do> of the instance <bit16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 87: Output port <do> of the instance <bit17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 88: Output port <do> of the instance <bit18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 89: Output port <do> of the instance <bit19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 90: Output port <do> of the instance <bit20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 91: Output port <do> of the instance <bit21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 92: Output port <do> of the instance <bit22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 93: Output port <do> of the instance <bit23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 94: Output port <do> of the instance <bit24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 95: Output port <do> of the instance <bit25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 96: Output port <do> of the instance <bit26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 97: Output port <do> of the instance <bit27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 98: Output port <do> of the instance <bit28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 99: Output port <do> of the instance <bit29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 100: Output port <do> of the instance <bit30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\final_topmodule.vhd" line 101: Output port <do> of the instance <bit31> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <Val>.
    Found 27-bit register for signal <Cntr>.
    Found 27-bit adder for signal <Cntr[26]_GND_6_o_add_1_OUT> created at line 115.
    Found 4-bit adder for signal <Val[3]_GND_6_o_add_6_OUT> created at line 129.
    Found 16x8-bit Read Only RAM for signal <SSEG_AN>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <final_topmodule> synthesized.

Synthesizing Unit <freq_counter>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\freq_counter.vhd".
    Found 1-bit register for signal <done>.
    Found 28-bit register for signal <slow_clk>.
    Found 28-bit adder for signal <slow_clk[27]_GND_7_o_add_0_OUT> created at line 60.
    Found 32-bit adder for signal <counter1[31]_GND_7_o_add_5_OUT> created at line 82.
    Found 32-bit adder for signal <counter2[31]_GND_7_o_add_10_OUT> created at line 102.
WARNING:Xst:737 - Found 1-bit latch for signal <finish1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <finish2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <comparator>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <compared_value>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator lessequal for signal <counter2[31]_counter1[31]_LessThan_15_o> created at line 117
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  68 Latch(s).
	inferred   1 Comparator(s).
	inferred  78 Multiplexer(s).
Unit <freq_counter> synthesized.

Synthesizing Unit <OSC_sel>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\OSC_sel.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <osc_out<0>> created at line 48.
    Found 1-bit 4-to-1 multiplexer for signal <osc_out<1>> created at line 55.
    Summary:
	inferred   2 Multiplexer(s).
Unit <OSC_sel> synthesized.

Synthesizing Unit <puf_design>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\puf_design.vhd".
    Summary:
	no macro.
Unit <puf_design> synthesized.

Synthesizing Unit <RO>.
    Related source file is "C:\Users\Manasa Kiran\Documents\GitHub\RO_PUF\PUF\ROwithPUF.vhd".
        RO_ChainLength = 7
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<6>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<6>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<5>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<5>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<4>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<4>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<3>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<3>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<2>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<2>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<1>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<1>>.
    Set property "KEEP = TRUE" for signal <RO_PATH_INV<0>>.
    Set property "syn_keep = true" for signal <RO_PATH_INV<0>>.
    Summary:
	no macro.
Unit <RO> synthesized.

Synthesizing Unit <Hex2LED>.
    Related source file is "C:\Users\Manasa Kiran\Documents\Hardware Security\lab0_code\rc5\Hex2SevenSegConverter.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x8-bit Read Only RAM for signal <Y>
    Summary:
	inferred   1 RAM(s).
Unit <Hex2LED> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x8-bit single-port Read Only RAM                    : 9
# Adders/Subtractors                                   : 98
 27-bit adder                                          : 1
 28-bit adder                                          : 32
 32-bit adder                                          : 64
 4-bit adder                                           : 1
# Registers                                            : 66
 1-bit register                                        : 32
 27-bit register                                       : 1
 28-bit register                                       : 32
 4-bit register                                        : 1
# Latches                                              : 2176
 1-bit latch                                           : 2176
# Comparators                                          : 32
 32-bit comparator lessequal                           : 32
# Multiplexers                                         : 2570
 1-bit 2-to-1 multiplexer                              : 2368
 1-bit 4-to-1 multiplexer                              : 64
 32-bit 2-to-1 multiplexer                             : 128
 8-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Hex2LED>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Y> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <X>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Y>             |          |
    -----------------------------------------------------------------------
Unit <Hex2LED> synthesized (advanced).

Synthesizing (advanced) Unit <final_topmodule>.
The following registers are absorbed into counter <Val>: 1 register on signal <Val>.
The following registers are absorbed into counter <Cntr>: 1 register on signal <Cntr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSEG_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Val>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SSEG_AN>       |          |
    -----------------------------------------------------------------------
Unit <final_topmodule> synthesized (advanced).

Synthesizing (advanced) Unit <freq_counter>.
The following registers are absorbed into counter <slow_clk>: 1 register on signal <slow_clk>.
Unit <freq_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x8-bit single-port distributed Read Only RAM        : 9
# Adders/Subtractors                                   : 64
 32-bit adder                                          : 64
# Counters                                             : 34
 27-bit up counter                                     : 1
 28-bit up counter                                     : 32
 4-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 32
 32-bit comparator lessequal                           : 32
# Multiplexers                                         : 2570
 1-bit 2-to-1 multiplexer                              : 2368
 1-bit 4-to-1 multiplexer                              : 64
 32-bit 2-to-1 multiplexer                             : 128
 8-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <puf_design>: instances <RO1>, <RO2> of unit <RO> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <puf_design>: instances <RO1>, <RO3> of unit <RO> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <puf_design>: instances <RO1>, <RO4> of unit <RO> are equivalent, second instance is removed
INFO:Xst:2146 - In block <final_topmodule>, Counter <bit31/slow_clk> <bit30/slow_clk> <bit29/slow_clk> <bit28/slow_clk> <bit27/slow_clk> <bit26/slow_clk> <bit25/slow_clk> <bit24/slow_clk> <bit23/slow_clk> <bit22/slow_clk> <bit21/slow_clk> <bit20/slow_clk> <bit19/slow_clk> <bit18/slow_clk> <bit17/slow_clk> <bit16/slow_clk> <bit15/slow_clk> <bit14/slow_clk> <bit13/slow_clk> <bit12/slow_clk> <bit11/slow_clk> <bit10/slow_clk> <bit9/slow_clk> <bit8/slow_clk> <bit7/slow_clk> <bit6/slow_clk> <bit5/slow_clk> <bit4/slow_clk> <bit3/slow_clk> <bit2/slow_clk> <bit1/slow_clk> <bit0/slow_clk> are equivalent, XST will keep only <bit31/slow_clk>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit31/counter/sel1/RO1/RO_PATH_INV<3>, bit31/finish2_finish2_MUX_210_o, bit31/counter/sel1/RO1/RO_PATH_INV<5>, bit31/counter/sel1/RO1/RO_PATH_INV<1>, bit31/counter/sel1/RO1/RO_PATH_INV<6>, bit31/finish2_finish2_MUX_209_o, bit31/counter/sel1/RO1/RO_PATH_INV<4>, bit31/counter/sel1/RO1/RO_PATH_INV<0>, bit31/counter/sel1/RO1/RO_PATH_INV<2>, bit31/counter/sel1/RO1/n0006.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit30/counter/sel1/RO1/RO_PATH_INV<0>, bit30/counter/sel1/RO1/RO_PATH_INV<3>, bit30/counter/sel1/RO1/RO_PATH_INV<2>, bit30/finish2_finish2_MUX_209_o, bit30/counter/sel1/RO1/RO_PATH_INV<6>, bit30/counter/sel1/RO1/n0006, bit30/counter/sel1/RO1/RO_PATH_INV<4>, bit30/counter/sel1/RO1/RO_PATH_INV<1>, bit30/finish2_finish2_MUX_210_o, bit30/counter/sel1/RO1/RO_PATH_INV<5>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit29/finish2_finish2_MUX_209_o, bit29/counter/sel1/RO1/n0006, bit29/counter/sel1/RO1/RO_PATH_INV<2>, bit29/finish2_finish2_MUX_210_o, bit29/counter/sel1/RO1/RO_PATH_INV<4>, bit29/counter/sel1/RO1/RO_PATH_INV<6>, bit29/counter/sel1/RO1/RO_PATH_INV<3>, bit29/counter/sel1/RO1/RO_PATH_INV<0>, bit29/counter/sel1/RO1/RO_PATH_INV<1>, bit29/counter/sel1/RO1/RO_PATH_INV<5>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit28/counter/sel1/RO1/RO_PATH_INV<3>, bit28/counter/sel1/RO1/RO_PATH_INV<6>, bit28/finish2_finish2_MUX_209_o, bit28/counter/sel1/RO1/n0006, bit28/counter/sel1/RO1/RO_PATH_INV<0>, bit28/counter/sel1/RO1/RO_PATH_INV<2>, bit28/counter/sel1/RO1/RO_PATH_INV<5>, bit28/counter/sel1/RO1/RO_PATH_INV<4>, bit28/counter/sel1/RO1/RO_PATH_INV<1>, bit28/finish2_finish2_MUX_210_o.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit27/counter/sel1/RO1/RO_PATH_INV<2>, bit27/counter/sel1/RO1/RO_PATH_INV<0>, bit27/finish2_finish2_MUX_209_o, bit27/counter/sel1/RO1/RO_PATH_INV<6>, bit27/counter/sel1/RO1/RO_PATH_INV<4>, bit27/finish2_finish2_MUX_210_o, bit27/counter/sel1/RO1/RO_PATH_INV<1>, bit27/counter/sel1/RO1/n0006, bit27/counter/sel1/RO1/RO_PATH_INV<5>, bit27/counter/sel1/RO1/RO_PATH_INV<3>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit26/counter/sel1/RO1/RO_PATH_INV<1>, bit26/counter/sel1/RO1/RO_PATH_INV<2>, bit26/counter/sel1/RO1/RO_PATH_INV<4>, bit26/counter/sel1/RO1/RO_PATH_INV<5>, bit26/counter/sel1/RO1/RO_PATH_INV<3>, bit26/counter/sel1/RO1/n0006, bit26/counter/sel1/RO1/RO_PATH_INV<0>, bit26/finish2_finish2_MUX_209_o, bit26/counter/sel1/RO1/RO_PATH_INV<6>, bit26/finish2_finish2_MUX_210_o.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit25/finish2_finish2_MUX_209_o, bit25/counter/sel1/RO1/RO_PATH_INV<1>, bit25/counter/sel1/RO1/n0006, bit25/finish2_finish2_MUX_210_o, bit25/counter/sel1/RO1/RO_PATH_INV<3>, bit25/counter/sel1/RO1/RO_PATH_INV<0>, bit25/counter/sel1/RO1/RO_PATH_INV<4>, bit25/counter/sel1/RO1/RO_PATH_INV<2>, bit25/counter/sel1/RO1/RO_PATH_INV<5>, bit25/counter/sel1/RO1/RO_PATH_INV<6>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit24/counter/sel1/RO1/RO_PATH_INV<1>, bit24/finish2_finish2_MUX_210_o, bit24/counter/sel1/RO1/RO_PATH_INV<6>, bit24/counter/sel1/RO1/RO_PATH_INV<5>, bit24/counter/sel1/RO1/RO_PATH_INV<3>, bit24/counter/sel1/RO1/RO_PATH_INV<2>, bit24/counter/sel1/RO1/n0006, bit24/counter/sel1/RO1/RO_PATH_INV<4>, bit24/counter/sel1/RO1/RO_PATH_INV<0>, bit24/finish2_finish2_MUX_209_o.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit23/finish2_finish2_MUX_209_o, bit23/counter/sel1/RO1/RO_PATH_INV<3>, bit23/counter/sel1/RO1/RO_PATH_INV<6>, bit23/counter/sel1/RO1/RO_PATH_INV<5>, bit23/counter/sel1/RO1/RO_PATH_INV<2>, bit23/counter/sel1/RO1/RO_PATH_INV<4>, bit23/counter/sel1/RO1/RO_PATH_INV<1>, bit23/counter/sel1/RO1/n0006, bit23/finish2_finish2_MUX_210_o, bit23/counter/sel1/RO1/RO_PATH_INV<0>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit22/counter/sel1/RO1/RO_PATH_INV<1>, bit22/finish2_finish2_MUX_209_o, bit22/finish2_finish2_MUX_210_o, bit22/counter/sel1/RO1/RO_PATH_INV<0>, bit22/counter/sel1/RO1/RO_PATH_INV<5>, bit22/counter/sel1/RO1/RO_PATH_INV<6>, bit22/counter/sel1/RO1/RO_PATH_INV<4>, bit22/counter/sel1/RO1/n0006, bit22/counter/sel1/RO1/RO_PATH_INV<3>, bit22/counter/sel1/RO1/RO_PATH_INV<2>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit21/finish2_finish2_MUX_209_o, bit21/counter/sel1/RO1/RO_PATH_INV<6>, bit21/counter/sel1/RO1/RO_PATH_INV<4>, bit21/counter/sel1/RO1/n0006, bit21/counter/sel1/RO1/RO_PATH_INV<0>, bit21/counter/sel1/RO1/RO_PATH_INV<5>, bit21/counter/sel1/RO1/RO_PATH_INV<1>, bit21/finish2_finish2_MUX_210_o, bit21/counter/sel1/RO1/RO_PATH_INV<2>, bit21/counter/sel1/RO1/RO_PATH_INV<3>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit20/counter/sel1/RO1/RO_PATH_INV<4>, bit20/counter/sel1/RO1/RO_PATH_INV<6>, bit20/counter/sel1/RO1/RO_PATH_INV<5>, bit20/finish2_finish2_MUX_209_o, bit20/counter/sel1/RO1/RO_PATH_INV<0>, bit20/finish2_finish2_MUX_210_o, bit20/counter/sel1/RO1/RO_PATH_INV<3>, bit20/counter/sel1/RO1/n0006, bit20/counter/sel1/RO1/RO_PATH_INV<1>, bit20/counter/sel1/RO1/RO_PATH_INV<2>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit19/finish2_finish2_MUX_210_o, bit19/finish2_finish2_MUX_209_o, bit19/counter/sel1/RO1/RO_PATH_INV<0>, bit19/counter/sel1/RO1/RO_PATH_INV<4>, bit19/counter/sel1/RO1/RO_PATH_INV<6>, bit19/counter/sel1/RO1/RO_PATH_INV<1>, bit19/counter/sel1/RO1/RO_PATH_INV<2>, bit19/counter/sel1/RO1/RO_PATH_INV<5>, bit19/counter/sel1/RO1/RO_PATH_INV<3>, bit19/counter/sel1/RO1/n0006.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit18/counter/sel1/RO1/RO_PATH_INV<2>, bit18/counter/sel1/RO1/RO_PATH_INV<1>, bit18/counter/sel1/RO1/RO_PATH_INV<0>, bit18/counter/sel1/RO1/RO_PATH_INV<5>, bit18/counter/sel1/RO1/n0006, bit18/finish2_finish2_MUX_209_o, bit18/finish2_finish2_MUX_210_o, bit18/counter/sel1/RO1/RO_PATH_INV<3>, bit18/counter/sel1/RO1/RO_PATH_INV<4>, bit18/counter/sel1/RO1/RO_PATH_INV<6>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit17/counter/sel1/RO1/RO_PATH_INV<1>, bit17/counter/sel1/RO1/RO_PATH_INV<3>, bit17/counter/sel1/RO1/RO_PATH_INV<4>, bit17/finish2_finish2_MUX_210_o, bit17/finish2_finish2_MUX_209_o, bit17/counter/sel1/RO1/RO_PATH_INV<0>, bit17/counter/sel1/RO1/RO_PATH_INV<2>, bit17/counter/sel1/RO1/RO_PATH_INV<6>, bit17/counter/sel1/RO1/n0006, bit17/counter/sel1/RO1/RO_PATH_INV<5>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit16/counter/sel1/RO1/RO_PATH_INV<3>, bit16/counter/sel1/RO1/RO_PATH_INV<5>, bit16/counter/sel1/RO1/n0006, bit16/counter/sel1/RO1/RO_PATH_INV<2>, bit16/counter/sel1/RO1/RO_PATH_INV<6>, bit16/finish2_finish2_MUX_210_o, bit16/counter/sel1/RO1/RO_PATH_INV<1>, bit16/counter/sel1/RO1/RO_PATH_INV<0>, bit16/finish2_finish2_MUX_209_o, bit16/counter/sel1/RO1/RO_PATH_INV<4>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit15/counter/sel1/RO1/RO_PATH_INV<0>, bit15/counter/sel1/RO1/RO_PATH_INV<6>, bit15/counter/sel1/RO1/RO_PATH_INV<1>, bit15/counter/sel1/RO1/n0006, bit15/finish2_finish2_MUX_209_o, bit15/finish2_finish2_MUX_210_o, bit15/counter/sel1/RO1/RO_PATH_INV<5>, bit15/counter/sel1/RO1/RO_PATH_INV<4>, bit15/counter/sel1/RO1/RO_PATH_INV<3>, bit15/counter/sel1/RO1/RO_PATH_INV<2>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit14/counter/sel1/RO1/RO_PATH_INV<6>, bit14/counter/sel1/RO1/RO_PATH_INV<4>, bit14/counter/sel1/RO1/RO_PATH_INV<3>, bit14/counter/sel1/RO1/RO_PATH_INV<5>, bit14/counter/sel1/RO1/RO_PATH_INV<1>, bit14/counter/sel1/RO1/RO_PATH_INV<0>, bit14/counter/sel1/RO1/RO_PATH_INV<2>, bit14/finish2_finish2_MUX_209_o, bit14/counter/sel1/RO1/n0006, bit14/finish2_finish2_MUX_210_o.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit13/counter/sel1/RO1/RO_PATH_INV<4>, bit13/counter/sel1/RO1/RO_PATH_INV<2>, bit13/counter/sel1/RO1/RO_PATH_INV<6>, bit13/counter/sel1/RO1/RO_PATH_INV<0>, bit13/finish2_finish2_MUX_210_o, bit13/counter/sel1/RO1/RO_PATH_INV<3>, bit13/counter/sel1/RO1/RO_PATH_INV<1>, bit13/counter/sel1/RO1/RO_PATH_INV<5>, bit13/counter/sel1/RO1/n0006, bit13/finish2_finish2_MUX_209_o.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit12/finish2_finish2_MUX_209_o, bit12/counter/sel1/RO1/RO_PATH_INV<1>, bit12/counter/sel1/RO1/n0006, bit12/counter/sel1/RO1/RO_PATH_INV<6>, bit12/finish2_finish2_MUX_210_o, bit12/counter/sel1/RO1/RO_PATH_INV<5>, bit12/counter/sel1/RO1/RO_PATH_INV<3>, bit12/counter/sel1/RO1/RO_PATH_INV<0>, bit12/counter/sel1/RO1/RO_PATH_INV<2>, bit12/counter/sel1/RO1/RO_PATH_INV<4>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit11/counter/sel1/RO1/RO_PATH_INV<2>, bit11/counter/sel1/RO1/RO_PATH_INV<0>, bit11/counter/sel1/RO1/RO_PATH_INV<1>, bit11/finish2_finish2_MUX_209_o, bit11/counter/sel1/RO1/n0006, bit11/counter/sel1/RO1/RO_PATH_INV<6>, bit11/counter/sel1/RO1/RO_PATH_INV<4>, bit11/counter/sel1/RO1/RO_PATH_INV<3>, bit11/finish2_finish2_MUX_210_o, bit11/counter/sel1/RO1/RO_PATH_INV<5>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit10/counter/sel1/RO1/RO_PATH_INV<1>, bit10/finish2_finish2_MUX_210_o, bit10/counter/sel1/RO1/n0006, bit10/counter/sel1/RO1/RO_PATH_INV<2>, bit10/counter/sel1/RO1/RO_PATH_INV<6>, bit10/counter/sel1/RO1/RO_PATH_INV<0>, bit10/counter/sel1/RO1/RO_PATH_INV<4>, bit10/counter/sel1/RO1/RO_PATH_INV<3>, bit10/counter/sel1/RO1/RO_PATH_INV<5>, bit10/finish2_finish2_MUX_209_o.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit9/counter/sel1/RO1/RO_PATH_INV<3>, bit9/counter/sel1/RO1/RO_PATH_INV<4>, bit9/counter/sel1/RO1/n0006, bit9/counter/sel1/RO1/RO_PATH_INV<0>, bit9/finish2_finish2_MUX_209_o, bit9/counter/sel1/RO1/RO_PATH_INV<1>, bit9/counter/sel1/RO1/RO_PATH_INV<5>, bit9/counter/sel1/RO1/RO_PATH_INV<2>, bit9/finish2_finish2_MUX_210_o, bit9/counter/sel1/RO1/RO_PATH_INV<6>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit8/counter/sel1/RO1/RO_PATH_INV<4>, bit8/counter/sel1/RO1/RO_PATH_INV<5>, bit8/finish2_finish2_MUX_209_o, bit8/finish2_finish2_MUX_210_o, bit8/counter/sel1/RO1/RO_PATH_INV<2>, bit8/counter/sel1/RO1/RO_PATH_INV<3>, bit8/counter/sel1/RO1/RO_PATH_INV<1>, bit8/counter/sel1/RO1/n0006, bit8/counter/sel1/RO1/RO_PATH_INV<6>, bit8/counter/sel1/RO1/RO_PATH_INV<0>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit7/counter/sel1/RO1/RO_PATH_INV<4>, bit7/finish2_finish2_MUX_210_o, bit7/counter/sel1/RO1/RO_PATH_INV<2>, bit7/counter/sel1/RO1/n0006, bit7/counter/sel1/RO1/RO_PATH_INV<6>, bit7/counter/sel1/RO1/RO_PATH_INV<3>, bit7/counter/sel1/RO1/RO_PATH_INV<1>, bit7/counter/sel1/RO1/RO_PATH_INV<0>, bit7/finish2_finish2_MUX_209_o, bit7/counter/sel1/RO1/RO_PATH_INV<5>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit6/finish2_finish2_MUX_210_o, bit6/counter/sel1/RO1/RO_PATH_INV<4>, bit6/counter/sel1/RO1/RO_PATH_INV<2>, bit6/counter/sel1/RO1/RO_PATH_INV<6>, bit6/counter/sel1/RO1/RO_PATH_INV<0>, bit6/counter/sel1/RO1/RO_PATH_INV<5>, bit6/counter/sel1/RO1/RO_PATH_INV<3>, bit6/counter/sel1/RO1/n0006, bit6/counter/sel1/RO1/RO_PATH_INV<1>, bit6/finish2_finish2_MUX_209_o.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit5/finish2_finish2_MUX_209_o, bit5/finish2_finish2_MUX_210_o, bit5/counter/sel1/RO1/RO_PATH_INV<3>, bit5/counter/sel1/RO1/n0006, bit5/counter/sel1/RO1/RO_PATH_INV<2>, bit5/counter/sel1/RO1/RO_PATH_INV<1>, bit5/counter/sel1/RO1/RO_PATH_INV<6>, bit5/counter/sel1/RO1/RO_PATH_INV<4>, bit5/counter/sel1/RO1/RO_PATH_INV<0>, bit5/counter/sel1/RO1/RO_PATH_INV<5>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit4/counter/sel1/RO1/RO_PATH_INV<1>, bit4/counter/sel1/RO1/RO_PATH_INV<3>, bit4/counter/sel1/RO1/RO_PATH_INV<5>, bit4/counter/sel1/RO1/RO_PATH_INV<6>, bit4/counter/sel1/RO1/RO_PATH_INV<0>, bit4/finish2_finish2_MUX_210_o, bit4/counter/sel1/RO1/RO_PATH_INV<2>, bit4/finish2_finish2_MUX_209_o, bit4/counter/sel1/RO1/n0006, bit4/counter/sel1/RO1/RO_PATH_INV<4>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit3/finish2_finish2_MUX_210_o, bit3/finish2_finish2_MUX_209_o, bit3/counter/sel1/RO1/n0006, bit3/counter/sel1/RO1/RO_PATH_INV<2>, bit3/counter/sel1/RO1/RO_PATH_INV<5>, bit3/counter/sel1/RO1/RO_PATH_INV<3>, bit3/counter/sel1/RO1/RO_PATH_INV<6>, bit3/counter/sel1/RO1/RO_PATH_INV<4>, bit3/counter/sel1/RO1/RO_PATH_INV<1>, bit3/counter/sel1/RO1/RO_PATH_INV<0>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit2/counter/sel1/RO1/RO_PATH_INV<5>, bit2/counter/sel1/RO1/RO_PATH_INV<1>, bit2/counter/sel1/RO1/n0006, bit2/counter/sel1/RO1/RO_PATH_INV<0>, bit2/counter/sel1/RO1/RO_PATH_INV<6>, bit2/counter/sel1/RO1/RO_PATH_INV<2>, bit2/counter/sel1/RO1/RO_PATH_INV<4>, bit2/finish2_finish2_MUX_209_o, bit2/counter/sel1/RO1/RO_PATH_INV<3>, bit2/finish2_finish2_MUX_210_o.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit1/counter/sel1/RO1/RO_PATH_INV<1>, bit1/counter/sel1/RO1/RO_PATH_INV<6>, bit1/counter/sel1/RO1/RO_PATH_INV<2>, bit1/finish2_finish2_MUX_209_o, bit1/counter/sel1/RO1/RO_PATH_INV<5>, bit1/counter/sel1/RO1/RO_PATH_INV<0>, bit1/counter/sel1/RO1/n0006, bit1/finish2_finish2_MUX_210_o, bit1/counter/sel1/RO1/RO_PATH_INV<3>, bit1/counter/sel1/RO1/RO_PATH_INV<4>.
WARNING:Xst:2170 - Unit final_topmodule : the following signal(s) form a combinatorial loop: bit0/counter/sel1/RO1/RO_PATH_INV<5>, bit0/counter/sel1/RO1/RO_PATH_INV<2>, bit0/counter/sel1/RO1/RO_PATH_INV<0>, bit0/finish2_finish2_MUX_210_o, bit0/counter/sel1/RO1/RO_PATH_INV<1>, bit0/counter/sel1/RO1/RO_PATH_INV<3>, bit0/counter/sel1/RO1/RO_PATH_INV<6>, bit0/counter/sel1/RO1/n0006, bit0/counter/sel1/RO1/RO_PATH_INV<4>, bit0/finish2_finish2_MUX_209_o.

Optimizing unit <final_topmodule> ...
INFO:Xst:2261 - The FF/Latch <bit31/done> in Unit <final_topmodule> is equivalent to the following 31 FFs/Latches, which will be removed : <bit30/done> <bit29/done> <bit28/done> <bit27/done> <bit26/done> <bit25/done> <bit24/done> <bit23/done> <bit22/done> <bit21/done> <bit20/done> <bit19/done> <bit18/done> <bit17/done> <bit16/done> <bit15/done> <bit14/done> <bit13/done> <bit12/done> <bit11/done> <bit10/done> <bit9/done> <bit8/done> <bit7/done> <bit6/done> <bit5/done> <bit4/done> <bit3/done> <bit2/done> <bit1/done> <bit0/done> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final_topmodule, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : final_topmodule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10711
#      GND                         : 1
#      INV                         : 67
#      LUT1                        : 2229
#      LUT2                        : 66
#      LUT3                        : 14
#      LUT4                        : 1014
#      LUT5                        : 86
#      LUT6                        : 2613
#      MUXCY                       : 2517
#      VCC                         : 1
#      XORCY                       : 2103
# FlipFlops/Latches                : 2236
#      FD                          : 17
#      FDCE                        : 29
#      FDR                         : 14
#      LD                          : 2176
# Clock Buffers                    : 32
#      BUFG                        : 32
# IO Buffers                       : 20
#      IBUF                        : 3
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2236  out of  126800     1%  
 Number of Slice LUTs:                 6089  out of  63400     9%  
    Number used as Logic:              6089  out of  63400     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6121
   Number with an unused Flip Flop:    3885  out of   6121    63%  
   Number with an unused LUT:            32  out of   6121     0%  
   Number of fully used LUT-FF pairs:  2204  out of   6121    36%  
   Number of unique control sets:       132

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  20  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               32  out of     32   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)        | Load  |
-----------------------------------------------------------------+------------------------------+-------+
bit31/finish1_finish2_OR_125_o(bit31/finish1_finish2_OR_125_o1:O)| NONE(*)(bit31/compared_value)| 2     |
bit31/done_done_MUX_213_o(bit31/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit31/finish2)       | 1     |
bit31/done_done_MUX_75_o(bit31/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit31/finish1)       | 1     |
bit31/done_osc_out[0]_MUX_79_o(bit31/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit31/counter2_1)    | 64    |
clk                                                              | IBUF                         | 60    |
bit30/finish1_finish2_OR_125_o(bit30/finish1_finish2_OR_125_o1:O)| NONE(*)(bit30/compared_value)| 2     |
bit30/done_done_MUX_213_o(bit30/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit30/finish2)       | 1     |
bit30/done_done_MUX_75_o(bit30/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit30/finish1)       | 1     |
bit30/done_osc_out[0]_MUX_79_o(bit30/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit30/counter2_1)    | 64    |
bit29/finish1_finish2_OR_125_o(bit29/finish1_finish2_OR_125_o1:O)| NONE(*)(bit29/compared_value)| 2     |
bit29/done_done_MUX_213_o(bit29/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit29/finish2)       | 1     |
bit29/done_done_MUX_75_o(bit29/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit29/finish1)       | 1     |
bit29/done_osc_out[0]_MUX_79_o(bit29/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit29/counter2_1)    | 64    |
bit28/finish1_finish2_OR_125_o(bit28/finish1_finish2_OR_125_o1:O)| NONE(*)(bit28/compared_value)| 2     |
bit28/done_done_MUX_213_o(bit28/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit28/finish2)       | 1     |
bit28/done_done_MUX_75_o(bit28/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit28/finish1)       | 1     |
bit28/done_osc_out[0]_MUX_79_o(bit28/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit28/counter2_1)    | 64    |
bit27/finish1_finish2_OR_125_o(bit27/finish1_finish2_OR_125_o1:O)| NONE(*)(bit27/compared_value)| 2     |
bit27/done_done_MUX_213_o(bit27/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit27/finish2)       | 1     |
bit27/done_done_MUX_75_o(bit27/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit27/finish1)       | 1     |
bit27/done_osc_out[0]_MUX_79_o(bit27/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit27/counter2_1)    | 64    |
bit26/finish1_finish2_OR_125_o(bit26/finish1_finish2_OR_125_o1:O)| NONE(*)(bit26/compared_value)| 2     |
bit26/done_done_MUX_213_o(bit26/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit26/finish2)       | 1     |
bit26/done_done_MUX_75_o(bit26/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit26/finish1)       | 1     |
bit26/done_osc_out[0]_MUX_79_o(bit26/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit26/counter2_1)    | 64    |
bit25/finish1_finish2_OR_125_o(bit25/finish1_finish2_OR_125_o1:O)| NONE(*)(bit25/compared_value)| 2     |
bit25/done_done_MUX_213_o(bit25/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit25/finish2)       | 1     |
bit25/done_done_MUX_75_o(bit25/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit25/finish1)       | 1     |
bit25/done_osc_out[0]_MUX_79_o(bit25/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit25/counter2_1)    | 64    |
bit24/finish1_finish2_OR_125_o(bit24/finish1_finish2_OR_125_o1:O)| NONE(*)(bit24/compared_value)| 2     |
bit24/done_done_MUX_213_o(bit24/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit24/finish2)       | 1     |
bit24/done_done_MUX_75_o(bit24/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit24/finish1)       | 1     |
bit24/done_osc_out[0]_MUX_79_o(bit24/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit24/counter2_1)    | 64    |
bit23/finish1_finish2_OR_125_o(bit23/finish1_finish2_OR_125_o1:O)| NONE(*)(bit23/compared_value)| 2     |
bit23/done_done_MUX_213_o(bit23/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit23/finish2)       | 1     |
bit23/done_done_MUX_75_o(bit23/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit23/finish1)       | 1     |
bit23/done_osc_out[0]_MUX_79_o(bit23/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit23/counter2_1)    | 64    |
bit22/finish1_finish2_OR_125_o(bit22/finish1_finish2_OR_125_o1:O)| NONE(*)(bit22/compared_value)| 2     |
bit22/done_done_MUX_213_o(bit22/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit22/finish2)       | 1     |
bit22/done_done_MUX_75_o(bit22/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit22/finish1)       | 1     |
bit22/done_osc_out[0]_MUX_79_o(bit22/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit22/counter2_1)    | 64    |
bit21/finish1_finish2_OR_125_o(bit21/finish1_finish2_OR_125_o1:O)| NONE(*)(bit21/compared_value)| 2     |
bit21/done_done_MUX_213_o(bit21/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit21/finish2)       | 1     |
bit21/done_done_MUX_75_o(bit21/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit21/finish1)       | 1     |
bit21/done_osc_out[0]_MUX_79_o(bit21/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit21/counter2_1)    | 64    |
bit20/finish1_finish2_OR_125_o(bit20/finish1_finish2_OR_125_o1:O)| NONE(*)(bit20/compared_value)| 2     |
bit20/done_done_MUX_213_o(bit20/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit20/finish2)       | 1     |
bit20/done_done_MUX_75_o(bit20/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit20/finish1)       | 1     |
bit20/done_osc_out[0]_MUX_79_o(bit20/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit20/counter2_1)    | 64    |
bit19/finish1_finish2_OR_125_o(bit19/finish1_finish2_OR_125_o1:O)| NONE(*)(bit19/compared_value)| 2     |
bit19/done_done_MUX_213_o(bit19/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit19/finish2)       | 1     |
bit19/done_done_MUX_75_o(bit19/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit19/finish1)       | 1     |
bit19/done_osc_out[0]_MUX_79_o(bit19/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit19/counter2_1)    | 64    |
bit18/finish1_finish2_OR_125_o(bit18/finish1_finish2_OR_125_o1:O)| NONE(*)(bit18/compared_value)| 2     |
bit18/done_done_MUX_213_o(bit18/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit18/finish2)       | 1     |
bit18/done_done_MUX_75_o(bit18/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit18/finish1)       | 1     |
bit18/done_osc_out[0]_MUX_79_o(bit18/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit18/counter2_1)    | 64    |
bit17/finish1_finish2_OR_125_o(bit17/finish1_finish2_OR_125_o1:O)| NONE(*)(bit17/compared_value)| 2     |
bit17/done_done_MUX_213_o(bit17/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit17/finish2)       | 1     |
bit17/done_done_MUX_75_o(bit17/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit17/finish1)       | 1     |
bit17/done_osc_out[0]_MUX_79_o(bit17/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit17/counter2_1)    | 64    |
bit16/finish1_finish2_OR_125_o(bit16/finish1_finish2_OR_125_o1:O)| NONE(*)(bit16/compared_value)| 2     |
bit16/done_done_MUX_213_o(bit16/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit16/finish2)       | 1     |
bit16/done_done_MUX_75_o(bit16/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit16/finish1)       | 1     |
bit16/done_osc_out[0]_MUX_79_o(bit16/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit16/counter2_1)    | 64    |
bit15/finish1_finish2_OR_125_o(bit15/finish1_finish2_OR_125_o1:O)| NONE(*)(bit15/compared_value)| 2     |
bit15/done_done_MUX_213_o(bit15/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit15/finish2)       | 1     |
bit15/done_done_MUX_75_o(bit15/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit15/finish1)       | 1     |
bit15/done_osc_out[0]_MUX_79_o(bit15/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit15/counter2_1)    | 64    |
bit14/finish1_finish2_OR_125_o(bit14/finish1_finish2_OR_125_o1:O)| NONE(*)(bit14/compared_value)| 2     |
bit14/done_done_MUX_213_o(bit14/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit14/finish2)       | 1     |
bit14/done_done_MUX_75_o(bit14/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit14/finish1)       | 1     |
bit14/done_osc_out[0]_MUX_79_o(bit14/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit14/counter2_1)    | 64    |
bit13/finish1_finish2_OR_125_o(bit13/finish1_finish2_OR_125_o1:O)| NONE(*)(bit13/compared_value)| 2     |
bit13/done_done_MUX_213_o(bit13/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit13/finish2)       | 1     |
bit13/done_done_MUX_75_o(bit13/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit13/finish1)       | 1     |
bit13/done_osc_out[0]_MUX_79_o(bit13/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit13/counter2_1)    | 64    |
bit12/finish1_finish2_OR_125_o(bit12/finish1_finish2_OR_125_o1:O)| NONE(*)(bit12/compared_value)| 2     |
bit12/done_done_MUX_213_o(bit12/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit12/finish2)       | 1     |
bit12/done_done_MUX_75_o(bit12/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit12/finish1)       | 1     |
bit12/done_osc_out[0]_MUX_79_o(bit12/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit12/counter2_1)    | 64    |
bit11/finish1_finish2_OR_125_o(bit11/finish1_finish2_OR_125_o1:O)| NONE(*)(bit11/compared_value)| 2     |
bit11/done_done_MUX_213_o(bit11/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit11/finish2)       | 1     |
bit11/done_done_MUX_75_o(bit11/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit11/finish1)       | 1     |
bit11/done_osc_out[0]_MUX_79_o(bit11/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit11/counter2_1)    | 64    |
bit10/finish1_finish2_OR_125_o(bit10/finish1_finish2_OR_125_o1:O)| NONE(*)(bit10/compared_value)| 2     |
bit10/done_done_MUX_213_o(bit10/Mmux_done_done_MUX_213_o11:O)    | NONE(*)(bit10/finish2)       | 1     |
bit10/done_done_MUX_75_o(bit10/Mmux_done_done_MUX_75_o11:O)      | NONE(*)(bit10/finish1)       | 1     |
bit10/done_osc_out[0]_MUX_79_o(bit10/done_osc_out[0]_MUX_79_o1:O)| BUFG(*)(bit10/counter2_1)    | 64    |
bit9/finish1_finish2_OR_125_o(bit9/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit9/compared_value) | 2     |
bit9/done_done_MUX_213_o(bit9/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit9/finish2)        | 1     |
bit9/done_done_MUX_75_o(bit9/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit9/finish1)        | 1     |
bit9/done_osc_out[0]_MUX_79_o(bit9/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit9/counter2_1)     | 64    |
bit8/finish1_finish2_OR_125_o(bit8/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit8/compared_value) | 2     |
bit8/done_done_MUX_213_o(bit8/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit8/finish2)        | 1     |
bit8/done_done_MUX_75_o(bit8/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit8/finish1)        | 1     |
bit8/done_osc_out[0]_MUX_79_o(bit8/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit8/counter2_1)     | 64    |
bit7/finish1_finish2_OR_125_o(bit7/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit7/compared_value) | 2     |
bit7/done_done_MUX_213_o(bit7/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit7/finish2)        | 1     |
bit7/done_done_MUX_75_o(bit7/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit7/finish1)        | 1     |
bit7/done_osc_out[0]_MUX_79_o(bit7/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit7/counter2_1)     | 64    |
bit6/finish1_finish2_OR_125_o(bit6/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit6/compared_value) | 2     |
bit6/done_done_MUX_213_o(bit6/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit6/finish2)        | 1     |
bit6/done_done_MUX_75_o(bit6/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit6/finish1)        | 1     |
bit6/done_osc_out[0]_MUX_79_o(bit6/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit6/counter2_1)     | 64    |
bit5/finish1_finish2_OR_125_o(bit5/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit5/compared_value) | 2     |
bit5/done_done_MUX_213_o(bit5/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit5/finish2)        | 1     |
bit5/done_done_MUX_75_o(bit5/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit5/finish1)        | 1     |
bit5/done_osc_out[0]_MUX_79_o(bit5/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit5/counter2_1)     | 64    |
bit4/finish1_finish2_OR_125_o(bit4/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit4/compared_value) | 2     |
bit4/done_done_MUX_213_o(bit4/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit4/finish2)        | 1     |
bit4/done_done_MUX_75_o(bit4/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit4/finish1)        | 1     |
bit4/done_osc_out[0]_MUX_79_o(bit4/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit4/counter2_1)     | 64    |
bit3/finish1_finish2_OR_125_o(bit3/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit3/compared_value) | 2     |
bit3/done_done_MUX_213_o(bit3/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit3/finish2)        | 1     |
bit3/done_done_MUX_75_o(bit3/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit3/finish1)        | 1     |
bit3/done_osc_out[0]_MUX_79_o(bit3/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit3/counter2_1)     | 64    |
bit2/finish1_finish2_OR_125_o(bit2/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit2/compared_value) | 2     |
bit2/done_done_MUX_213_o(bit2/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit2/finish2)        | 1     |
bit2/done_done_MUX_75_o(bit2/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit2/finish1)        | 1     |
bit2/done_osc_out[0]_MUX_79_o(bit2/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit2/counter2_1)     | 64    |
bit1/finish1_finish2_OR_125_o(bit1/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit1/compared_value) | 2     |
bit1/done_done_MUX_213_o(bit1/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit1/finish2)        | 1     |
bit1/done_done_MUX_75_o(bit1/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit1/finish1)        | 1     |
bit1/done_osc_out[0]_MUX_79_o(bit1/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit1/counter2_1)     | 64    |
bit0/finish1_finish2_OR_125_o(bit0/finish1_finish2_OR_125_o1:O)  | NONE(*)(bit0/compared_value) | 2     |
bit0/done_done_MUX_213_o(bit0/Mmux_done_done_MUX_213_o11:O)      | NONE(*)(bit0/finish2)        | 1     |
bit0/done_done_MUX_75_o(bit0/Mmux_done_done_MUX_75_o11:O)        | NONE(*)(bit0/finish1)        | 1     |
bit0/done_osc_out[0]_MUX_79_o(bit0/done_osc_out[0]_MUX_79_o1:O)  | BUFG(*)(bit0/counter2_1)     | 64    |
-----------------------------------------------------------------+------------------------------+-------+
(*) These 128 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.612ns (Maximum Frequency: 276.817MHz)
   Minimum input arrival time before clock: 4.780ns
   Maximum output required time after clock: 5.721ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit31/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit31/comparator (LATCH)
  Destination:       bit31/compared_value (LATCH)
  Source Clock:      bit31/finish1_finish2_OR_125_o falling
  Destination Clock: bit31/finish1_finish2_OR_125_o falling

  Data Path: bit31/comparator to bit31/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit31/comparator (bit31/comparator)
     LD:D                      0.011          bit31/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit31/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit31/finish2 (LATCH)
  Destination:       bit31/finish2 (LATCH)
  Source Clock:      bit31/done_done_MUX_213_o falling
  Destination Clock: bit31/done_done_MUX_213_o falling

  Data Path: bit31/finish2 to bit31/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit31/finish2 (bit31/finish2)
     LUT6:I3->O            1   0.124   0.000  bit31/Mmux_done_done_MUX_213_o127 (bit31/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit31/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit31/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit31/finish1 (LATCH)
  Destination:       bit31/finish1 (LATCH)
  Source Clock:      bit31/done_done_MUX_75_o falling
  Destination Clock: bit31/done_done_MUX_75_o falling

  Data Path: bit31/finish1 to bit31/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit31/finish1 (bit31/finish1)
     LUT6:I0->O            1   0.124   0.000  bit31/Mmux_done_done_MUX_75_o127 (bit31/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit31/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit31/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit31/counter2_0 (LATCH)
  Destination:       bit31/counter2_31 (LATCH)
  Source Clock:      bit31/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit31/done_osc_out[0]_MUX_79_o falling

  Data Path: bit31/counter2_0 to bit31/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit31/counter2_0 (bit31/counter2_0)
     INV:I->O              1   0.146   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit31/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit31/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit31/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit31/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit31/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.537ns (frequency: 282.725MHz)
  Total number of paths / destination ports: 1662 / 75
-------------------------------------------------------------------------
Delay:               3.537ns (Levels of Logic = 2)
  Source:            Cntr_19 (FF)
  Destination:       Cntr_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Cntr_19 to Cntr_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.945  Cntr_19 (Cntr_19)
     LUT6:I0->O           12   0.124   0.848  Cntr[26]_GND_6_o_equal_5_o<26>4 (Cntr[26]_GND_6_o_equal_5_o<26>3)
     LUT5:I1->O           20   0.124   0.524  Cntr[26]_GND_6_o_equal_5_o<26>6 (Cntr[26]_GND_6_o_equal_5_o)
     FDR:R                     0.494          Cntr_13
    ----------------------------------------
    Total                      3.537ns (1.220ns logic, 2.317ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit30/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit30/comparator (LATCH)
  Destination:       bit30/compared_value (LATCH)
  Source Clock:      bit30/finish1_finish2_OR_125_o falling
  Destination Clock: bit30/finish1_finish2_OR_125_o falling

  Data Path: bit30/comparator to bit30/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit30/comparator (bit30/comparator)
     LD:D                      0.011          bit30/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit30/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit30/finish2 (LATCH)
  Destination:       bit30/finish2 (LATCH)
  Source Clock:      bit30/done_done_MUX_213_o falling
  Destination Clock: bit30/done_done_MUX_213_o falling

  Data Path: bit30/finish2 to bit30/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit30/finish2 (bit30/finish2)
     LUT6:I3->O            1   0.124   0.000  bit30/Mmux_done_done_MUX_213_o127 (bit30/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit30/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit30/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit30/finish1 (LATCH)
  Destination:       bit30/finish1 (LATCH)
  Source Clock:      bit30/done_done_MUX_75_o falling
  Destination Clock: bit30/done_done_MUX_75_o falling

  Data Path: bit30/finish1 to bit30/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit30/finish1 (bit30/finish1)
     LUT6:I0->O            1   0.124   0.000  bit30/Mmux_done_done_MUX_75_o127 (bit30/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit30/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit30/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit30/counter2_0 (LATCH)
  Destination:       bit30/counter2_31 (LATCH)
  Source Clock:      bit30/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit30/done_osc_out[0]_MUX_79_o falling

  Data Path: bit30/counter2_0 to bit30/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit30/counter2_0 (bit30/counter2_0)
     INV:I->O              1   0.146   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit30/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit30/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit30/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit30/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit30/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit29/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit29/comparator (LATCH)
  Destination:       bit29/compared_value (LATCH)
  Source Clock:      bit29/finish1_finish2_OR_125_o falling
  Destination Clock: bit29/finish1_finish2_OR_125_o falling

  Data Path: bit29/comparator to bit29/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit29/comparator (bit29/comparator)
     LD:D                      0.011          bit29/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit29/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit29/finish2 (LATCH)
  Destination:       bit29/finish2 (LATCH)
  Source Clock:      bit29/done_done_MUX_213_o falling
  Destination Clock: bit29/done_done_MUX_213_o falling

  Data Path: bit29/finish2 to bit29/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit29/finish2 (bit29/finish2)
     LUT6:I3->O            1   0.124   0.000  bit29/Mmux_done_done_MUX_213_o127 (bit29/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit29/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit29/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit29/finish1 (LATCH)
  Destination:       bit29/finish1 (LATCH)
  Source Clock:      bit29/done_done_MUX_75_o falling
  Destination Clock: bit29/done_done_MUX_75_o falling

  Data Path: bit29/finish1 to bit29/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit29/finish1 (bit29/finish1)
     LUT6:I0->O            1   0.124   0.000  bit29/Mmux_done_done_MUX_75_o127 (bit29/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit29/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit29/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit29/counter2_0 (LATCH)
  Destination:       bit29/counter2_31 (LATCH)
  Source Clock:      bit29/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit29/done_osc_out[0]_MUX_79_o falling

  Data Path: bit29/counter2_0 to bit29/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit29/counter2_0 (bit29/counter2_0)
     INV:I->O              1   0.146   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit29/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit29/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit29/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit29/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit29/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit28/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit28/comparator (LATCH)
  Destination:       bit28/compared_value (LATCH)
  Source Clock:      bit28/finish1_finish2_OR_125_o falling
  Destination Clock: bit28/finish1_finish2_OR_125_o falling

  Data Path: bit28/comparator to bit28/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit28/comparator (bit28/comparator)
     LD:D                      0.011          bit28/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit28/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit28/finish2 (LATCH)
  Destination:       bit28/finish2 (LATCH)
  Source Clock:      bit28/done_done_MUX_213_o falling
  Destination Clock: bit28/done_done_MUX_213_o falling

  Data Path: bit28/finish2 to bit28/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit28/finish2 (bit28/finish2)
     LUT6:I3->O            1   0.124   0.000  bit28/Mmux_done_done_MUX_213_o127 (bit28/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit28/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit28/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit28/finish1 (LATCH)
  Destination:       bit28/finish1 (LATCH)
  Source Clock:      bit28/done_done_MUX_75_o falling
  Destination Clock: bit28/done_done_MUX_75_o falling

  Data Path: bit28/finish1 to bit28/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit28/finish1 (bit28/finish1)
     LUT6:I0->O            1   0.124   0.000  bit28/Mmux_done_done_MUX_75_o127 (bit28/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit28/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit28/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit28/counter2_0 (LATCH)
  Destination:       bit28/counter2_31 (LATCH)
  Source Clock:      bit28/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit28/done_osc_out[0]_MUX_79_o falling

  Data Path: bit28/counter2_0 to bit28/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit28/counter2_0 (bit28/counter2_0)
     INV:I->O              1   0.146   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit28/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit28/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit28/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit28/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit28/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit27/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit27/comparator (LATCH)
  Destination:       bit27/compared_value (LATCH)
  Source Clock:      bit27/finish1_finish2_OR_125_o falling
  Destination Clock: bit27/finish1_finish2_OR_125_o falling

  Data Path: bit27/comparator to bit27/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit27/comparator (bit27/comparator)
     LD:D                      0.011          bit27/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit27/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit27/finish2 (LATCH)
  Destination:       bit27/finish2 (LATCH)
  Source Clock:      bit27/done_done_MUX_213_o falling
  Destination Clock: bit27/done_done_MUX_213_o falling

  Data Path: bit27/finish2 to bit27/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit27/finish2 (bit27/finish2)
     LUT6:I3->O            1   0.124   0.000  bit27/Mmux_done_done_MUX_213_o127 (bit27/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit27/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit27/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit27/finish1 (LATCH)
  Destination:       bit27/finish1 (LATCH)
  Source Clock:      bit27/done_done_MUX_75_o falling
  Destination Clock: bit27/done_done_MUX_75_o falling

  Data Path: bit27/finish1 to bit27/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit27/finish1 (bit27/finish1)
     LUT6:I0->O            1   0.124   0.000  bit27/Mmux_done_done_MUX_75_o127 (bit27/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit27/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit27/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit27/counter2_0 (LATCH)
  Destination:       bit27/counter2_31 (LATCH)
  Source Clock:      bit27/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit27/done_osc_out[0]_MUX_79_o falling

  Data Path: bit27/counter2_0 to bit27/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit27/counter2_0 (bit27/counter2_0)
     INV:I->O              1   0.146   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit27/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit27/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit27/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit27/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit27/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit26/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit26/comparator (LATCH)
  Destination:       bit26/compared_value (LATCH)
  Source Clock:      bit26/finish1_finish2_OR_125_o falling
  Destination Clock: bit26/finish1_finish2_OR_125_o falling

  Data Path: bit26/comparator to bit26/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit26/comparator (bit26/comparator)
     LD:D                      0.011          bit26/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit26/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit26/finish2 (LATCH)
  Destination:       bit26/finish2 (LATCH)
  Source Clock:      bit26/done_done_MUX_213_o falling
  Destination Clock: bit26/done_done_MUX_213_o falling

  Data Path: bit26/finish2 to bit26/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit26/finish2 (bit26/finish2)
     LUT6:I3->O            1   0.124   0.000  bit26/Mmux_done_done_MUX_213_o127 (bit26/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit26/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit26/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit26/finish1 (LATCH)
  Destination:       bit26/finish1 (LATCH)
  Source Clock:      bit26/done_done_MUX_75_o falling
  Destination Clock: bit26/done_done_MUX_75_o falling

  Data Path: bit26/finish1 to bit26/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit26/finish1 (bit26/finish1)
     LUT6:I0->O            1   0.124   0.000  bit26/Mmux_done_done_MUX_75_o127 (bit26/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit26/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit26/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit26/counter2_0 (LATCH)
  Destination:       bit26/counter2_31 (LATCH)
  Source Clock:      bit26/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit26/done_osc_out[0]_MUX_79_o falling

  Data Path: bit26/counter2_0 to bit26/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit26/counter2_0 (bit26/counter2_0)
     INV:I->O              1   0.146   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit26/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit26/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit26/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit26/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit26/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit25/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit25/comparator (LATCH)
  Destination:       bit25/compared_value (LATCH)
  Source Clock:      bit25/finish1_finish2_OR_125_o falling
  Destination Clock: bit25/finish1_finish2_OR_125_o falling

  Data Path: bit25/comparator to bit25/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit25/comparator (bit25/comparator)
     LD:D                      0.011          bit25/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit25/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit25/finish2 (LATCH)
  Destination:       bit25/finish2 (LATCH)
  Source Clock:      bit25/done_done_MUX_213_o falling
  Destination Clock: bit25/done_done_MUX_213_o falling

  Data Path: bit25/finish2 to bit25/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit25/finish2 (bit25/finish2)
     LUT6:I3->O            1   0.124   0.000  bit25/Mmux_done_done_MUX_213_o127 (bit25/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit25/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit25/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit25/finish1 (LATCH)
  Destination:       bit25/finish1 (LATCH)
  Source Clock:      bit25/done_done_MUX_75_o falling
  Destination Clock: bit25/done_done_MUX_75_o falling

  Data Path: bit25/finish1 to bit25/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit25/finish1 (bit25/finish1)
     LUT6:I0->O            1   0.124   0.000  bit25/Mmux_done_done_MUX_75_o127 (bit25/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit25/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit25/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit25/counter2_0 (LATCH)
  Destination:       bit25/counter2_31 (LATCH)
  Source Clock:      bit25/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit25/done_osc_out[0]_MUX_79_o falling

  Data Path: bit25/counter2_0 to bit25/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit25/counter2_0 (bit25/counter2_0)
     INV:I->O              1   0.146   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit25/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit25/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit25/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit25/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit25/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit24/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit24/comparator (LATCH)
  Destination:       bit24/compared_value (LATCH)
  Source Clock:      bit24/finish1_finish2_OR_125_o falling
  Destination Clock: bit24/finish1_finish2_OR_125_o falling

  Data Path: bit24/comparator to bit24/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit24/comparator (bit24/comparator)
     LD:D                      0.011          bit24/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit24/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit24/finish2 (LATCH)
  Destination:       bit24/finish2 (LATCH)
  Source Clock:      bit24/done_done_MUX_213_o falling
  Destination Clock: bit24/done_done_MUX_213_o falling

  Data Path: bit24/finish2 to bit24/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit24/finish2 (bit24/finish2)
     LUT6:I3->O            1   0.124   0.000  bit24/Mmux_done_done_MUX_213_o127 (bit24/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit24/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit24/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit24/finish1 (LATCH)
  Destination:       bit24/finish1 (LATCH)
  Source Clock:      bit24/done_done_MUX_75_o falling
  Destination Clock: bit24/done_done_MUX_75_o falling

  Data Path: bit24/finish1 to bit24/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit24/finish1 (bit24/finish1)
     LUT6:I0->O            1   0.124   0.000  bit24/Mmux_done_done_MUX_75_o127 (bit24/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit24/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit24/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit24/counter2_0 (LATCH)
  Destination:       bit24/counter2_31 (LATCH)
  Source Clock:      bit24/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit24/done_osc_out[0]_MUX_79_o falling

  Data Path: bit24/counter2_0 to bit24/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit24/counter2_0 (bit24/counter2_0)
     INV:I->O              1   0.146   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit24/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit24/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit24/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit24/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit24/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit23/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit23/comparator (LATCH)
  Destination:       bit23/compared_value (LATCH)
  Source Clock:      bit23/finish1_finish2_OR_125_o falling
  Destination Clock: bit23/finish1_finish2_OR_125_o falling

  Data Path: bit23/comparator to bit23/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit23/comparator (bit23/comparator)
     LD:D                      0.011          bit23/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit23/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit23/finish2 (LATCH)
  Destination:       bit23/finish2 (LATCH)
  Source Clock:      bit23/done_done_MUX_213_o falling
  Destination Clock: bit23/done_done_MUX_213_o falling

  Data Path: bit23/finish2 to bit23/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit23/finish2 (bit23/finish2)
     LUT6:I3->O            1   0.124   0.000  bit23/Mmux_done_done_MUX_213_o127 (bit23/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit23/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit23/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit23/finish1 (LATCH)
  Destination:       bit23/finish1 (LATCH)
  Source Clock:      bit23/done_done_MUX_75_o falling
  Destination Clock: bit23/done_done_MUX_75_o falling

  Data Path: bit23/finish1 to bit23/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit23/finish1 (bit23/finish1)
     LUT6:I0->O            1   0.124   0.000  bit23/Mmux_done_done_MUX_75_o127 (bit23/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit23/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit23/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit23/counter2_0 (LATCH)
  Destination:       bit23/counter2_31 (LATCH)
  Source Clock:      bit23/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit23/done_osc_out[0]_MUX_79_o falling

  Data Path: bit23/counter2_0 to bit23/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit23/counter2_0 (bit23/counter2_0)
     INV:I->O              1   0.146   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit23/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit23/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit23/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit23/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit23/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit22/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit22/comparator (LATCH)
  Destination:       bit22/compared_value (LATCH)
  Source Clock:      bit22/finish1_finish2_OR_125_o falling
  Destination Clock: bit22/finish1_finish2_OR_125_o falling

  Data Path: bit22/comparator to bit22/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit22/comparator (bit22/comparator)
     LD:D                      0.011          bit22/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit22/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit22/finish2 (LATCH)
  Destination:       bit22/finish2 (LATCH)
  Source Clock:      bit22/done_done_MUX_213_o falling
  Destination Clock: bit22/done_done_MUX_213_o falling

  Data Path: bit22/finish2 to bit22/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit22/finish2 (bit22/finish2)
     LUT6:I3->O            1   0.124   0.000  bit22/Mmux_done_done_MUX_213_o127 (bit22/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit22/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit22/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit22/finish1 (LATCH)
  Destination:       bit22/finish1 (LATCH)
  Source Clock:      bit22/done_done_MUX_75_o falling
  Destination Clock: bit22/done_done_MUX_75_o falling

  Data Path: bit22/finish1 to bit22/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit22/finish1 (bit22/finish1)
     LUT6:I0->O            1   0.124   0.000  bit22/Mmux_done_done_MUX_75_o127 (bit22/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit22/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit22/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit22/counter2_0 (LATCH)
  Destination:       bit22/counter2_31 (LATCH)
  Source Clock:      bit22/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit22/done_osc_out[0]_MUX_79_o falling

  Data Path: bit22/counter2_0 to bit22/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit22/counter2_0 (bit22/counter2_0)
     INV:I->O              1   0.146   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit22/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit22/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit22/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit22/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit22/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit21/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit21/comparator (LATCH)
  Destination:       bit21/compared_value (LATCH)
  Source Clock:      bit21/finish1_finish2_OR_125_o falling
  Destination Clock: bit21/finish1_finish2_OR_125_o falling

  Data Path: bit21/comparator to bit21/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit21/comparator (bit21/comparator)
     LD:D                      0.011          bit21/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit21/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit21/finish2 (LATCH)
  Destination:       bit21/finish2 (LATCH)
  Source Clock:      bit21/done_done_MUX_213_o falling
  Destination Clock: bit21/done_done_MUX_213_o falling

  Data Path: bit21/finish2 to bit21/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit21/finish2 (bit21/finish2)
     LUT6:I3->O            1   0.124   0.000  bit21/Mmux_done_done_MUX_213_o127 (bit21/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit21/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit21/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit21/finish1 (LATCH)
  Destination:       bit21/finish1 (LATCH)
  Source Clock:      bit21/done_done_MUX_75_o falling
  Destination Clock: bit21/done_done_MUX_75_o falling

  Data Path: bit21/finish1 to bit21/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit21/finish1 (bit21/finish1)
     LUT6:I0->O            1   0.124   0.000  bit21/Mmux_done_done_MUX_75_o127 (bit21/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit21/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit21/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit21/counter2_0 (LATCH)
  Destination:       bit21/counter2_31 (LATCH)
  Source Clock:      bit21/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit21/done_osc_out[0]_MUX_79_o falling

  Data Path: bit21/counter2_0 to bit21/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit21/counter2_0 (bit21/counter2_0)
     INV:I->O              1   0.146   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit21/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit21/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit21/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit21/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit21/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit20/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit20/comparator (LATCH)
  Destination:       bit20/compared_value (LATCH)
  Source Clock:      bit20/finish1_finish2_OR_125_o falling
  Destination Clock: bit20/finish1_finish2_OR_125_o falling

  Data Path: bit20/comparator to bit20/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit20/comparator (bit20/comparator)
     LD:D                      0.011          bit20/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit20/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit20/finish2 (LATCH)
  Destination:       bit20/finish2 (LATCH)
  Source Clock:      bit20/done_done_MUX_213_o falling
  Destination Clock: bit20/done_done_MUX_213_o falling

  Data Path: bit20/finish2 to bit20/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit20/finish2 (bit20/finish2)
     LUT6:I3->O            1   0.124   0.000  bit20/Mmux_done_done_MUX_213_o127 (bit20/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit20/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit20/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit20/finish1 (LATCH)
  Destination:       bit20/finish1 (LATCH)
  Source Clock:      bit20/done_done_MUX_75_o falling
  Destination Clock: bit20/done_done_MUX_75_o falling

  Data Path: bit20/finish1 to bit20/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit20/finish1 (bit20/finish1)
     LUT6:I0->O            1   0.124   0.000  bit20/Mmux_done_done_MUX_75_o127 (bit20/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit20/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit20/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit20/counter2_0 (LATCH)
  Destination:       bit20/counter2_31 (LATCH)
  Source Clock:      bit20/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit20/done_osc_out[0]_MUX_79_o falling

  Data Path: bit20/counter2_0 to bit20/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit20/counter2_0 (bit20/counter2_0)
     INV:I->O              1   0.146   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit20/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit20/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit20/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit20/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit20/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit19/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit19/comparator (LATCH)
  Destination:       bit19/compared_value (LATCH)
  Source Clock:      bit19/finish1_finish2_OR_125_o falling
  Destination Clock: bit19/finish1_finish2_OR_125_o falling

  Data Path: bit19/comparator to bit19/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit19/comparator (bit19/comparator)
     LD:D                      0.011          bit19/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit19/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit19/finish2 (LATCH)
  Destination:       bit19/finish2 (LATCH)
  Source Clock:      bit19/done_done_MUX_213_o falling
  Destination Clock: bit19/done_done_MUX_213_o falling

  Data Path: bit19/finish2 to bit19/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit19/finish2 (bit19/finish2)
     LUT6:I3->O            1   0.124   0.000  bit19/Mmux_done_done_MUX_213_o127 (bit19/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit19/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit19/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit19/finish1 (LATCH)
  Destination:       bit19/finish1 (LATCH)
  Source Clock:      bit19/done_done_MUX_75_o falling
  Destination Clock: bit19/done_done_MUX_75_o falling

  Data Path: bit19/finish1 to bit19/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit19/finish1 (bit19/finish1)
     LUT6:I0->O            1   0.124   0.000  bit19/Mmux_done_done_MUX_75_o127 (bit19/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit19/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit19/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit19/counter2_0 (LATCH)
  Destination:       bit19/counter2_31 (LATCH)
  Source Clock:      bit19/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit19/done_osc_out[0]_MUX_79_o falling

  Data Path: bit19/counter2_0 to bit19/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit19/counter2_0 (bit19/counter2_0)
     INV:I->O              1   0.146   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit19/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit19/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit19/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit19/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit19/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit18/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit18/comparator (LATCH)
  Destination:       bit18/compared_value (LATCH)
  Source Clock:      bit18/finish1_finish2_OR_125_o falling
  Destination Clock: bit18/finish1_finish2_OR_125_o falling

  Data Path: bit18/comparator to bit18/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit18/comparator (bit18/comparator)
     LD:D                      0.011          bit18/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit18/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit18/finish2 (LATCH)
  Destination:       bit18/finish2 (LATCH)
  Source Clock:      bit18/done_done_MUX_213_o falling
  Destination Clock: bit18/done_done_MUX_213_o falling

  Data Path: bit18/finish2 to bit18/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit18/finish2 (bit18/finish2)
     LUT6:I3->O            1   0.124   0.000  bit18/Mmux_done_done_MUX_213_o127 (bit18/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit18/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit18/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit18/finish1 (LATCH)
  Destination:       bit18/finish1 (LATCH)
  Source Clock:      bit18/done_done_MUX_75_o falling
  Destination Clock: bit18/done_done_MUX_75_o falling

  Data Path: bit18/finish1 to bit18/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit18/finish1 (bit18/finish1)
     LUT6:I0->O            1   0.124   0.000  bit18/Mmux_done_done_MUX_75_o127 (bit18/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit18/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit18/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit18/counter2_0 (LATCH)
  Destination:       bit18/counter2_31 (LATCH)
  Source Clock:      bit18/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit18/done_osc_out[0]_MUX_79_o falling

  Data Path: bit18/counter2_0 to bit18/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit18/counter2_0 (bit18/counter2_0)
     INV:I->O              1   0.146   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit18/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit18/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit18/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit18/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit18/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit17/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit17/comparator (LATCH)
  Destination:       bit17/compared_value (LATCH)
  Source Clock:      bit17/finish1_finish2_OR_125_o falling
  Destination Clock: bit17/finish1_finish2_OR_125_o falling

  Data Path: bit17/comparator to bit17/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit17/comparator (bit17/comparator)
     LD:D                      0.011          bit17/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit17/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit17/finish2 (LATCH)
  Destination:       bit17/finish2 (LATCH)
  Source Clock:      bit17/done_done_MUX_213_o falling
  Destination Clock: bit17/done_done_MUX_213_o falling

  Data Path: bit17/finish2 to bit17/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit17/finish2 (bit17/finish2)
     LUT6:I3->O            1   0.124   0.000  bit17/Mmux_done_done_MUX_213_o127 (bit17/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit17/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit17/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit17/finish1 (LATCH)
  Destination:       bit17/finish1 (LATCH)
  Source Clock:      bit17/done_done_MUX_75_o falling
  Destination Clock: bit17/done_done_MUX_75_o falling

  Data Path: bit17/finish1 to bit17/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit17/finish1 (bit17/finish1)
     LUT6:I0->O            1   0.124   0.000  bit17/Mmux_done_done_MUX_75_o127 (bit17/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit17/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit17/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit17/counter2_0 (LATCH)
  Destination:       bit17/counter2_31 (LATCH)
  Source Clock:      bit17/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit17/done_osc_out[0]_MUX_79_o falling

  Data Path: bit17/counter2_0 to bit17/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit17/counter2_0 (bit17/counter2_0)
     INV:I->O              1   0.146   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit17/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit17/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit17/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit17/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit17/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit16/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit16/comparator (LATCH)
  Destination:       bit16/compared_value (LATCH)
  Source Clock:      bit16/finish1_finish2_OR_125_o falling
  Destination Clock: bit16/finish1_finish2_OR_125_o falling

  Data Path: bit16/comparator to bit16/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit16/comparator (bit16/comparator)
     LD:D                      0.011          bit16/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit16/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit16/finish2 (LATCH)
  Destination:       bit16/finish2 (LATCH)
  Source Clock:      bit16/done_done_MUX_213_o falling
  Destination Clock: bit16/done_done_MUX_213_o falling

  Data Path: bit16/finish2 to bit16/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit16/finish2 (bit16/finish2)
     LUT6:I3->O            1   0.124   0.000  bit16/Mmux_done_done_MUX_213_o127 (bit16/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit16/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit16/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit16/finish1 (LATCH)
  Destination:       bit16/finish1 (LATCH)
  Source Clock:      bit16/done_done_MUX_75_o falling
  Destination Clock: bit16/done_done_MUX_75_o falling

  Data Path: bit16/finish1 to bit16/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit16/finish1 (bit16/finish1)
     LUT6:I0->O            1   0.124   0.000  bit16/Mmux_done_done_MUX_75_o127 (bit16/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit16/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit16/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit16/counter2_0 (LATCH)
  Destination:       bit16/counter2_31 (LATCH)
  Source Clock:      bit16/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit16/done_osc_out[0]_MUX_79_o falling

  Data Path: bit16/counter2_0 to bit16/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit16/counter2_0 (bit16/counter2_0)
     INV:I->O              1   0.146   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit16/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit16/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit16/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit16/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit16/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit15/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit15/comparator (LATCH)
  Destination:       bit15/compared_value (LATCH)
  Source Clock:      bit15/finish1_finish2_OR_125_o falling
  Destination Clock: bit15/finish1_finish2_OR_125_o falling

  Data Path: bit15/comparator to bit15/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit15/comparator (bit15/comparator)
     LD:D                      0.011          bit15/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit15/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit15/finish2 (LATCH)
  Destination:       bit15/finish2 (LATCH)
  Source Clock:      bit15/done_done_MUX_213_o falling
  Destination Clock: bit15/done_done_MUX_213_o falling

  Data Path: bit15/finish2 to bit15/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit15/finish2 (bit15/finish2)
     LUT6:I3->O            1   0.124   0.000  bit15/Mmux_done_done_MUX_213_o127 (bit15/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit15/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit15/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit15/finish1 (LATCH)
  Destination:       bit15/finish1 (LATCH)
  Source Clock:      bit15/done_done_MUX_75_o falling
  Destination Clock: bit15/done_done_MUX_75_o falling

  Data Path: bit15/finish1 to bit15/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit15/finish1 (bit15/finish1)
     LUT6:I0->O            1   0.124   0.000  bit15/Mmux_done_done_MUX_75_o127 (bit15/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit15/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit15/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit15/counter2_0 (LATCH)
  Destination:       bit15/counter2_31 (LATCH)
  Source Clock:      bit15/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit15/done_osc_out[0]_MUX_79_o falling

  Data Path: bit15/counter2_0 to bit15/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit15/counter2_0 (bit15/counter2_0)
     INV:I->O              1   0.146   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit15/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit15/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit15/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit15/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit15/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit14/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit14/comparator (LATCH)
  Destination:       bit14/compared_value (LATCH)
  Source Clock:      bit14/finish1_finish2_OR_125_o falling
  Destination Clock: bit14/finish1_finish2_OR_125_o falling

  Data Path: bit14/comparator to bit14/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit14/comparator (bit14/comparator)
     LD:D                      0.011          bit14/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit14/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit14/finish2 (LATCH)
  Destination:       bit14/finish2 (LATCH)
  Source Clock:      bit14/done_done_MUX_213_o falling
  Destination Clock: bit14/done_done_MUX_213_o falling

  Data Path: bit14/finish2 to bit14/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit14/finish2 (bit14/finish2)
     LUT6:I3->O            1   0.124   0.000  bit14/Mmux_done_done_MUX_213_o127 (bit14/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit14/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit14/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit14/finish1 (LATCH)
  Destination:       bit14/finish1 (LATCH)
  Source Clock:      bit14/done_done_MUX_75_o falling
  Destination Clock: bit14/done_done_MUX_75_o falling

  Data Path: bit14/finish1 to bit14/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit14/finish1 (bit14/finish1)
     LUT6:I0->O            1   0.124   0.000  bit14/Mmux_done_done_MUX_75_o127 (bit14/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit14/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit14/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit14/counter2_0 (LATCH)
  Destination:       bit14/counter2_31 (LATCH)
  Source Clock:      bit14/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit14/done_osc_out[0]_MUX_79_o falling

  Data Path: bit14/counter2_0 to bit14/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit14/counter2_0 (bit14/counter2_0)
     INV:I->O              1   0.146   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit14/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit14/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit14/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit14/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit14/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit13/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit13/comparator (LATCH)
  Destination:       bit13/compared_value (LATCH)
  Source Clock:      bit13/finish1_finish2_OR_125_o falling
  Destination Clock: bit13/finish1_finish2_OR_125_o falling

  Data Path: bit13/comparator to bit13/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit13/comparator (bit13/comparator)
     LD:D                      0.011          bit13/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit13/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit13/finish2 (LATCH)
  Destination:       bit13/finish2 (LATCH)
  Source Clock:      bit13/done_done_MUX_213_o falling
  Destination Clock: bit13/done_done_MUX_213_o falling

  Data Path: bit13/finish2 to bit13/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit13/finish2 (bit13/finish2)
     LUT6:I3->O            1   0.124   0.000  bit13/Mmux_done_done_MUX_213_o127 (bit13/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit13/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit13/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit13/finish1 (LATCH)
  Destination:       bit13/finish1 (LATCH)
  Source Clock:      bit13/done_done_MUX_75_o falling
  Destination Clock: bit13/done_done_MUX_75_o falling

  Data Path: bit13/finish1 to bit13/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit13/finish1 (bit13/finish1)
     LUT6:I0->O            1   0.124   0.000  bit13/Mmux_done_done_MUX_75_o127 (bit13/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit13/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit13/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit13/counter2_0 (LATCH)
  Destination:       bit13/counter2_31 (LATCH)
  Source Clock:      bit13/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit13/done_osc_out[0]_MUX_79_o falling

  Data Path: bit13/counter2_0 to bit13/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit13/counter2_0 (bit13/counter2_0)
     INV:I->O              1   0.146   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit13/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit13/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit13/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit13/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit13/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit12/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit12/comparator (LATCH)
  Destination:       bit12/compared_value (LATCH)
  Source Clock:      bit12/finish1_finish2_OR_125_o falling
  Destination Clock: bit12/finish1_finish2_OR_125_o falling

  Data Path: bit12/comparator to bit12/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit12/comparator (bit12/comparator)
     LD:D                      0.011          bit12/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit12/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit12/finish2 (LATCH)
  Destination:       bit12/finish2 (LATCH)
  Source Clock:      bit12/done_done_MUX_213_o falling
  Destination Clock: bit12/done_done_MUX_213_o falling

  Data Path: bit12/finish2 to bit12/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit12/finish2 (bit12/finish2)
     LUT6:I3->O            1   0.124   0.000  bit12/Mmux_done_done_MUX_213_o127 (bit12/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit12/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit12/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit12/finish1 (LATCH)
  Destination:       bit12/finish1 (LATCH)
  Source Clock:      bit12/done_done_MUX_75_o falling
  Destination Clock: bit12/done_done_MUX_75_o falling

  Data Path: bit12/finish1 to bit12/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit12/finish1 (bit12/finish1)
     LUT6:I0->O            1   0.124   0.000  bit12/Mmux_done_done_MUX_75_o127 (bit12/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit12/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit12/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit12/counter2_0 (LATCH)
  Destination:       bit12/counter2_31 (LATCH)
  Source Clock:      bit12/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit12/done_osc_out[0]_MUX_79_o falling

  Data Path: bit12/counter2_0 to bit12/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit12/counter2_0 (bit12/counter2_0)
     INV:I->O              1   0.146   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit12/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit12/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit12/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit12/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit12/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit11/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit11/comparator (LATCH)
  Destination:       bit11/compared_value (LATCH)
  Source Clock:      bit11/finish1_finish2_OR_125_o falling
  Destination Clock: bit11/finish1_finish2_OR_125_o falling

  Data Path: bit11/comparator to bit11/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit11/comparator (bit11/comparator)
     LD:D                      0.011          bit11/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit11/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit11/finish2 (LATCH)
  Destination:       bit11/finish2 (LATCH)
  Source Clock:      bit11/done_done_MUX_213_o falling
  Destination Clock: bit11/done_done_MUX_213_o falling

  Data Path: bit11/finish2 to bit11/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit11/finish2 (bit11/finish2)
     LUT6:I3->O            1   0.124   0.000  bit11/Mmux_done_done_MUX_213_o127 (bit11/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit11/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit11/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit11/finish1 (LATCH)
  Destination:       bit11/finish1 (LATCH)
  Source Clock:      bit11/done_done_MUX_75_o falling
  Destination Clock: bit11/done_done_MUX_75_o falling

  Data Path: bit11/finish1 to bit11/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit11/finish1 (bit11/finish1)
     LUT6:I0->O            1   0.124   0.000  bit11/Mmux_done_done_MUX_75_o127 (bit11/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit11/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit11/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit11/counter2_0 (LATCH)
  Destination:       bit11/counter2_31 (LATCH)
  Source Clock:      bit11/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit11/done_osc_out[0]_MUX_79_o falling

  Data Path: bit11/counter2_0 to bit11/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit11/counter2_0 (bit11/counter2_0)
     INV:I->O              1   0.146   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit11/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit11/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit11/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit11/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit11/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit10/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit10/comparator (LATCH)
  Destination:       bit10/compared_value (LATCH)
  Source Clock:      bit10/finish1_finish2_OR_125_o falling
  Destination Clock: bit10/finish1_finish2_OR_125_o falling

  Data Path: bit10/comparator to bit10/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit10/comparator (bit10/comparator)
     LD:D                      0.011          bit10/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit10/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit10/finish2 (LATCH)
  Destination:       bit10/finish2 (LATCH)
  Source Clock:      bit10/done_done_MUX_213_o falling
  Destination Clock: bit10/done_done_MUX_213_o falling

  Data Path: bit10/finish2 to bit10/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit10/finish2 (bit10/finish2)
     LUT6:I3->O            1   0.124   0.000  bit10/Mmux_done_done_MUX_213_o127 (bit10/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit10/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit10/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit10/finish1 (LATCH)
  Destination:       bit10/finish1 (LATCH)
  Source Clock:      bit10/done_done_MUX_75_o falling
  Destination Clock: bit10/done_done_MUX_75_o falling

  Data Path: bit10/finish1 to bit10/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit10/finish1 (bit10/finish1)
     LUT6:I0->O            1   0.124   0.000  bit10/Mmux_done_done_MUX_75_o127 (bit10/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit10/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit10/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit10/counter2_0 (LATCH)
  Destination:       bit10/counter2_31 (LATCH)
  Source Clock:      bit10/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit10/done_osc_out[0]_MUX_79_o falling

  Data Path: bit10/counter2_0 to bit10/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit10/counter2_0 (bit10/counter2_0)
     INV:I->O              1   0.146   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit10/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit10/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit10/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit10/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit10/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit9/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit9/comparator (LATCH)
  Destination:       bit9/compared_value (LATCH)
  Source Clock:      bit9/finish1_finish2_OR_125_o falling
  Destination Clock: bit9/finish1_finish2_OR_125_o falling

  Data Path: bit9/comparator to bit9/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit9/comparator (bit9/comparator)
     LD:D                      0.011          bit9/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit9/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit9/finish2 (LATCH)
  Destination:       bit9/finish2 (LATCH)
  Source Clock:      bit9/done_done_MUX_213_o falling
  Destination Clock: bit9/done_done_MUX_213_o falling

  Data Path: bit9/finish2 to bit9/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit9/finish2 (bit9/finish2)
     LUT6:I3->O            1   0.124   0.000  bit9/Mmux_done_done_MUX_213_o127 (bit9/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit9/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit9/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit9/finish1 (LATCH)
  Destination:       bit9/finish1 (LATCH)
  Source Clock:      bit9/done_done_MUX_75_o falling
  Destination Clock: bit9/done_done_MUX_75_o falling

  Data Path: bit9/finish1 to bit9/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit9/finish1 (bit9/finish1)
     LUT6:I0->O            1   0.124   0.000  bit9/Mmux_done_done_MUX_75_o127 (bit9/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit9/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit9/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit9/counter2_0 (LATCH)
  Destination:       bit9/counter2_31 (LATCH)
  Source Clock:      bit9/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit9/done_osc_out[0]_MUX_79_o falling

  Data Path: bit9/counter2_0 to bit9/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit9/counter2_0 (bit9/counter2_0)
     INV:I->O              1   0.146   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit9/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit9/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit9/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit9/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit9/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit8/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit8/comparator (LATCH)
  Destination:       bit8/compared_value (LATCH)
  Source Clock:      bit8/finish1_finish2_OR_125_o falling
  Destination Clock: bit8/finish1_finish2_OR_125_o falling

  Data Path: bit8/comparator to bit8/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit8/comparator (bit8/comparator)
     LD:D                      0.011          bit8/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit8/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit8/finish2 (LATCH)
  Destination:       bit8/finish2 (LATCH)
  Source Clock:      bit8/done_done_MUX_213_o falling
  Destination Clock: bit8/done_done_MUX_213_o falling

  Data Path: bit8/finish2 to bit8/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit8/finish2 (bit8/finish2)
     LUT6:I3->O            1   0.124   0.000  bit8/Mmux_done_done_MUX_213_o127 (bit8/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit8/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit8/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit8/finish1 (LATCH)
  Destination:       bit8/finish1 (LATCH)
  Source Clock:      bit8/done_done_MUX_75_o falling
  Destination Clock: bit8/done_done_MUX_75_o falling

  Data Path: bit8/finish1 to bit8/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit8/finish1 (bit8/finish1)
     LUT6:I0->O            1   0.124   0.000  bit8/Mmux_done_done_MUX_75_o127 (bit8/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit8/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit8/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit8/counter2_0 (LATCH)
  Destination:       bit8/counter2_31 (LATCH)
  Source Clock:      bit8/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit8/done_osc_out[0]_MUX_79_o falling

  Data Path: bit8/counter2_0 to bit8/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit8/counter2_0 (bit8/counter2_0)
     INV:I->O              1   0.146   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit8/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit8/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit8/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit8/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit8/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit7/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit7/comparator (LATCH)
  Destination:       bit7/compared_value (LATCH)
  Source Clock:      bit7/finish1_finish2_OR_125_o falling
  Destination Clock: bit7/finish1_finish2_OR_125_o falling

  Data Path: bit7/comparator to bit7/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit7/comparator (bit7/comparator)
     LD:D                      0.011          bit7/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit7/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit7/finish2 (LATCH)
  Destination:       bit7/finish2 (LATCH)
  Source Clock:      bit7/done_done_MUX_213_o falling
  Destination Clock: bit7/done_done_MUX_213_o falling

  Data Path: bit7/finish2 to bit7/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit7/finish2 (bit7/finish2)
     LUT6:I3->O            1   0.124   0.000  bit7/Mmux_done_done_MUX_213_o127 (bit7/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit7/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit7/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit7/finish1 (LATCH)
  Destination:       bit7/finish1 (LATCH)
  Source Clock:      bit7/done_done_MUX_75_o falling
  Destination Clock: bit7/done_done_MUX_75_o falling

  Data Path: bit7/finish1 to bit7/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit7/finish1 (bit7/finish1)
     LUT6:I0->O            1   0.124   0.000  bit7/Mmux_done_done_MUX_75_o127 (bit7/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit7/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit7/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit7/counter2_0 (LATCH)
  Destination:       bit7/counter2_31 (LATCH)
  Source Clock:      bit7/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit7/done_osc_out[0]_MUX_79_o falling

  Data Path: bit7/counter2_0 to bit7/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit7/counter2_0 (bit7/counter2_0)
     INV:I->O              1   0.146   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit7/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit7/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit7/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit7/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit7/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit6/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit6/comparator (LATCH)
  Destination:       bit6/compared_value (LATCH)
  Source Clock:      bit6/finish1_finish2_OR_125_o falling
  Destination Clock: bit6/finish1_finish2_OR_125_o falling

  Data Path: bit6/comparator to bit6/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit6/comparator (bit6/comparator)
     LD:D                      0.011          bit6/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit6/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit6/finish2 (LATCH)
  Destination:       bit6/finish2 (LATCH)
  Source Clock:      bit6/done_done_MUX_213_o falling
  Destination Clock: bit6/done_done_MUX_213_o falling

  Data Path: bit6/finish2 to bit6/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit6/finish2 (bit6/finish2)
     LUT6:I3->O            1   0.124   0.000  bit6/Mmux_done_done_MUX_213_o127 (bit6/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit6/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit6/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit6/finish1 (LATCH)
  Destination:       bit6/finish1 (LATCH)
  Source Clock:      bit6/done_done_MUX_75_o falling
  Destination Clock: bit6/done_done_MUX_75_o falling

  Data Path: bit6/finish1 to bit6/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit6/finish1 (bit6/finish1)
     LUT6:I0->O            1   0.124   0.000  bit6/Mmux_done_done_MUX_75_o127 (bit6/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit6/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit6/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit6/counter2_0 (LATCH)
  Destination:       bit6/counter2_31 (LATCH)
  Source Clock:      bit6/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit6/done_osc_out[0]_MUX_79_o falling

  Data Path: bit6/counter2_0 to bit6/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit6/counter2_0 (bit6/counter2_0)
     INV:I->O              1   0.146   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit6/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit6/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit6/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit6/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit6/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit5/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit5/comparator (LATCH)
  Destination:       bit5/compared_value (LATCH)
  Source Clock:      bit5/finish1_finish2_OR_125_o falling
  Destination Clock: bit5/finish1_finish2_OR_125_o falling

  Data Path: bit5/comparator to bit5/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit5/comparator (bit5/comparator)
     LD:D                      0.011          bit5/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit5/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit5/finish2 (LATCH)
  Destination:       bit5/finish2 (LATCH)
  Source Clock:      bit5/done_done_MUX_213_o falling
  Destination Clock: bit5/done_done_MUX_213_o falling

  Data Path: bit5/finish2 to bit5/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit5/finish2 (bit5/finish2)
     LUT6:I3->O            1   0.124   0.000  bit5/Mmux_done_done_MUX_213_o127 (bit5/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit5/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit5/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit5/finish1 (LATCH)
  Destination:       bit5/finish1 (LATCH)
  Source Clock:      bit5/done_done_MUX_75_o falling
  Destination Clock: bit5/done_done_MUX_75_o falling

  Data Path: bit5/finish1 to bit5/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit5/finish1 (bit5/finish1)
     LUT6:I0->O            1   0.124   0.000  bit5/Mmux_done_done_MUX_75_o127 (bit5/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit5/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit5/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit5/counter2_0 (LATCH)
  Destination:       bit5/counter2_31 (LATCH)
  Source Clock:      bit5/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit5/done_osc_out[0]_MUX_79_o falling

  Data Path: bit5/counter2_0 to bit5/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit5/counter2_0 (bit5/counter2_0)
     INV:I->O              1   0.146   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit5/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit5/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit5/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit5/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit5/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit4/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit4/comparator (LATCH)
  Destination:       bit4/compared_value (LATCH)
  Source Clock:      bit4/finish1_finish2_OR_125_o falling
  Destination Clock: bit4/finish1_finish2_OR_125_o falling

  Data Path: bit4/comparator to bit4/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit4/comparator (bit4/comparator)
     LD:D                      0.011          bit4/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit4/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit4/finish2 (LATCH)
  Destination:       bit4/finish2 (LATCH)
  Source Clock:      bit4/done_done_MUX_213_o falling
  Destination Clock: bit4/done_done_MUX_213_o falling

  Data Path: bit4/finish2 to bit4/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit4/finish2 (bit4/finish2)
     LUT6:I3->O            1   0.124   0.000  bit4/Mmux_done_done_MUX_213_o127 (bit4/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit4/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit4/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit4/finish1 (LATCH)
  Destination:       bit4/finish1 (LATCH)
  Source Clock:      bit4/done_done_MUX_75_o falling
  Destination Clock: bit4/done_done_MUX_75_o falling

  Data Path: bit4/finish1 to bit4/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit4/finish1 (bit4/finish1)
     LUT6:I0->O            1   0.124   0.000  bit4/Mmux_done_done_MUX_75_o127 (bit4/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit4/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit4/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit4/counter2_0 (LATCH)
  Destination:       bit4/counter2_31 (LATCH)
  Source Clock:      bit4/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit4/done_osc_out[0]_MUX_79_o falling

  Data Path: bit4/counter2_0 to bit4/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit4/counter2_0 (bit4/counter2_0)
     INV:I->O              1   0.146   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit4/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit4/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit4/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit4/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit4/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit3/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit3/comparator (LATCH)
  Destination:       bit3/compared_value (LATCH)
  Source Clock:      bit3/finish1_finish2_OR_125_o falling
  Destination Clock: bit3/finish1_finish2_OR_125_o falling

  Data Path: bit3/comparator to bit3/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit3/comparator (bit3/comparator)
     LD:D                      0.011          bit3/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit3/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit3/finish2 (LATCH)
  Destination:       bit3/finish2 (LATCH)
  Source Clock:      bit3/done_done_MUX_213_o falling
  Destination Clock: bit3/done_done_MUX_213_o falling

  Data Path: bit3/finish2 to bit3/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit3/finish2 (bit3/finish2)
     LUT6:I3->O            1   0.124   0.000  bit3/Mmux_done_done_MUX_213_o127 (bit3/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit3/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit3/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit3/finish1 (LATCH)
  Destination:       bit3/finish1 (LATCH)
  Source Clock:      bit3/done_done_MUX_75_o falling
  Destination Clock: bit3/done_done_MUX_75_o falling

  Data Path: bit3/finish1 to bit3/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit3/finish1 (bit3/finish1)
     LUT6:I0->O            1   0.124   0.000  bit3/Mmux_done_done_MUX_75_o127 (bit3/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit3/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit3/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit3/counter2_0 (LATCH)
  Destination:       bit3/counter2_31 (LATCH)
  Source Clock:      bit3/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit3/done_osc_out[0]_MUX_79_o falling

  Data Path: bit3/counter2_0 to bit3/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit3/counter2_0 (bit3/counter2_0)
     INV:I->O              1   0.146   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit3/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit3/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit3/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit3/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit3/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit2/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit2/comparator (LATCH)
  Destination:       bit2/compared_value (LATCH)
  Source Clock:      bit2/finish1_finish2_OR_125_o falling
  Destination Clock: bit2/finish1_finish2_OR_125_o falling

  Data Path: bit2/comparator to bit2/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit2/comparator (bit2/comparator)
     LD:D                      0.011          bit2/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit2/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit2/finish2 (LATCH)
  Destination:       bit2/finish2 (LATCH)
  Source Clock:      bit2/done_done_MUX_213_o falling
  Destination Clock: bit2/done_done_MUX_213_o falling

  Data Path: bit2/finish2 to bit2/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit2/finish2 (bit2/finish2)
     LUT6:I3->O            1   0.124   0.000  bit2/Mmux_done_done_MUX_213_o127 (bit2/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit2/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit2/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit2/finish1 (LATCH)
  Destination:       bit2/finish1 (LATCH)
  Source Clock:      bit2/done_done_MUX_75_o falling
  Destination Clock: bit2/done_done_MUX_75_o falling

  Data Path: bit2/finish1 to bit2/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit2/finish1 (bit2/finish1)
     LUT6:I0->O            1   0.124   0.000  bit2/Mmux_done_done_MUX_75_o127 (bit2/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit2/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit2/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit2/counter2_0 (LATCH)
  Destination:       bit2/counter2_31 (LATCH)
  Source Clock:      bit2/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit2/done_osc_out[0]_MUX_79_o falling

  Data Path: bit2/counter2_0 to bit2/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit2/counter2_0 (bit2/counter2_0)
     INV:I->O              1   0.146   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit2/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit2/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit2/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit2/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit2/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit1/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit1/comparator (LATCH)
  Destination:       bit1/compared_value (LATCH)
  Source Clock:      bit1/finish1_finish2_OR_125_o falling
  Destination Clock: bit1/finish1_finish2_OR_125_o falling

  Data Path: bit1/comparator to bit1/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit1/comparator (bit1/comparator)
     LD:D                      0.011          bit1/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit1/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit1/finish2 (LATCH)
  Destination:       bit1/finish2 (LATCH)
  Source Clock:      bit1/done_done_MUX_213_o falling
  Destination Clock: bit1/done_done_MUX_213_o falling

  Data Path: bit1/finish2 to bit1/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit1/finish2 (bit1/finish2)
     LUT6:I3->O            1   0.124   0.000  bit1/Mmux_done_done_MUX_213_o127 (bit1/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit1/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit1/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit1/finish1 (LATCH)
  Destination:       bit1/finish1 (LATCH)
  Source Clock:      bit1/done_done_MUX_75_o falling
  Destination Clock: bit1/done_done_MUX_75_o falling

  Data Path: bit1/finish1 to bit1/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit1/finish1 (bit1/finish1)
     LUT6:I0->O            1   0.124   0.000  bit1/Mmux_done_done_MUX_75_o127 (bit1/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit1/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit1/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit1/counter2_0 (LATCH)
  Destination:       bit1/counter2_31 (LATCH)
  Source Clock:      bit1/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit1/done_osc_out[0]_MUX_79_o falling

  Data Path: bit1/counter2_0 to bit1/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit1/counter2_0 (bit1/counter2_0)
     INV:I->O              1   0.146   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit1/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit1/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit1/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit1/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit1/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit0/finish1_finish2_OR_125_o'
  Clock period: 1.035ns (frequency: 966.184MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.035ns (Levels of Logic = 0)
  Source:            bit0/comparator (LATCH)
  Destination:       bit0/compared_value (LATCH)
  Source Clock:      bit0/finish1_finish2_OR_125_o falling
  Destination Clock: bit0/finish1_finish2_OR_125_o falling

  Data Path: bit0/comparator to bit0/compared_value
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  bit0/comparator (bit0/comparator)
     LD:D                      0.011          bit0/compared_value
    ----------------------------------------
    Total                      1.035ns (0.636ns logic, 0.399ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit0/done_done_MUX_213_o'
  Clock period: 1.637ns (frequency: 610.929MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.637ns (Levels of Logic = 1)
  Source:            bit0/finish2 (LATCH)
  Destination:       bit0/finish2 (LATCH)
  Source Clock:      bit0/done_done_MUX_213_o falling
  Destination Clock: bit0/done_done_MUX_213_o falling

  Data Path: bit0/finish2 to bit0/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   0.877  bit0/finish2 (bit0/finish2)
     LUT6:I3->O            1   0.124   0.000  bit0/Mmux_done_done_MUX_213_o127 (bit0/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit0/finish2
    ----------------------------------------
    Total                      1.637ns (0.760ns logic, 0.877ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit0/done_done_MUX_75_o'
  Clock period: 1.860ns (frequency: 537.677MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.860ns (Levels of Logic = 1)
  Source:            bit0/finish1 (LATCH)
  Destination:       bit0/finish1 (LATCH)
  Source Clock:      bit0/done_done_MUX_75_o falling
  Destination Clock: bit0/done_done_MUX_75_o falling

  Data Path: bit0/finish1 to bit0/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              70   0.625   1.100  bit0/finish1 (bit0/finish1)
     LUT6:I0->O            1   0.124   0.000  bit0/Mmux_done_done_MUX_75_o127 (bit0/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit0/finish1
    ----------------------------------------
    Total                      1.860ns (0.760ns logic, 1.100ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bit0/done_osc_out[0]_MUX_79_o'
  Clock period: 3.612ns (frequency: 276.817MHz)
  Total number of paths / destination ports: 1120 / 64
-------------------------------------------------------------------------
Delay:               3.612ns (Levels of Logic = 34)
  Source:            bit0/counter2_0 (LATCH)
  Destination:       bit0/counter2_31 (LATCH)
  Source Clock:      bit0/done_osc_out[0]_MUX_79_o falling
  Destination Clock: bit0/done_osc_out[0]_MUX_79_o falling

  Data Path: bit0/counter2_0 to bit0/counter2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.625   0.426  bit0/counter2_0 (bit0/counter2_0)
     INV:I->O              1   0.146   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>_INV_0 (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_lut<0>)
     MUXCY:S->O            1   0.472   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30> (bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_cy<30>)
     XORCY:CI->O           1   0.510   0.421  bit0/Madd_counter2[31]_GND_7_o_add_10_OUT_xor<31> (bit0/counter2[31]_GND_7_o_add_10_OUT<31>)
     LUT6:I5->O            1   0.124   0.000  bit0/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit0/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit0/counter2_31
    ----------------------------------------
    Total                      3.612ns (2.765ns logic, 0.847ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit31/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit31/finish2 (LATCH)
  Destination Clock: bit31/done_done_MUX_213_o falling

  Data Path: enable to bit31/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<0>1 (bit31/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<1>1 (bit31/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<2>1 (bit31/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<3>1 (bit31/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<4>1 (bit31/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit31/counter/sel1/RO1/RO_PATH_INV<5>1 (bit31/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit31/Mmux_done_done_MUX_213_o127 (bit31/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit31/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit31/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit31/finish1 (LATCH)
  Destination Clock: bit31/done_done_MUX_75_o falling

  Data Path: enable to bit31/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<0>1 (bit31/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<1>1 (bit31/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<2>1 (bit31/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<3>1 (bit31/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<4>1 (bit31/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit31/counter/sel1/RO1/RO_PATH_INV<5>1 (bit31/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit31/Mmux_done_done_MUX_75_o127 (bit31/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit31/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit31/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit31/counter2_3 (LATCH)
  Destination Clock: bit31/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit31/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<0>1 (bit31/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<1>1 (bit31/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<2>1 (bit31/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<3>1 (bit31/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit31/counter/sel1/RO1/RO_PATH_INV<4>1 (bit31/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit31/counter/sel1/RO1/RO_PATH_INV<5>1 (bit31/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit31/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit31/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit31/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              1.750ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       bit31/done (FF)
  Destination Clock: clk rising

  Data Path: enable to bit31/done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.558  enable_IBUF (enable_IBUF)
     INV:I->O             29   0.146   0.551  bit0/enable_inv1_INV_0 (bit0/enable_inv)
     FDCE:CLR                  0.494          bit31/done
    ----------------------------------------
    Total                      1.750ns (0.641ns logic, 1.109ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit30/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit30/finish2 (LATCH)
  Destination Clock: bit30/done_done_MUX_213_o falling

  Data Path: enable to bit30/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<0>1 (bit30/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<1>1 (bit30/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<2>1 (bit30/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<3>1 (bit30/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<4>1 (bit30/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit30/counter/sel1/RO1/RO_PATH_INV<5>1 (bit30/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit30/Mmux_done_done_MUX_213_o127 (bit30/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit30/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit30/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit30/finish1 (LATCH)
  Destination Clock: bit30/done_done_MUX_75_o falling

  Data Path: enable to bit30/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<0>1 (bit30/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<1>1 (bit30/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<2>1 (bit30/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<3>1 (bit30/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<4>1 (bit30/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit30/counter/sel1/RO1/RO_PATH_INV<5>1 (bit30/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit30/Mmux_done_done_MUX_75_o127 (bit30/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit30/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit30/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit30/counter2_3 (LATCH)
  Destination Clock: bit30/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit30/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<0>1 (bit30/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<1>1 (bit30/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<2>1 (bit30/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<3>1 (bit30/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit30/counter/sel1/RO1/RO_PATH_INV<4>1 (bit30/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit30/counter/sel1/RO1/RO_PATH_INV<5>1 (bit30/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit30/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit30/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit30/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit29/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit29/finish2 (LATCH)
  Destination Clock: bit29/done_done_MUX_213_o falling

  Data Path: enable to bit29/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<0>1 (bit29/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<1>1 (bit29/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<2>1 (bit29/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<3>1 (bit29/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<4>1 (bit29/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit29/counter/sel1/RO1/RO_PATH_INV<5>1 (bit29/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit29/Mmux_done_done_MUX_213_o127 (bit29/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit29/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit29/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit29/finish1 (LATCH)
  Destination Clock: bit29/done_done_MUX_75_o falling

  Data Path: enable to bit29/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<0>1 (bit29/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<1>1 (bit29/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<2>1 (bit29/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<3>1 (bit29/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<4>1 (bit29/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit29/counter/sel1/RO1/RO_PATH_INV<5>1 (bit29/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit29/Mmux_done_done_MUX_75_o127 (bit29/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit29/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit29/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit29/counter2_3 (LATCH)
  Destination Clock: bit29/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit29/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<0>1 (bit29/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<1>1 (bit29/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<2>1 (bit29/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<3>1 (bit29/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit29/counter/sel1/RO1/RO_PATH_INV<4>1 (bit29/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit29/counter/sel1/RO1/RO_PATH_INV<5>1 (bit29/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit29/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit29/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit29/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit28/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit28/finish2 (LATCH)
  Destination Clock: bit28/done_done_MUX_213_o falling

  Data Path: enable to bit28/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<0>1 (bit28/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<1>1 (bit28/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<2>1 (bit28/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<3>1 (bit28/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<4>1 (bit28/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit28/counter/sel1/RO1/RO_PATH_INV<5>1 (bit28/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit28/Mmux_done_done_MUX_213_o127 (bit28/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit28/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit28/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit28/finish1 (LATCH)
  Destination Clock: bit28/done_done_MUX_75_o falling

  Data Path: enable to bit28/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<0>1 (bit28/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<1>1 (bit28/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<2>1 (bit28/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<3>1 (bit28/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<4>1 (bit28/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit28/counter/sel1/RO1/RO_PATH_INV<5>1 (bit28/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit28/Mmux_done_done_MUX_75_o127 (bit28/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit28/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit28/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit28/counter2_3 (LATCH)
  Destination Clock: bit28/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit28/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<0>1 (bit28/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<1>1 (bit28/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<2>1 (bit28/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<3>1 (bit28/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit28/counter/sel1/RO1/RO_PATH_INV<4>1 (bit28/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit28/counter/sel1/RO1/RO_PATH_INV<5>1 (bit28/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit28/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit28/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit28/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit27/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit27/finish2 (LATCH)
  Destination Clock: bit27/done_done_MUX_213_o falling

  Data Path: enable to bit27/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<0>1 (bit27/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<1>1 (bit27/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<2>1 (bit27/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<3>1 (bit27/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<4>1 (bit27/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit27/counter/sel1/RO1/RO_PATH_INV<5>1 (bit27/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit27/Mmux_done_done_MUX_213_o127 (bit27/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit27/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit27/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit27/finish1 (LATCH)
  Destination Clock: bit27/done_done_MUX_75_o falling

  Data Path: enable to bit27/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<0>1 (bit27/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<1>1 (bit27/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<2>1 (bit27/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<3>1 (bit27/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<4>1 (bit27/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit27/counter/sel1/RO1/RO_PATH_INV<5>1 (bit27/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit27/Mmux_done_done_MUX_75_o127 (bit27/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit27/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit27/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit27/counter2_3 (LATCH)
  Destination Clock: bit27/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit27/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<0>1 (bit27/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<1>1 (bit27/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<2>1 (bit27/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<3>1 (bit27/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit27/counter/sel1/RO1/RO_PATH_INV<4>1 (bit27/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit27/counter/sel1/RO1/RO_PATH_INV<5>1 (bit27/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit27/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit27/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit27/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit26/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit26/finish2 (LATCH)
  Destination Clock: bit26/done_done_MUX_213_o falling

  Data Path: enable to bit26/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<0>1 (bit26/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<1>1 (bit26/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<2>1 (bit26/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<3>1 (bit26/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<4>1 (bit26/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit26/counter/sel1/RO1/RO_PATH_INV<5>1 (bit26/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit26/Mmux_done_done_MUX_213_o127 (bit26/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit26/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit26/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit26/finish1 (LATCH)
  Destination Clock: bit26/done_done_MUX_75_o falling

  Data Path: enable to bit26/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<0>1 (bit26/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<1>1 (bit26/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<2>1 (bit26/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<3>1 (bit26/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<4>1 (bit26/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit26/counter/sel1/RO1/RO_PATH_INV<5>1 (bit26/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit26/Mmux_done_done_MUX_75_o127 (bit26/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit26/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit26/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit26/counter2_3 (LATCH)
  Destination Clock: bit26/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit26/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<0>1 (bit26/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<1>1 (bit26/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<2>1 (bit26/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<3>1 (bit26/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit26/counter/sel1/RO1/RO_PATH_INV<4>1 (bit26/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit26/counter/sel1/RO1/RO_PATH_INV<5>1 (bit26/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit26/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit26/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit26/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit25/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit25/finish2 (LATCH)
  Destination Clock: bit25/done_done_MUX_213_o falling

  Data Path: enable to bit25/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<0>1 (bit25/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<1>1 (bit25/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<2>1 (bit25/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<3>1 (bit25/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<4>1 (bit25/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit25/counter/sel1/RO1/RO_PATH_INV<5>1 (bit25/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit25/Mmux_done_done_MUX_213_o127 (bit25/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit25/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit25/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit25/finish1 (LATCH)
  Destination Clock: bit25/done_done_MUX_75_o falling

  Data Path: enable to bit25/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<0>1 (bit25/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<1>1 (bit25/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<2>1 (bit25/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<3>1 (bit25/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<4>1 (bit25/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit25/counter/sel1/RO1/RO_PATH_INV<5>1 (bit25/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit25/Mmux_done_done_MUX_75_o127 (bit25/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit25/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit25/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit25/counter2_3 (LATCH)
  Destination Clock: bit25/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit25/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<0>1 (bit25/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<1>1 (bit25/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<2>1 (bit25/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<3>1 (bit25/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit25/counter/sel1/RO1/RO_PATH_INV<4>1 (bit25/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit25/counter/sel1/RO1/RO_PATH_INV<5>1 (bit25/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit25/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit25/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit25/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit24/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit24/finish2 (LATCH)
  Destination Clock: bit24/done_done_MUX_213_o falling

  Data Path: enable to bit24/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<0>1 (bit24/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<1>1 (bit24/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<2>1 (bit24/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<3>1 (bit24/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<4>1 (bit24/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit24/counter/sel1/RO1/RO_PATH_INV<5>1 (bit24/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit24/Mmux_done_done_MUX_213_o127 (bit24/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit24/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit24/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit24/finish1 (LATCH)
  Destination Clock: bit24/done_done_MUX_75_o falling

  Data Path: enable to bit24/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<0>1 (bit24/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<1>1 (bit24/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<2>1 (bit24/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<3>1 (bit24/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<4>1 (bit24/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit24/counter/sel1/RO1/RO_PATH_INV<5>1 (bit24/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit24/Mmux_done_done_MUX_75_o127 (bit24/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit24/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit24/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit24/counter2_3 (LATCH)
  Destination Clock: bit24/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit24/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<0>1 (bit24/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<1>1 (bit24/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<2>1 (bit24/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<3>1 (bit24/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit24/counter/sel1/RO1/RO_PATH_INV<4>1 (bit24/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit24/counter/sel1/RO1/RO_PATH_INV<5>1 (bit24/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit24/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit24/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit24/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit23/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit23/finish2 (LATCH)
  Destination Clock: bit23/done_done_MUX_213_o falling

  Data Path: enable to bit23/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<0>1 (bit23/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<1>1 (bit23/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<2>1 (bit23/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<3>1 (bit23/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<4>1 (bit23/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit23/counter/sel1/RO1/RO_PATH_INV<5>1 (bit23/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit23/Mmux_done_done_MUX_213_o127 (bit23/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit23/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit23/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit23/finish1 (LATCH)
  Destination Clock: bit23/done_done_MUX_75_o falling

  Data Path: enable to bit23/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<0>1 (bit23/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<1>1 (bit23/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<2>1 (bit23/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<3>1 (bit23/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<4>1 (bit23/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit23/counter/sel1/RO1/RO_PATH_INV<5>1 (bit23/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit23/Mmux_done_done_MUX_75_o127 (bit23/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit23/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit23/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit23/counter2_3 (LATCH)
  Destination Clock: bit23/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit23/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<0>1 (bit23/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<1>1 (bit23/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<2>1 (bit23/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<3>1 (bit23/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit23/counter/sel1/RO1/RO_PATH_INV<4>1 (bit23/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit23/counter/sel1/RO1/RO_PATH_INV<5>1 (bit23/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit23/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit23/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit23/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit22/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit22/finish2 (LATCH)
  Destination Clock: bit22/done_done_MUX_213_o falling

  Data Path: enable to bit22/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<0>1 (bit22/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<1>1 (bit22/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<2>1 (bit22/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<3>1 (bit22/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<4>1 (bit22/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit22/counter/sel1/RO1/RO_PATH_INV<5>1 (bit22/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit22/Mmux_done_done_MUX_213_o127 (bit22/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit22/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit22/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit22/finish1 (LATCH)
  Destination Clock: bit22/done_done_MUX_75_o falling

  Data Path: enable to bit22/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<0>1 (bit22/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<1>1 (bit22/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<2>1 (bit22/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<3>1 (bit22/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<4>1 (bit22/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit22/counter/sel1/RO1/RO_PATH_INV<5>1 (bit22/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit22/Mmux_done_done_MUX_75_o127 (bit22/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit22/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit22/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit22/counter2_3 (LATCH)
  Destination Clock: bit22/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit22/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<0>1 (bit22/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<1>1 (bit22/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<2>1 (bit22/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<3>1 (bit22/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit22/counter/sel1/RO1/RO_PATH_INV<4>1 (bit22/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit22/counter/sel1/RO1/RO_PATH_INV<5>1 (bit22/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit22/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit22/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit22/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit21/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit21/finish2 (LATCH)
  Destination Clock: bit21/done_done_MUX_213_o falling

  Data Path: enable to bit21/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<0>1 (bit21/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<1>1 (bit21/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<2>1 (bit21/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<3>1 (bit21/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<4>1 (bit21/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit21/counter/sel1/RO1/RO_PATH_INV<5>1 (bit21/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit21/Mmux_done_done_MUX_213_o127 (bit21/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit21/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit21/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit21/finish1 (LATCH)
  Destination Clock: bit21/done_done_MUX_75_o falling

  Data Path: enable to bit21/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<0>1 (bit21/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<1>1 (bit21/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<2>1 (bit21/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<3>1 (bit21/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<4>1 (bit21/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit21/counter/sel1/RO1/RO_PATH_INV<5>1 (bit21/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit21/Mmux_done_done_MUX_75_o127 (bit21/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit21/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit21/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit21/counter2_3 (LATCH)
  Destination Clock: bit21/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit21/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<0>1 (bit21/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<1>1 (bit21/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<2>1 (bit21/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<3>1 (bit21/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit21/counter/sel1/RO1/RO_PATH_INV<4>1 (bit21/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit21/counter/sel1/RO1/RO_PATH_INV<5>1 (bit21/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit21/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit21/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit21/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit20/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit20/finish2 (LATCH)
  Destination Clock: bit20/done_done_MUX_213_o falling

  Data Path: enable to bit20/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<0>1 (bit20/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<1>1 (bit20/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<2>1 (bit20/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<3>1 (bit20/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<4>1 (bit20/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit20/counter/sel1/RO1/RO_PATH_INV<5>1 (bit20/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit20/Mmux_done_done_MUX_213_o127 (bit20/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit20/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit20/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit20/finish1 (LATCH)
  Destination Clock: bit20/done_done_MUX_75_o falling

  Data Path: enable to bit20/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<0>1 (bit20/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<1>1 (bit20/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<2>1 (bit20/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<3>1 (bit20/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<4>1 (bit20/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit20/counter/sel1/RO1/RO_PATH_INV<5>1 (bit20/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit20/Mmux_done_done_MUX_75_o127 (bit20/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit20/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit20/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit20/counter2_3 (LATCH)
  Destination Clock: bit20/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit20/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<0>1 (bit20/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<1>1 (bit20/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<2>1 (bit20/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<3>1 (bit20/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit20/counter/sel1/RO1/RO_PATH_INV<4>1 (bit20/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit20/counter/sel1/RO1/RO_PATH_INV<5>1 (bit20/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit20/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit20/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit20/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit19/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit19/finish2 (LATCH)
  Destination Clock: bit19/done_done_MUX_213_o falling

  Data Path: enable to bit19/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<0>1 (bit19/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<1>1 (bit19/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<2>1 (bit19/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<3>1 (bit19/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<4>1 (bit19/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit19/counter/sel1/RO1/RO_PATH_INV<5>1 (bit19/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit19/Mmux_done_done_MUX_213_o127 (bit19/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit19/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit19/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit19/finish1 (LATCH)
  Destination Clock: bit19/done_done_MUX_75_o falling

  Data Path: enable to bit19/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<0>1 (bit19/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<1>1 (bit19/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<2>1 (bit19/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<3>1 (bit19/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<4>1 (bit19/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit19/counter/sel1/RO1/RO_PATH_INV<5>1 (bit19/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit19/Mmux_done_done_MUX_75_o127 (bit19/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit19/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit19/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit19/counter2_3 (LATCH)
  Destination Clock: bit19/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit19/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<0>1 (bit19/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<1>1 (bit19/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<2>1 (bit19/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<3>1 (bit19/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit19/counter/sel1/RO1/RO_PATH_INV<4>1 (bit19/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit19/counter/sel1/RO1/RO_PATH_INV<5>1 (bit19/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit19/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit19/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit19/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit18/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit18/finish2 (LATCH)
  Destination Clock: bit18/done_done_MUX_213_o falling

  Data Path: enable to bit18/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<0>1 (bit18/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<1>1 (bit18/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<2>1 (bit18/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<3>1 (bit18/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<4>1 (bit18/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit18/counter/sel1/RO1/RO_PATH_INV<5>1 (bit18/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit18/Mmux_done_done_MUX_213_o127 (bit18/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit18/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit18/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit18/finish1 (LATCH)
  Destination Clock: bit18/done_done_MUX_75_o falling

  Data Path: enable to bit18/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<0>1 (bit18/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<1>1 (bit18/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<2>1 (bit18/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<3>1 (bit18/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<4>1 (bit18/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit18/counter/sel1/RO1/RO_PATH_INV<5>1 (bit18/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit18/Mmux_done_done_MUX_75_o127 (bit18/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit18/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit18/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit18/counter2_3 (LATCH)
  Destination Clock: bit18/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit18/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<0>1 (bit18/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<1>1 (bit18/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<2>1 (bit18/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<3>1 (bit18/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit18/counter/sel1/RO1/RO_PATH_INV<4>1 (bit18/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit18/counter/sel1/RO1/RO_PATH_INV<5>1 (bit18/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit18/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit18/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit18/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit17/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit17/finish2 (LATCH)
  Destination Clock: bit17/done_done_MUX_213_o falling

  Data Path: enable to bit17/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<0>1 (bit17/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<1>1 (bit17/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<2>1 (bit17/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<3>1 (bit17/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<4>1 (bit17/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit17/counter/sel1/RO1/RO_PATH_INV<5>1 (bit17/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit17/Mmux_done_done_MUX_213_o127 (bit17/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit17/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit17/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit17/finish1 (LATCH)
  Destination Clock: bit17/done_done_MUX_75_o falling

  Data Path: enable to bit17/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<0>1 (bit17/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<1>1 (bit17/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<2>1 (bit17/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<3>1 (bit17/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<4>1 (bit17/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit17/counter/sel1/RO1/RO_PATH_INV<5>1 (bit17/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit17/Mmux_done_done_MUX_75_o127 (bit17/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit17/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit17/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit17/counter2_3 (LATCH)
  Destination Clock: bit17/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit17/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<0>1 (bit17/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<1>1 (bit17/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<2>1 (bit17/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<3>1 (bit17/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit17/counter/sel1/RO1/RO_PATH_INV<4>1 (bit17/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit17/counter/sel1/RO1/RO_PATH_INV<5>1 (bit17/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit17/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit17/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit17/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit16/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit16/finish2 (LATCH)
  Destination Clock: bit16/done_done_MUX_213_o falling

  Data Path: enable to bit16/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<0>1 (bit16/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<1>1 (bit16/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<2>1 (bit16/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<3>1 (bit16/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<4>1 (bit16/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit16/counter/sel1/RO1/RO_PATH_INV<5>1 (bit16/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit16/Mmux_done_done_MUX_213_o127 (bit16/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit16/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit16/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit16/finish1 (LATCH)
  Destination Clock: bit16/done_done_MUX_75_o falling

  Data Path: enable to bit16/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<0>1 (bit16/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<1>1 (bit16/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<2>1 (bit16/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<3>1 (bit16/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<4>1 (bit16/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit16/counter/sel1/RO1/RO_PATH_INV<5>1 (bit16/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit16/Mmux_done_done_MUX_75_o127 (bit16/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit16/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit16/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit16/counter2_3 (LATCH)
  Destination Clock: bit16/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit16/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<0>1 (bit16/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<1>1 (bit16/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<2>1 (bit16/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<3>1 (bit16/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit16/counter/sel1/RO1/RO_PATH_INV<4>1 (bit16/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit16/counter/sel1/RO1/RO_PATH_INV<5>1 (bit16/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit16/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit16/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit16/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit15/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit15/finish2 (LATCH)
  Destination Clock: bit15/done_done_MUX_213_o falling

  Data Path: enable to bit15/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<0>1 (bit15/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<1>1 (bit15/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<2>1 (bit15/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<3>1 (bit15/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<4>1 (bit15/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit15/counter/sel1/RO1/RO_PATH_INV<5>1 (bit15/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit15/Mmux_done_done_MUX_213_o127 (bit15/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit15/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit15/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit15/finish1 (LATCH)
  Destination Clock: bit15/done_done_MUX_75_o falling

  Data Path: enable to bit15/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<0>1 (bit15/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<1>1 (bit15/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<2>1 (bit15/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<3>1 (bit15/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<4>1 (bit15/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit15/counter/sel1/RO1/RO_PATH_INV<5>1 (bit15/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit15/Mmux_done_done_MUX_75_o127 (bit15/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit15/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit15/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit15/counter2_3 (LATCH)
  Destination Clock: bit15/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit15/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<0>1 (bit15/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<1>1 (bit15/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<2>1 (bit15/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<3>1 (bit15/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit15/counter/sel1/RO1/RO_PATH_INV<4>1 (bit15/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit15/counter/sel1/RO1/RO_PATH_INV<5>1 (bit15/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit15/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit15/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit15/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit14/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit14/finish2 (LATCH)
  Destination Clock: bit14/done_done_MUX_213_o falling

  Data Path: enable to bit14/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<0>1 (bit14/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<1>1 (bit14/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<2>1 (bit14/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<3>1 (bit14/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<4>1 (bit14/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit14/counter/sel1/RO1/RO_PATH_INV<5>1 (bit14/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit14/Mmux_done_done_MUX_213_o127 (bit14/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit14/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit14/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit14/finish1 (LATCH)
  Destination Clock: bit14/done_done_MUX_75_o falling

  Data Path: enable to bit14/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<0>1 (bit14/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<1>1 (bit14/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<2>1 (bit14/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<3>1 (bit14/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<4>1 (bit14/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit14/counter/sel1/RO1/RO_PATH_INV<5>1 (bit14/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit14/Mmux_done_done_MUX_75_o127 (bit14/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit14/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit14/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit14/counter2_3 (LATCH)
  Destination Clock: bit14/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit14/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<0>1 (bit14/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<1>1 (bit14/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<2>1 (bit14/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<3>1 (bit14/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit14/counter/sel1/RO1/RO_PATH_INV<4>1 (bit14/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit14/counter/sel1/RO1/RO_PATH_INV<5>1 (bit14/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit14/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit14/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit14/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit13/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit13/finish2 (LATCH)
  Destination Clock: bit13/done_done_MUX_213_o falling

  Data Path: enable to bit13/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<0>1 (bit13/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<1>1 (bit13/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<2>1 (bit13/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<3>1 (bit13/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<4>1 (bit13/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit13/counter/sel1/RO1/RO_PATH_INV<5>1 (bit13/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit13/Mmux_done_done_MUX_213_o127 (bit13/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit13/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit13/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit13/finish1 (LATCH)
  Destination Clock: bit13/done_done_MUX_75_o falling

  Data Path: enable to bit13/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<0>1 (bit13/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<1>1 (bit13/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<2>1 (bit13/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<3>1 (bit13/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<4>1 (bit13/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit13/counter/sel1/RO1/RO_PATH_INV<5>1 (bit13/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit13/Mmux_done_done_MUX_75_o127 (bit13/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit13/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit13/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit13/counter2_3 (LATCH)
  Destination Clock: bit13/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit13/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<0>1 (bit13/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<1>1 (bit13/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<2>1 (bit13/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<3>1 (bit13/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit13/counter/sel1/RO1/RO_PATH_INV<4>1 (bit13/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit13/counter/sel1/RO1/RO_PATH_INV<5>1 (bit13/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit13/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit13/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit13/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit12/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit12/finish2 (LATCH)
  Destination Clock: bit12/done_done_MUX_213_o falling

  Data Path: enable to bit12/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<0>1 (bit12/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<1>1 (bit12/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<2>1 (bit12/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<3>1 (bit12/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<4>1 (bit12/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit12/counter/sel1/RO1/RO_PATH_INV<5>1 (bit12/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit12/Mmux_done_done_MUX_213_o127 (bit12/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit12/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit12/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit12/finish1 (LATCH)
  Destination Clock: bit12/done_done_MUX_75_o falling

  Data Path: enable to bit12/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<0>1 (bit12/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<1>1 (bit12/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<2>1 (bit12/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<3>1 (bit12/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<4>1 (bit12/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit12/counter/sel1/RO1/RO_PATH_INV<5>1 (bit12/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit12/Mmux_done_done_MUX_75_o127 (bit12/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit12/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit12/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit12/counter2_3 (LATCH)
  Destination Clock: bit12/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit12/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<0>1 (bit12/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<1>1 (bit12/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<2>1 (bit12/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<3>1 (bit12/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit12/counter/sel1/RO1/RO_PATH_INV<4>1 (bit12/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit12/counter/sel1/RO1/RO_PATH_INV<5>1 (bit12/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit12/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit12/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit12/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit11/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit11/finish2 (LATCH)
  Destination Clock: bit11/done_done_MUX_213_o falling

  Data Path: enable to bit11/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<0>1 (bit11/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<1>1 (bit11/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<2>1 (bit11/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<3>1 (bit11/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<4>1 (bit11/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit11/counter/sel1/RO1/RO_PATH_INV<5>1 (bit11/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit11/Mmux_done_done_MUX_213_o127 (bit11/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit11/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit11/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit11/finish1 (LATCH)
  Destination Clock: bit11/done_done_MUX_75_o falling

  Data Path: enable to bit11/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<0>1 (bit11/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<1>1 (bit11/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<2>1 (bit11/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<3>1 (bit11/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<4>1 (bit11/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit11/counter/sel1/RO1/RO_PATH_INV<5>1 (bit11/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit11/Mmux_done_done_MUX_75_o127 (bit11/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit11/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit11/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit11/counter2_3 (LATCH)
  Destination Clock: bit11/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit11/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<0>1 (bit11/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<1>1 (bit11/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<2>1 (bit11/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<3>1 (bit11/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit11/counter/sel1/RO1/RO_PATH_INV<4>1 (bit11/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit11/counter/sel1/RO1/RO_PATH_INV<5>1 (bit11/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit11/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit11/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit11/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit10/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit10/finish2 (LATCH)
  Destination Clock: bit10/done_done_MUX_213_o falling

  Data Path: enable to bit10/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<0>1 (bit10/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<1>1 (bit10/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<2>1 (bit10/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<3>1 (bit10/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<4>1 (bit10/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit10/counter/sel1/RO1/RO_PATH_INV<5>1 (bit10/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit10/Mmux_done_done_MUX_213_o127 (bit10/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit10/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit10/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit10/finish1 (LATCH)
  Destination Clock: bit10/done_done_MUX_75_o falling

  Data Path: enable to bit10/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<0>1 (bit10/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<1>1 (bit10/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<2>1 (bit10/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<3>1 (bit10/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<4>1 (bit10/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit10/counter/sel1/RO1/RO_PATH_INV<5>1 (bit10/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit10/Mmux_done_done_MUX_75_o127 (bit10/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit10/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit10/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit10/counter2_3 (LATCH)
  Destination Clock: bit10/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit10/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<0>1 (bit10/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<1>1 (bit10/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<2>1 (bit10/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<3>1 (bit10/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit10/counter/sel1/RO1/RO_PATH_INV<4>1 (bit10/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit10/counter/sel1/RO1/RO_PATH_INV<5>1 (bit10/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit10/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit10/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit10/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit9/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit9/finish2 (LATCH)
  Destination Clock: bit9/done_done_MUX_213_o falling

  Data Path: enable to bit9/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<0>1 (bit9/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<1>1 (bit9/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<2>1 (bit9/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<3>1 (bit9/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<4>1 (bit9/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit9/counter/sel1/RO1/RO_PATH_INV<5>1 (bit9/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit9/Mmux_done_done_MUX_213_o127 (bit9/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit9/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit9/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit9/finish1 (LATCH)
  Destination Clock: bit9/done_done_MUX_75_o falling

  Data Path: enable to bit9/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<0>1 (bit9/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<1>1 (bit9/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<2>1 (bit9/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<3>1 (bit9/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<4>1 (bit9/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit9/counter/sel1/RO1/RO_PATH_INV<5>1 (bit9/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit9/Mmux_done_done_MUX_75_o127 (bit9/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit9/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit9/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit9/counter2_3 (LATCH)
  Destination Clock: bit9/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit9/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<0>1 (bit9/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<1>1 (bit9/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<2>1 (bit9/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<3>1 (bit9/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit9/counter/sel1/RO1/RO_PATH_INV<4>1 (bit9/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit9/counter/sel1/RO1/RO_PATH_INV<5>1 (bit9/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit9/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit9/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit9/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit8/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit8/finish2 (LATCH)
  Destination Clock: bit8/done_done_MUX_213_o falling

  Data Path: enable to bit8/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<0>1 (bit8/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<1>1 (bit8/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<2>1 (bit8/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<3>1 (bit8/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<4>1 (bit8/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit8/counter/sel1/RO1/RO_PATH_INV<5>1 (bit8/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit8/Mmux_done_done_MUX_213_o127 (bit8/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit8/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit8/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit8/finish1 (LATCH)
  Destination Clock: bit8/done_done_MUX_75_o falling

  Data Path: enable to bit8/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<0>1 (bit8/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<1>1 (bit8/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<2>1 (bit8/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<3>1 (bit8/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<4>1 (bit8/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit8/counter/sel1/RO1/RO_PATH_INV<5>1 (bit8/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit8/Mmux_done_done_MUX_75_o127 (bit8/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit8/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit8/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit8/counter2_3 (LATCH)
  Destination Clock: bit8/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit8/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<0>1 (bit8/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<1>1 (bit8/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<2>1 (bit8/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<3>1 (bit8/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit8/counter/sel1/RO1/RO_PATH_INV<4>1 (bit8/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit8/counter/sel1/RO1/RO_PATH_INV<5>1 (bit8/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit8/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit8/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit8/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit7/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit7/finish2 (LATCH)
  Destination Clock: bit7/done_done_MUX_213_o falling

  Data Path: enable to bit7/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<0>1 (bit7/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<1>1 (bit7/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<2>1 (bit7/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<3>1 (bit7/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<4>1 (bit7/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit7/counter/sel1/RO1/RO_PATH_INV<5>1 (bit7/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit7/Mmux_done_done_MUX_213_o127 (bit7/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit7/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit7/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit7/finish1 (LATCH)
  Destination Clock: bit7/done_done_MUX_75_o falling

  Data Path: enable to bit7/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<0>1 (bit7/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<1>1 (bit7/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<2>1 (bit7/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<3>1 (bit7/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<4>1 (bit7/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit7/counter/sel1/RO1/RO_PATH_INV<5>1 (bit7/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit7/Mmux_done_done_MUX_75_o127 (bit7/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit7/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit7/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit7/counter2_3 (LATCH)
  Destination Clock: bit7/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit7/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<0>1 (bit7/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<1>1 (bit7/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<2>1 (bit7/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<3>1 (bit7/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit7/counter/sel1/RO1/RO_PATH_INV<4>1 (bit7/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit7/counter/sel1/RO1/RO_PATH_INV<5>1 (bit7/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit7/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit7/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit7/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit6/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit6/finish2 (LATCH)
  Destination Clock: bit6/done_done_MUX_213_o falling

  Data Path: enable to bit6/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<0>1 (bit6/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<1>1 (bit6/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<2>1 (bit6/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<3>1 (bit6/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<4>1 (bit6/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit6/counter/sel1/RO1/RO_PATH_INV<5>1 (bit6/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit6/Mmux_done_done_MUX_213_o127 (bit6/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit6/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit6/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit6/finish1 (LATCH)
  Destination Clock: bit6/done_done_MUX_75_o falling

  Data Path: enable to bit6/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<0>1 (bit6/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<1>1 (bit6/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<2>1 (bit6/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<3>1 (bit6/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<4>1 (bit6/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit6/counter/sel1/RO1/RO_PATH_INV<5>1 (bit6/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit6/Mmux_done_done_MUX_75_o127 (bit6/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit6/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit6/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit6/counter2_3 (LATCH)
  Destination Clock: bit6/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit6/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<0>1 (bit6/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<1>1 (bit6/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<2>1 (bit6/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<3>1 (bit6/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit6/counter/sel1/RO1/RO_PATH_INV<4>1 (bit6/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit6/counter/sel1/RO1/RO_PATH_INV<5>1 (bit6/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit6/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit6/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit6/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit5/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit5/finish2 (LATCH)
  Destination Clock: bit5/done_done_MUX_213_o falling

  Data Path: enable to bit5/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<0>1 (bit5/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<1>1 (bit5/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<2>1 (bit5/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<3>1 (bit5/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<4>1 (bit5/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit5/counter/sel1/RO1/RO_PATH_INV<5>1 (bit5/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit5/Mmux_done_done_MUX_213_o127 (bit5/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit5/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit5/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit5/finish1 (LATCH)
  Destination Clock: bit5/done_done_MUX_75_o falling

  Data Path: enable to bit5/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<0>1 (bit5/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<1>1 (bit5/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<2>1 (bit5/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<3>1 (bit5/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<4>1 (bit5/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit5/counter/sel1/RO1/RO_PATH_INV<5>1 (bit5/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit5/Mmux_done_done_MUX_75_o127 (bit5/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit5/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit5/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit5/counter2_3 (LATCH)
  Destination Clock: bit5/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit5/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<0>1 (bit5/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<1>1 (bit5/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<2>1 (bit5/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<3>1 (bit5/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit5/counter/sel1/RO1/RO_PATH_INV<4>1 (bit5/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit5/counter/sel1/RO1/RO_PATH_INV<5>1 (bit5/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit5/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit5/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit5/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit4/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit4/finish2 (LATCH)
  Destination Clock: bit4/done_done_MUX_213_o falling

  Data Path: enable to bit4/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<0>1 (bit4/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<1>1 (bit4/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<2>1 (bit4/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<3>1 (bit4/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<4>1 (bit4/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit4/counter/sel1/RO1/RO_PATH_INV<5>1 (bit4/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit4/Mmux_done_done_MUX_213_o127 (bit4/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit4/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit4/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit4/finish1 (LATCH)
  Destination Clock: bit4/done_done_MUX_75_o falling

  Data Path: enable to bit4/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<0>1 (bit4/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<1>1 (bit4/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<2>1 (bit4/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<3>1 (bit4/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<4>1 (bit4/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit4/counter/sel1/RO1/RO_PATH_INV<5>1 (bit4/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit4/Mmux_done_done_MUX_75_o127 (bit4/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit4/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit4/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit4/counter2_3 (LATCH)
  Destination Clock: bit4/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit4/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<0>1 (bit4/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<1>1 (bit4/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<2>1 (bit4/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<3>1 (bit4/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit4/counter/sel1/RO1/RO_PATH_INV<4>1 (bit4/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit4/counter/sel1/RO1/RO_PATH_INV<5>1 (bit4/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit4/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit4/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit4/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit3/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit3/finish2 (LATCH)
  Destination Clock: bit3/done_done_MUX_213_o falling

  Data Path: enable to bit3/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<0>1 (bit3/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<1>1 (bit3/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<2>1 (bit3/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<3>1 (bit3/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<4>1 (bit3/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit3/counter/sel1/RO1/RO_PATH_INV<5>1 (bit3/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit3/Mmux_done_done_MUX_213_o127 (bit3/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit3/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit3/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit3/finish1 (LATCH)
  Destination Clock: bit3/done_done_MUX_75_o falling

  Data Path: enable to bit3/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<0>1 (bit3/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<1>1 (bit3/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<2>1 (bit3/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<3>1 (bit3/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<4>1 (bit3/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit3/counter/sel1/RO1/RO_PATH_INV<5>1 (bit3/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit3/Mmux_done_done_MUX_75_o127 (bit3/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit3/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit3/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit3/counter2_3 (LATCH)
  Destination Clock: bit3/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit3/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<0>1 (bit3/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<1>1 (bit3/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<2>1 (bit3/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<3>1 (bit3/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit3/counter/sel1/RO1/RO_PATH_INV<4>1 (bit3/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit3/counter/sel1/RO1/RO_PATH_INV<5>1 (bit3/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit3/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit3/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit3/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit2/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit2/finish2 (LATCH)
  Destination Clock: bit2/done_done_MUX_213_o falling

  Data Path: enable to bit2/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<0>1 (bit2/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<1>1 (bit2/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<2>1 (bit2/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<3>1 (bit2/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<4>1 (bit2/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit2/counter/sel1/RO1/RO_PATH_INV<5>1 (bit2/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit2/Mmux_done_done_MUX_213_o127 (bit2/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit2/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit2/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit2/finish1 (LATCH)
  Destination Clock: bit2/done_done_MUX_75_o falling

  Data Path: enable to bit2/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<0>1 (bit2/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<1>1 (bit2/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<2>1 (bit2/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<3>1 (bit2/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<4>1 (bit2/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit2/counter/sel1/RO1/RO_PATH_INV<5>1 (bit2/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit2/Mmux_done_done_MUX_75_o127 (bit2/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit2/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit2/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit2/counter2_3 (LATCH)
  Destination Clock: bit2/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit2/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<0>1 (bit2/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<1>1 (bit2/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<2>1 (bit2/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<3>1 (bit2/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit2/counter/sel1/RO1/RO_PATH_INV<4>1 (bit2/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit2/counter/sel1/RO1/RO_PATH_INV<5>1 (bit2/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit2/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit2/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit2/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit1/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit1/finish2 (LATCH)
  Destination Clock: bit1/done_done_MUX_213_o falling

  Data Path: enable to bit1/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<0>1 (bit1/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<1>1 (bit1/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<2>1 (bit1/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<3>1 (bit1/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<4>1 (bit1/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit1/counter/sel1/RO1/RO_PATH_INV<5>1 (bit1/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit1/Mmux_done_done_MUX_213_o127 (bit1/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit1/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit1/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit1/finish1 (LATCH)
  Destination Clock: bit1/done_done_MUX_75_o falling

  Data Path: enable to bit1/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<0>1 (bit1/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<1>1 (bit1/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<2>1 (bit1/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<3>1 (bit1/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<4>1 (bit1/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit1/counter/sel1/RO1/RO_PATH_INV<5>1 (bit1/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit1/Mmux_done_done_MUX_75_o127 (bit1/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit1/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit1/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit1/counter2_3 (LATCH)
  Destination Clock: bit1/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit1/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<0>1 (bit1/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<1>1 (bit1/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<2>1 (bit1/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<3>1 (bit1/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit1/counter/sel1/RO1/RO_PATH_INV<4>1 (bit1/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit1/counter/sel1/RO1/RO_PATH_INV<5>1 (bit1/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit1/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit1/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit1/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit0/done_done_MUX_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit0/finish2 (LATCH)
  Destination Clock: bit0/done_done_MUX_213_o falling

  Data Path: enable to bit0/finish2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<0>1 (bit0/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<1>1 (bit0/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<2>1 (bit0/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<3>1 (bit0/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<4>1 (bit0/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit0/counter/sel1/RO1/RO_PATH_INV<5>1 (bit0/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit0/Mmux_done_done_MUX_213_o127 (bit0/Mmux_done_done_MUX_213_o12)
     LD:D                      0.011          bit0/finish2
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit0/done_done_MUX_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.617ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit0/finish1 (LATCH)
  Destination Clock: bit0/done_done_MUX_75_o falling

  Data Path: enable to bit0/finish1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<0>1 (bit0/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<1>1 (bit0/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<2>1 (bit0/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<3>1 (bit0/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<4>1 (bit0/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   0.937  bit0/counter/sel1/RO1/RO_PATH_INV<5>1 (bit0/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I2->O            1   0.124   0.000  bit0/Mmux_done_done_MUX_75_o127 (bit0/Mmux_done_done_MUX_75_o12)
     LD:D                      0.011          bit0/finish1
    ----------------------------------------
    Total                      4.617ns (0.880ns logic, 3.737ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'bit0/done_osc_out[0]_MUX_79_o'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.780ns (Levels of Logic = 8)
  Source:            enable (PAD)
  Destination:       bit0/counter2_3 (LATCH)
  Destination Clock: bit0/done_osc_out[0]_MUX_79_o falling

  Data Path: enable to bit0/counter2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            62   0.001   0.695  enable_IBUF (enable_IBUF)
     LUT2:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<0>1 (bit0/counter/sel1/RO1/RO_PATH_INV<0>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<1>1 (bit0/counter/sel1/RO1/RO_PATH_INV<1>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<2>1 (bit0/counter/sel1/RO1/RO_PATH_INV<2>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<3>1 (bit0/counter/sel1/RO1/RO_PATH_INV<3>)
     LUT1:I0->O            1   0.124   0.421  bit0/counter/sel1/RO1/RO_PATH_INV<4>1 (bit0/counter/sel1/RO1/RO_PATH_INV<4>)
     LUT1:I0->O           70   0.124   1.100  bit0/counter/sel1/RO1/RO_PATH_INV<5>1 (bit0/counter/sel1/RO1/RO_PATH_INV<5>)
     LUT6:I0->O            1   0.124   0.000  bit0/Mmux_counter2[31]_counter2[31]_MUX_215_o134 (bit0/counter2[31]_counter2[31]_MUX_215_o)
     LD:D                      0.011          bit0/counter2_31
    ----------------------------------------
    Total                      4.780ns (0.880ns logic, 3.900ns route)
                                       (18.4% logic, 81.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 336 / 16
-------------------------------------------------------------------------
Offset:              5.721ns (Levels of Logic = 6)
  Source:            Val_0 (FF)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      clk rising

  Data Path: Val_0 to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.478   0.852  Val_0 (Val_0)
     LUT3:I0->O            9   0.124   0.972  Mmux_SSEG_CA171 (Mmux_SSEG_CA17)
     LUT5:I0->O            1   0.124   0.919  Mmux_SSEG_CA8122 (Mmux_SSEG_CA8122)
     LUT5:I0->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      5.721ns (1.098ns logic, 4.623ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit18/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.627ns (Levels of Logic = 5)
  Source:            bit18/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit18/finish1_finish2_OR_125_o falling

  Data Path: bit18/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.487  bit18/compared_value (bit18/compared_value)
     LUT3:I2->O            2   0.124   0.925  CONV12/Mram_Y221 (CONV12/Mram_Y22)
     LUT6:I1->O            1   0.124   0.776  Mmux_SSEG_CA65 (Mmux_SSEG_CA64)
     LUT6:I2->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.627ns (1.121ns logic, 3.506ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit19/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.742ns (Levels of Logic = 5)
  Source:            bit19/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit19/finish1_finish2_OR_125_o falling

  Data Path: bit19/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.602  bit19/compared_value (bit19/compared_value)
     LUT3:I1->O            2   0.124   0.925  CONV12/Mram_Y221 (CONV12/Mram_Y22)
     LUT6:I1->O            1   0.124   0.776  Mmux_SSEG_CA65 (Mmux_SSEG_CA64)
     LUT6:I2->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.742ns (1.121ns logic, 3.621ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit16/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              4.142ns (Levels of Logic = 5)
  Source:            bit16/compared_value (LATCH)
  Destination:       SSEG_CA<1> (PAD)
  Source Clock:      bit16/finish1_finish2_OR_125_o falling

  Data Path: bit16/compared_value to SSEG_CA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.480  bit16/compared_value (bit16/compared_value)
     LUT5:I4->O            1   0.124   0.421  Mmux_SSEG_CA424_SW0 (N83)
     LUT6:I5->O            1   0.124   0.776  Mmux_SSEG_CA424 (Mmux_SSEG_CA424)
     LUT6:I2->O            2   0.124   0.945  Mmux_SSEG_CA4210 (Mmux_SSEG_CA42)
     LUT6:I0->O            1   0.124   0.399  Mmux_SSEG_CA413 (SSEG_CA_1_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_1_OBUF (SSEG_CA<1>)
    ----------------------------------------
    Total                      4.142ns (1.121ns logic, 3.021ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit17/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              4.915ns (Levels of Logic = 5)
  Source:            bit17/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit17/finish1_finish2_OR_125_o falling

  Data Path: bit17/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.775  bit17/compared_value (bit17/compared_value)
     LUT3:I0->O            2   0.124   0.925  CONV12/Mram_Y221 (CONV12/Mram_Y22)
     LUT6:I1->O            1   0.124   0.776  Mmux_SSEG_CA65 (Mmux_SSEG_CA64)
     LUT6:I2->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.915ns (1.121ns logic, 3.794ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit6/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.561ns (Levels of Logic = 5)
  Source:            bit6/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit6/finish1_finish2_OR_125_o falling

  Data Path: bit6/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.487  bit6/compared_value (bit6/compared_value)
     LUT3:I2->O            1   0.124   0.919  CONV15/Mram_Y221 (CONV15/Mram_Y22)
     LUT6:I1->O            1   0.124   0.716  Mmux_SSEG_CA66 (Mmux_SSEG_CA65)
     LUT6:I3->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.561ns (1.121ns logic, 3.440ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit7/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.676ns (Levels of Logic = 5)
  Source:            bit7/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit7/finish1_finish2_OR_125_o falling

  Data Path: bit7/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.602  bit7/compared_value (bit7/compared_value)
     LUT3:I1->O            1   0.124   0.919  CONV15/Mram_Y221 (CONV15/Mram_Y22)
     LUT6:I1->O            1   0.124   0.716  Mmux_SSEG_CA66 (Mmux_SSEG_CA65)
     LUT6:I3->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.676ns (1.121ns logic, 3.555ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit4/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              4.437ns (Levels of Logic = 5)
  Source:            bit4/compared_value (LATCH)
  Destination:       SSEG_CA<1> (PAD)
  Source Clock:      bit4/finish1_finish2_OR_125_o falling

  Data Path: bit4/compared_value to SSEG_CA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.835  bit4/compared_value (bit4/compared_value)
     LUT5:I1->O            1   0.124   0.421  Mmux_SSEG_CA429_SW0 (N85)
     LUT6:I5->O            1   0.124   0.716  Mmux_SSEG_CA429 (Mmux_SSEG_CA429)
     LUT6:I3->O            2   0.124   0.945  Mmux_SSEG_CA4210 (Mmux_SSEG_CA42)
     LUT6:I0->O            1   0.124   0.399  Mmux_SSEG_CA413 (SSEG_CA_1_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_1_OBUF (SSEG_CA<1>)
    ----------------------------------------
    Total                      4.437ns (1.121ns logic, 3.316ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit5/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              4.849ns (Levels of Logic = 5)
  Source:            bit5/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit5/finish1_finish2_OR_125_o falling

  Data Path: bit5/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.775  bit5/compared_value (bit5/compared_value)
     LUT3:I0->O            1   0.124   0.919  CONV15/Mram_Y221 (CONV15/Mram_Y22)
     LUT6:I1->O            1   0.124   0.716  Mmux_SSEG_CA66 (Mmux_SSEG_CA65)
     LUT6:I3->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.849ns (1.121ns logic, 3.728ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit14/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.381ns (Levels of Logic = 5)
  Source:            bit14/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit14/finish1_finish2_OR_125_o falling

  Data Path: bit14/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.487  bit14/compared_value (bit14/compared_value)
     LUT3:I2->O            1   0.124   0.919  CONV13/Mram_Y221 (CONV13/Mram_Y22)
     LUT6:I1->O            1   0.124   0.536  Mmux_SSEG_CA67 (Mmux_SSEG_CA66)
     LUT6:I4->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.381ns (1.121ns logic, 3.260ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit15/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.559ns (Levels of Logic = 5)
  Source:            bit15/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit15/finish1_finish2_OR_125_o falling

  Data Path: bit15/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.782  bit15/compared_value (bit15/compared_value)
     LUT5:I2->O            1   0.124   0.776  Mmux_SSEG_CA8123 (Mmux_SSEG_CA8123)
     LUT5:I1->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.559ns (1.121ns logic, 3.438ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit12/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              4.372ns (Levels of Logic = 5)
  Source:            bit12/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit12/finish1_finish2_OR_125_o falling

  Data Path: bit12/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.595  bit12/compared_value (bit12/compared_value)
     LUT5:I3->O            1   0.124   0.776  Mmux_SSEG_CA8123 (Mmux_SSEG_CA8123)
     LUT5:I1->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.372ns (1.121ns logic, 3.251ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit13/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              4.669ns (Levels of Logic = 5)
  Source:            bit13/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit13/finish1_finish2_OR_125_o falling

  Data Path: bit13/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.775  bit13/compared_value (bit13/compared_value)
     LUT3:I0->O            1   0.124   0.919  CONV13/Mram_Y221 (CONV13/Mram_Y22)
     LUT6:I1->O            1   0.124   0.536  Mmux_SSEG_CA67 (Mmux_SSEG_CA66)
     LUT6:I4->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.669ns (1.121ns logic, 3.548ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit26/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 15 / 7
-------------------------------------------------------------------------
Offset:              4.272ns (Levels of Logic = 5)
  Source:            bit26/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit26/finish1_finish2_OR_125_o falling

  Data Path: bit26/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.487  bit26/compared_value (bit26/compared_value)
     LUT3:I2->O            2   0.124   0.925  CONV10/Mram_Y221 (CONV10/Mram_Y22)
     LUT6:I1->O            1   0.124   0.421  Mmux_SSEG_CA68 (Mmux_SSEG_CA67)
     LUT6:I5->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.272ns (1.121ns logic, 3.151ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit27/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 15 / 7
-------------------------------------------------------------------------
Offset:              4.499ns (Levels of Logic = 5)
  Source:            bit27/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit27/finish1_finish2_OR_125_o falling

  Data Path: bit27/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.782  bit27/compared_value (bit27/compared_value)
     LUT5:I2->O            1   0.124   0.716  Mmux_SSEG_CA8121 (Mmux_SSEG_CA8121)
     LUT5:I2->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.499ns (1.121ns logic, 3.378ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit24/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              4.312ns (Levels of Logic = 5)
  Source:            bit24/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit24/finish1_finish2_OR_125_o falling

  Data Path: bit24/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.595  bit24/compared_value (bit24/compared_value)
     LUT5:I3->O            1   0.124   0.716  Mmux_SSEG_CA8121 (Mmux_SSEG_CA8121)
     LUT5:I2->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.312ns (1.121ns logic, 3.191ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit25/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              4.560ns (Levels of Logic = 5)
  Source:            bit25/compared_value (LATCH)
  Destination:       SSEG_CA<2> (PAD)
  Source Clock:      bit25/finish1_finish2_OR_125_o falling

  Data Path: bit25/compared_value to SSEG_CA<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.775  bit25/compared_value (bit25/compared_value)
     LUT3:I0->O            2   0.124   0.925  CONV10/Mram_Y221 (CONV10/Mram_Y22)
     LUT6:I1->O            1   0.124   0.421  Mmux_SSEG_CA68 (Mmux_SSEG_CA67)
     LUT6:I5->O            1   0.124   0.919  Mmux_SSEG_CA69 (Mmux_SSEG_CA68)
     LUT5:I0->O            1   0.124   0.399  Mmux_SSEG_CA610 (SSEG_CA_2_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_2_OBUF (SSEG_CA<2>)
    ----------------------------------------
    Total                      4.560ns (1.121ns logic, 3.439ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit10/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.139ns (Levels of Logic = 5)
  Source:            bit10/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit10/finish1_finish2_OR_125_o falling

  Data Path: bit10/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.602  bit10/compared_value (bit10/compared_value)
     LUT5:I3->O            1   0.124   0.536  Mmux_SSEG_CA8124 (Mmux_SSEG_CA8124)
     LUT5:I3->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.139ns (1.121ns logic, 3.018ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit11/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.379ns (Levels of Logic = 5)
  Source:            bit11/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit11/finish1_finish2_OR_125_o falling

  Data Path: bit11/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.842  bit11/compared_value (bit11/compared_value)
     LUT5:I1->O            1   0.124   0.536  Mmux_SSEG_CA8124 (Mmux_SSEG_CA8124)
     LUT5:I3->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.379ns (1.121ns logic, 3.258ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit8/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              4.017ns (Levels of Logic = 5)
  Source:            bit8/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit8/finish1_finish2_OR_125_o falling

  Data Path: bit8/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.480  bit8/compared_value (bit8/compared_value)
     LUT5:I4->O            1   0.124   0.536  Mmux_SSEG_CA8124 (Mmux_SSEG_CA8124)
     LUT5:I3->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.017ns (1.121ns logic, 2.896ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit9/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              4.312ns (Levels of Logic = 5)
  Source:            bit9/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit9/finish1_finish2_OR_125_o falling

  Data Path: bit9/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.775  bit9/compared_value (bit9/compared_value)
     LUT5:I2->O            1   0.124   0.536  Mmux_SSEG_CA8124 (Mmux_SSEG_CA8124)
     LUT5:I3->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.312ns (1.121ns logic, 3.191ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit22/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.749ns (Levels of Logic = 6)
  Source:            bit22/compared_value (LATCH)
  Destination:       SSEG_CA<1> (PAD)
  Source Clock:      bit22/finish1_finish2_OR_125_o falling

  Data Path: bit22/compared_value to SSEG_CA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.602  bit22/compared_value (bit22/compared_value)
     LUT4:I2->O            1   0.124   0.421  Mmux_SSEG_CA427 (Mmux_SSEG_CA427)
     LUT5:I4->O            1   0.124   0.421  Mmux_SSEG_CA429_SW0 (N85)
     LUT6:I5->O            1   0.124   0.716  Mmux_SSEG_CA429 (Mmux_SSEG_CA429)
     LUT6:I3->O            2   0.124   0.945  Mmux_SSEG_CA4210 (Mmux_SSEG_CA42)
     LUT6:I0->O            1   0.124   0.399  Mmux_SSEG_CA413 (SSEG_CA_1_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_1_OBUF (SSEG_CA<1>)
    ----------------------------------------
    Total                      4.749ns (1.245ns logic, 3.504ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit23/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              4.702ns (Levels of Logic = 5)
  Source:            bit23/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit23/finish1_finish2_OR_125_o falling

  Data Path: bit23/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.625   0.782  bit23/compared_value (bit23/compared_value)
     LUT5:I2->O            1   0.124   0.919  Mmux_SSEG_CA8122 (Mmux_SSEG_CA8122)
     LUT5:I0->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.702ns (1.121ns logic, 3.581ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit20/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 13 / 7
-------------------------------------------------------------------------
Offset:              4.922ns (Levels of Logic = 6)
  Source:            bit20/compared_value (LATCH)
  Destination:       SSEG_CA<1> (PAD)
  Source Clock:      bit20/finish1_finish2_OR_125_o falling

  Data Path: bit20/compared_value to SSEG_CA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.775  bit20/compared_value (bit20/compared_value)
     LUT4:I1->O            1   0.124   0.421  Mmux_SSEG_CA427 (Mmux_SSEG_CA427)
     LUT5:I4->O            1   0.124   0.421  Mmux_SSEG_CA429_SW0 (N85)
     LUT6:I5->O            1   0.124   0.716  Mmux_SSEG_CA429 (Mmux_SSEG_CA429)
     LUT6:I3->O            2   0.124   0.945  Mmux_SSEG_CA4210 (Mmux_SSEG_CA42)
     LUT6:I0->O            1   0.124   0.399  Mmux_SSEG_CA413 (SSEG_CA_1_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_1_OBUF (SSEG_CA<1>)
    ----------------------------------------
    Total                      4.922ns (1.245ns logic, 3.677ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit21/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              4.755ns (Levels of Logic = 5)
  Source:            bit21/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit21/finish1_finish2_OR_125_o falling

  Data Path: bit21/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.835  bit21/compared_value (bit21/compared_value)
     LUT5:I1->O            1   0.124   0.919  Mmux_SSEG_CA8122 (Mmux_SSEG_CA8122)
     LUT5:I0->O            2   0.124   0.945  Mmux_SSEG_CA8126 (Mmux_SSEG_CA812)
     LUT6:I0->O            1   0.124   0.536  Mmux_SSEG_CA813_SW0 (N81)
     LUT6:I4->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      4.755ns (1.121ns logic, 3.634ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit30/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              3.203ns (Levels of Logic = 4)
  Source:            bit30/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit30/finish1_finish2_OR_125_o falling

  Data Path: bit30/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.625   0.467  bit30/compared_value (bit30/compared_value)
     LUT4:I3->O            1   0.124   0.919  CONV9/Mram_Y141 (CONV9/Mram_Y14)
     LUT6:I1->O            1   0.124   0.421  Mmux_SSEG_CA83 (Mmux_SSEG_CA82)
     LUT6:I5->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      3.203ns (0.997ns logic, 2.206ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit31/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              3.498ns (Levels of Logic = 4)
  Source:            bit31/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit31/finish1_finish2_OR_125_o falling

  Data Path: bit31/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.625   0.762  bit31/compared_value (bit31/compared_value)
     LUT4:I1->O            1   0.124   0.919  CONV9/Mram_Y141 (CONV9/Mram_Y14)
     LUT6:I1->O            1   0.124   0.421  Mmux_SSEG_CA83 (Mmux_SSEG_CA82)
     LUT6:I5->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      3.498ns (0.997ns logic, 2.501ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit28/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              3.355ns (Levels of Logic = 4)
  Source:            bit28/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit28/finish1_finish2_OR_125_o falling

  Data Path: bit28/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.625   0.762  bit28/compared_value (bit28/compared_value)
     LUT4:I1->O            1   0.124   0.776  Mmux_SSEG_CA81 (Mmux_SSEG_CA8)
     LUT6:I2->O            1   0.124   0.421  Mmux_SSEG_CA83 (Mmux_SSEG_CA82)
     LUT6:I5->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      3.355ns (0.997ns logic, 2.358ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit29/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              3.558ns (Levels of Logic = 4)
  Source:            bit29/compared_value (LATCH)
  Destination:       SSEG_CA<3> (PAD)
  Source Clock:      bit29/finish1_finish2_OR_125_o falling

  Data Path: bit29/compared_value to SSEG_CA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.625   0.822  bit29/compared_value (bit29/compared_value)
     LUT4:I0->O            1   0.124   0.919  CONV9/Mram_Y141 (CONV9/Mram_Y14)
     LUT6:I1->O            1   0.124   0.421  Mmux_SSEG_CA83 (Mmux_SSEG_CA82)
     LUT6:I5->O            1   0.124   0.399  Mmux_SSEG_CA813 (SSEG_CA_3_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_3_OBUF (SSEG_CA<3>)
    ----------------------------------------
    Total                      3.558ns (0.997ns logic, 2.561ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit2/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              3.357ns (Levels of Logic = 4)
  Source:            bit2/compared_value (LATCH)
  Destination:       SSEG_CA<1> (PAD)
  Source Clock:      bit2/finish1_finish2_OR_125_o falling

  Data Path: bit2/compared_value to SSEG_CA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.595  bit2/compared_value (bit2/compared_value)
     LUT4:I2->O            1   0.124   0.421  Mmux_SSEG_CA421 (Mmux_SSEG_CA421)
     LUT6:I5->O            2   0.124   0.945  Mmux_SSEG_CA4210 (Mmux_SSEG_CA42)
     LUT6:I0->O            1   0.124   0.399  Mmux_SSEG_CA413 (SSEG_CA_1_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_1_OBUF (SSEG_CA<1>)
    ----------------------------------------
    Total                      3.357ns (0.997ns logic, 2.360ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit3/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              3.314ns (Levels of Logic = 4)
  Source:            bit3/compared_value (LATCH)
  Destination:       SSEG_CA<0> (PAD)
  Source Clock:      bit3/finish1_finish2_OR_125_o falling

  Data Path: bit3/compared_value to SSEG_CA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.775  bit3/compared_value (bit3/compared_value)
     LUT5:I2->O            1   0.124   0.421  Mmux_SSEG_CA1212 (Mmux_SSEG_CA1211)
     LUT6:I5->O            2   0.124   0.722  Mmux_SSEG_CA12111 (Mmux_SSEG_CA121)
     LUT6:I3->O            1   0.124   0.399  Mmux_SSEG_CA210 (SSEG_CA_0_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_0_OBUF (SSEG_CA<0>)
    ----------------------------------------
    Total                      3.314ns (0.997ns logic, 2.317ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit0/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 4)
  Source:            bit0/compared_value (LATCH)
  Destination:       SSEG_CA<1> (PAD)
  Source Clock:      bit0/finish1_finish2_OR_125_o falling

  Data Path: bit0/compared_value to SSEG_CA<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.625   0.835  bit0/compared_value (bit0/compared_value)
     LUT4:I0->O            1   0.124   0.421  Mmux_SSEG_CA421 (Mmux_SSEG_CA421)
     LUT6:I5->O            2   0.124   0.945  Mmux_SSEG_CA4210 (Mmux_SSEG_CA42)
     LUT6:I0->O            1   0.124   0.399  Mmux_SSEG_CA413 (SSEG_CA_1_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_1_OBUF (SSEG_CA<1>)
    ----------------------------------------
    Total                      3.597ns (0.997ns logic, 2.600ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bit1/finish1_finish2_OR_125_o'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              3.511ns (Levels of Logic = 4)
  Source:            bit1/compared_value (LATCH)
  Destination:       SSEG_CA<0> (PAD)
  Source Clock:      bit1/finish1_finish2_OR_125_o falling

  Data Path: bit1/compared_value to SSEG_CA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               9   0.625   0.972  bit1/compared_value (bit1/compared_value)
     LUT5:I0->O            1   0.124   0.421  Mmux_SSEG_CA1212 (Mmux_SSEG_CA1211)
     LUT6:I5->O            2   0.124   0.722  Mmux_SSEG_CA12111 (Mmux_SSEG_CA121)
     LUT6:I3->O            1   0.124   0.399  Mmux_SSEG_CA210 (SSEG_CA_0_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_0_OBUF (SSEG_CA<0>)
    ----------------------------------------
    Total                      3.511ns (0.997ns logic, 2.514ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock bit0/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit0/done_done_MUX_213_o     |         |         |    1.637|         |
bit0/done_done_MUX_75_o      |         |         |    1.860|         |
bit0/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit0/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit0/done_done_MUX_213_o     |         |         |    1.637|         |
bit0/done_done_MUX_75_o      |         |         |    1.860|         |
bit0/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit0/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit0/done_done_MUX_213_o     |         |         |    1.840|         |
bit0/done_done_MUX_75_o      |         |         |    1.840|         |
bit0/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit0/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit0/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit0/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit1/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit1/done_done_MUX_213_o     |         |         |    1.637|         |
bit1/done_done_MUX_75_o      |         |         |    1.860|         |
bit1/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit1/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit1/done_done_MUX_213_o     |         |         |    1.637|         |
bit1/done_done_MUX_75_o      |         |         |    1.860|         |
bit1/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit1/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit1/done_done_MUX_213_o     |         |         |    1.840|         |
bit1/done_done_MUX_75_o      |         |         |    1.840|         |
bit1/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit1/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit1/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit1/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit10/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit10/done_done_MUX_213_o     |         |         |    1.637|         |
bit10/done_done_MUX_75_o      |         |         |    1.860|         |
bit10/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit10/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit10/done_done_MUX_213_o     |         |         |    1.637|         |
bit10/done_done_MUX_75_o      |         |         |    1.860|         |
bit10/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit10/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit10/done_done_MUX_213_o     |         |         |    1.840|         |
bit10/done_done_MUX_75_o      |         |         |    1.840|         |
bit10/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit10/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit10/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit10/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit11/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit11/done_done_MUX_213_o     |         |         |    1.637|         |
bit11/done_done_MUX_75_o      |         |         |    1.860|         |
bit11/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit11/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit11/done_done_MUX_213_o     |         |         |    1.637|         |
bit11/done_done_MUX_75_o      |         |         |    1.860|         |
bit11/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit11/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit11/done_done_MUX_213_o     |         |         |    1.840|         |
bit11/done_done_MUX_75_o      |         |         |    1.840|         |
bit11/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit11/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit11/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit11/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit12/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit12/done_done_MUX_213_o     |         |         |    1.637|         |
bit12/done_done_MUX_75_o      |         |         |    1.860|         |
bit12/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit12/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit12/done_done_MUX_213_o     |         |         |    1.637|         |
bit12/done_done_MUX_75_o      |         |         |    1.860|         |
bit12/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit12/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit12/done_done_MUX_213_o     |         |         |    1.840|         |
bit12/done_done_MUX_75_o      |         |         |    1.840|         |
bit12/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit12/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit12/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit12/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit13/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit13/done_done_MUX_213_o     |         |         |    1.637|         |
bit13/done_done_MUX_75_o      |         |         |    1.860|         |
bit13/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit13/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit13/done_done_MUX_213_o     |         |         |    1.637|         |
bit13/done_done_MUX_75_o      |         |         |    1.860|         |
bit13/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit13/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit13/done_done_MUX_213_o     |         |         |    1.840|         |
bit13/done_done_MUX_75_o      |         |         |    1.840|         |
bit13/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit13/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit13/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit13/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit14/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit14/done_done_MUX_213_o     |         |         |    1.637|         |
bit14/done_done_MUX_75_o      |         |         |    1.860|         |
bit14/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit14/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit14/done_done_MUX_213_o     |         |         |    1.637|         |
bit14/done_done_MUX_75_o      |         |         |    1.860|         |
bit14/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit14/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit14/done_done_MUX_213_o     |         |         |    1.840|         |
bit14/done_done_MUX_75_o      |         |         |    1.840|         |
bit14/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit14/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit14/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit14/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit15/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit15/done_done_MUX_213_o     |         |         |    1.637|         |
bit15/done_done_MUX_75_o      |         |         |    1.860|         |
bit15/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit15/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit15/done_done_MUX_213_o     |         |         |    1.637|         |
bit15/done_done_MUX_75_o      |         |         |    1.860|         |
bit15/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit15/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit15/done_done_MUX_213_o     |         |         |    1.840|         |
bit15/done_done_MUX_75_o      |         |         |    1.840|         |
bit15/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit15/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit15/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit15/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit16/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit16/done_done_MUX_213_o     |         |         |    1.637|         |
bit16/done_done_MUX_75_o      |         |         |    1.860|         |
bit16/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit16/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit16/done_done_MUX_213_o     |         |         |    1.637|         |
bit16/done_done_MUX_75_o      |         |         |    1.860|         |
bit16/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit16/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit16/done_done_MUX_213_o     |         |         |    1.840|         |
bit16/done_done_MUX_75_o      |         |         |    1.840|         |
bit16/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit16/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit16/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit16/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit17/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit17/done_done_MUX_213_o     |         |         |    1.637|         |
bit17/done_done_MUX_75_o      |         |         |    1.860|         |
bit17/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit17/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit17/done_done_MUX_213_o     |         |         |    1.637|         |
bit17/done_done_MUX_75_o      |         |         |    1.860|         |
bit17/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit17/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit17/done_done_MUX_213_o     |         |         |    1.840|         |
bit17/done_done_MUX_75_o      |         |         |    1.840|         |
bit17/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit17/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit17/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit17/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit18/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit18/done_done_MUX_213_o     |         |         |    1.637|         |
bit18/done_done_MUX_75_o      |         |         |    1.860|         |
bit18/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit18/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit18/done_done_MUX_213_o     |         |         |    1.637|         |
bit18/done_done_MUX_75_o      |         |         |    1.860|         |
bit18/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit18/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit18/done_done_MUX_213_o     |         |         |    1.840|         |
bit18/done_done_MUX_75_o      |         |         |    1.840|         |
bit18/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit18/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit18/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit18/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit19/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit19/done_done_MUX_213_o     |         |         |    1.637|         |
bit19/done_done_MUX_75_o      |         |         |    1.860|         |
bit19/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit19/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit19/done_done_MUX_213_o     |         |         |    1.637|         |
bit19/done_done_MUX_75_o      |         |         |    1.860|         |
bit19/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit19/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit19/done_done_MUX_213_o     |         |         |    1.840|         |
bit19/done_done_MUX_75_o      |         |         |    1.840|         |
bit19/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit19/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit19/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit19/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit2/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit2/done_done_MUX_213_o     |         |         |    1.637|         |
bit2/done_done_MUX_75_o      |         |         |    1.860|         |
bit2/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit2/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit2/done_done_MUX_213_o     |         |         |    1.637|         |
bit2/done_done_MUX_75_o      |         |         |    1.860|         |
bit2/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit2/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit2/done_done_MUX_213_o     |         |         |    1.840|         |
bit2/done_done_MUX_75_o      |         |         |    1.840|         |
bit2/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit2/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit2/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit2/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit20/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit20/done_done_MUX_213_o     |         |         |    1.637|         |
bit20/done_done_MUX_75_o      |         |         |    1.860|         |
bit20/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit20/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit20/done_done_MUX_213_o     |         |         |    1.637|         |
bit20/done_done_MUX_75_o      |         |         |    1.860|         |
bit20/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit20/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit20/done_done_MUX_213_o     |         |         |    1.840|         |
bit20/done_done_MUX_75_o      |         |         |    1.840|         |
bit20/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit20/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit20/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit20/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit21/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit21/done_done_MUX_213_o     |         |         |    1.637|         |
bit21/done_done_MUX_75_o      |         |         |    1.860|         |
bit21/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit21/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit21/done_done_MUX_213_o     |         |         |    1.637|         |
bit21/done_done_MUX_75_o      |         |         |    1.860|         |
bit21/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit21/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit21/done_done_MUX_213_o     |         |         |    1.840|         |
bit21/done_done_MUX_75_o      |         |         |    1.840|         |
bit21/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit21/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit21/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit21/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit22/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit22/done_done_MUX_213_o     |         |         |    1.637|         |
bit22/done_done_MUX_75_o      |         |         |    1.860|         |
bit22/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit22/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit22/done_done_MUX_213_o     |         |         |    1.637|         |
bit22/done_done_MUX_75_o      |         |         |    1.860|         |
bit22/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit22/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit22/done_done_MUX_213_o     |         |         |    1.840|         |
bit22/done_done_MUX_75_o      |         |         |    1.840|         |
bit22/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit22/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit22/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit22/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit23/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit23/done_done_MUX_213_o     |         |         |    1.637|         |
bit23/done_done_MUX_75_o      |         |         |    1.860|         |
bit23/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit23/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit23/done_done_MUX_213_o     |         |         |    1.637|         |
bit23/done_done_MUX_75_o      |         |         |    1.860|         |
bit23/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit23/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit23/done_done_MUX_213_o     |         |         |    1.840|         |
bit23/done_done_MUX_75_o      |         |         |    1.840|         |
bit23/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit23/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit23/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit23/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit24/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit24/done_done_MUX_213_o     |         |         |    1.637|         |
bit24/done_done_MUX_75_o      |         |         |    1.860|         |
bit24/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit24/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit24/done_done_MUX_213_o     |         |         |    1.637|         |
bit24/done_done_MUX_75_o      |         |         |    1.860|         |
bit24/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit24/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit24/done_done_MUX_213_o     |         |         |    1.840|         |
bit24/done_done_MUX_75_o      |         |         |    1.840|         |
bit24/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit24/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit24/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit24/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit25/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit25/done_done_MUX_213_o     |         |         |    1.637|         |
bit25/done_done_MUX_75_o      |         |         |    1.860|         |
bit25/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit25/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit25/done_done_MUX_213_o     |         |         |    1.637|         |
bit25/done_done_MUX_75_o      |         |         |    1.860|         |
bit25/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit25/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit25/done_done_MUX_213_o     |         |         |    1.840|         |
bit25/done_done_MUX_75_o      |         |         |    1.840|         |
bit25/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit25/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit25/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit25/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit26/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit26/done_done_MUX_213_o     |         |         |    1.637|         |
bit26/done_done_MUX_75_o      |         |         |    1.860|         |
bit26/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit26/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit26/done_done_MUX_213_o     |         |         |    1.637|         |
bit26/done_done_MUX_75_o      |         |         |    1.860|         |
bit26/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit26/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit26/done_done_MUX_213_o     |         |         |    1.840|         |
bit26/done_done_MUX_75_o      |         |         |    1.840|         |
bit26/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit26/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit26/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit26/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit27/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit27/done_done_MUX_213_o     |         |         |    1.637|         |
bit27/done_done_MUX_75_o      |         |         |    1.860|         |
bit27/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit27/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit27/done_done_MUX_213_o     |         |         |    1.637|         |
bit27/done_done_MUX_75_o      |         |         |    1.860|         |
bit27/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit27/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit27/done_done_MUX_213_o     |         |         |    1.840|         |
bit27/done_done_MUX_75_o      |         |         |    1.840|         |
bit27/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit27/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit27/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit27/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit28/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit28/done_done_MUX_213_o     |         |         |    1.637|         |
bit28/done_done_MUX_75_o      |         |         |    1.860|         |
bit28/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit28/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit28/done_done_MUX_213_o     |         |         |    1.637|         |
bit28/done_done_MUX_75_o      |         |         |    1.860|         |
bit28/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit28/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit28/done_done_MUX_213_o     |         |         |    1.840|         |
bit28/done_done_MUX_75_o      |         |         |    1.840|         |
bit28/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit28/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit28/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit28/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit29/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit29/done_done_MUX_213_o     |         |         |    1.637|         |
bit29/done_done_MUX_75_o      |         |         |    1.860|         |
bit29/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit29/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit29/done_done_MUX_213_o     |         |         |    1.637|         |
bit29/done_done_MUX_75_o      |         |         |    1.860|         |
bit29/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit29/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit29/done_done_MUX_213_o     |         |         |    1.840|         |
bit29/done_done_MUX_75_o      |         |         |    1.840|         |
bit29/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit29/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit29/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit29/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit3/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit3/done_done_MUX_213_o     |         |         |    1.637|         |
bit3/done_done_MUX_75_o      |         |         |    1.860|         |
bit3/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit3/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit3/done_done_MUX_213_o     |         |         |    1.637|         |
bit3/done_done_MUX_75_o      |         |         |    1.860|         |
bit3/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit3/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit3/done_done_MUX_213_o     |         |         |    1.840|         |
bit3/done_done_MUX_75_o      |         |         |    1.840|         |
bit3/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit3/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit3/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit3/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit30/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit30/done_done_MUX_213_o     |         |         |    1.637|         |
bit30/done_done_MUX_75_o      |         |         |    1.860|         |
bit30/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit30/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit30/done_done_MUX_213_o     |         |         |    1.637|         |
bit30/done_done_MUX_75_o      |         |         |    1.860|         |
bit30/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit30/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit30/done_done_MUX_213_o     |         |         |    1.840|         |
bit30/done_done_MUX_75_o      |         |         |    1.840|         |
bit30/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit30/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit30/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit30/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit31/done_done_MUX_213_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit31/done_done_MUX_213_o     |         |         |    1.637|         |
bit31/done_done_MUX_75_o      |         |         |    1.860|         |
bit31/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit31/done_done_MUX_75_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit31/done_done_MUX_213_o     |         |         |    1.637|         |
bit31/done_done_MUX_75_o      |         |         |    1.860|         |
bit31/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                           |         |         |    1.862|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit31/done_osc_out[0]_MUX_79_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit31/done_done_MUX_213_o     |         |         |    1.840|         |
bit31/done_done_MUX_75_o      |         |         |    1.840|         |
bit31/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                           |         |         |    1.882|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit31/finish1_finish2_OR_125_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
bit31/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit31/finish1_finish2_OR_125_o|         |         |    1.035|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit4/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit4/done_done_MUX_213_o     |         |         |    1.637|         |
bit4/done_done_MUX_75_o      |         |         |    1.860|         |
bit4/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit4/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit4/done_done_MUX_213_o     |         |         |    1.637|         |
bit4/done_done_MUX_75_o      |         |         |    1.860|         |
bit4/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit4/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit4/done_done_MUX_213_o     |         |         |    1.840|         |
bit4/done_done_MUX_75_o      |         |         |    1.840|         |
bit4/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit4/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit4/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit4/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit5/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit5/done_done_MUX_213_o     |         |         |    1.637|         |
bit5/done_done_MUX_75_o      |         |         |    1.860|         |
bit5/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit5/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit5/done_done_MUX_213_o     |         |         |    1.637|         |
bit5/done_done_MUX_75_o      |         |         |    1.860|         |
bit5/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit5/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit5/done_done_MUX_213_o     |         |         |    1.840|         |
bit5/done_done_MUX_75_o      |         |         |    1.840|         |
bit5/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit5/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit5/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit5/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit6/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit6/done_done_MUX_213_o     |         |         |    1.637|         |
bit6/done_done_MUX_75_o      |         |         |    1.860|         |
bit6/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit6/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit6/done_done_MUX_213_o     |         |         |    1.637|         |
bit6/done_done_MUX_75_o      |         |         |    1.860|         |
bit6/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit6/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit6/done_done_MUX_213_o     |         |         |    1.840|         |
bit6/done_done_MUX_75_o      |         |         |    1.840|         |
bit6/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit6/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit6/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit6/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit7/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit7/done_done_MUX_213_o     |         |         |    1.637|         |
bit7/done_done_MUX_75_o      |         |         |    1.860|         |
bit7/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit7/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit7/done_done_MUX_213_o     |         |         |    1.637|         |
bit7/done_done_MUX_75_o      |         |         |    1.860|         |
bit7/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit7/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit7/done_done_MUX_213_o     |         |         |    1.840|         |
bit7/done_done_MUX_75_o      |         |         |    1.840|         |
bit7/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit7/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit7/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit7/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit8/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit8/done_done_MUX_213_o     |         |         |    1.637|         |
bit8/done_done_MUX_75_o      |         |         |    1.860|         |
bit8/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit8/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit8/done_done_MUX_213_o     |         |         |    1.637|         |
bit8/done_done_MUX_75_o      |         |         |    1.860|         |
bit8/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit8/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit8/done_done_MUX_213_o     |         |         |    1.840|         |
bit8/done_done_MUX_75_o      |         |         |    1.840|         |
bit8/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit8/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit8/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit8/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit9/done_done_MUX_213_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit9/done_done_MUX_213_o     |         |         |    1.637|         |
bit9/done_done_MUX_75_o      |         |         |    1.860|         |
bit9/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit9/done_done_MUX_75_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit9/done_done_MUX_213_o     |         |         |    1.637|         |
bit9/done_done_MUX_75_o      |         |         |    1.860|         |
bit9/done_osc_out[0]_MUX_79_o|         |         |    5.462|         |
clk                          |         |         |    1.862|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit9/done_osc_out[0]_MUX_79_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit9/done_done_MUX_213_o     |         |         |    1.840|         |
bit9/done_done_MUX_75_o      |         |         |    1.840|         |
bit9/done_osc_out[0]_MUX_79_o|         |         |    3.612|         |
clk                          |         |         |    1.882|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock bit9/finish1_finish2_OR_125_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
bit9/done_osc_out[0]_MUX_79_o|         |         |    3.409|         |
bit9/finish1_finish2_OR_125_o|         |         |    1.035|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.537|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 41.14 secs
 
--> 

Total memory usage is 452120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  115 (   0 filtered)
Number of infos    :   36 (   0 filtered)

