{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719594269278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719594269319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 14:04:28 2024 " "Processing started: Fri Jun 28 14:04:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719594269319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594269319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off efficient_lockin -c signal_processing_template " "Command: quartus_map --read_settings_files=on --write_settings_files=off efficient_lockin -c signal_processing_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594269319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719594318583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719594318584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/decimator.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/decimator.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimator " "Found entity 1: decimator" {  } { { "custom_ip/processing/decimator.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/decimator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/filtro_ma_con_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/filtro_ma_con_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtro_ma_con_sync " "Found entity 1: filtro_ma_con_sync" {  } { { "custom_ip/processing/filtro_ma_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/filtro_ma_con_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/lu_table.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/lu_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 lu_table " "Found entity 1: lu_table" {  } { { "custom_ip/data_source/lu_table.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/lu_table.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/dds_compiler_module.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/dds_compiler_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_compiler_module " "Found entity 1: dds_compiler_module" {  } { { "custom_ip/data_source/dds_compiler_module.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dds_compiler_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/coherent_avg.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/coherent_avg.v" { { "Info" "ISGN_ENTITY_NAME" "1 coherent_avg " "Found entity 1: coherent_avg" {  } { { "custom_ip/processing/coherent_avg.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/coherent_avg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/multiplicate_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/multiplicate_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicate_ref " "Found entity 1: multiplicate_ref" {  } { { "custom_ip/processing/multiplicate_ref.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/multiplicate_ref.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345220 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref multiplicate_ref_2.v(49) " "Verilog HDL Declaration warning at multiplicate_ref_2.v(49): \"ref\" is SystemVerilog-2005 keyword" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 49 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1719594345229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/multiplicate_ref_2.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/multiplicate_ref_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicate_ref_2 " "Found entity 1: multiplicate_ref_2" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/lockin_segmentado.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/lockin_segmentado.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_segmentado " "Found entity 1: lockin_segmentado" {  } { { "custom_ip/processing/lockin_segmentado.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345251 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "efficient_lockin.v(381) " "Verilog HDL Module Instantiation warning at efficient_lockin.v(381): ignored dangling comma in List of Port Connections" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 381 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1719594345258 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "efficient_lockin.v(485) " "Verilog HDL Module Instantiation warning at efficient_lockin.v(485): ignored dangling comma in List of Port Connections" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 485 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1719594345259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "efficient_lockin.v 1 1 " "Found 1 design units, including 1 entities, in source file efficient_lockin.v" { { "Info" "ISGN_ENTITY_NAME" "1 efficient_lockin " "Found entity 1: efficient_lockin" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/prom_coherente_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/prom_coherente_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 prom_coherente_pipelined " "Found entity 1: prom_coherente_pipelined" {  } { { "custom_ip/processing/prom_coherente_pipelined.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/prom_coherente_pipelined.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345281 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(26) " "Verilog HDL information at timer.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "custom_ip/data_source/timer.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/timer.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719594345289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "custom_ip/data_source/timer.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "custom_ip/data_source/LFSR.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/LFSR.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/gcl.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/gcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 GCL " "Found entity 1: GCL" {  } { { "custom_ip/data_source/GCL.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/GCL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/embedded_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/embedded_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_adc " "Found entity 1: embedded_adc" {  } { { "custom_ip/data_source/embedded_adc.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/embedded_adc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/data_source_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/data_source_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source_dac " "Found entity 1: data_source_dac" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/data_source.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/data_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source " "Found entity 1: data_source" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/dac_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/dac_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_driver " "Found entity 1: dac_driver" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dac_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/adc2streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/adc2streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2streaming " "Found entity 1: adc2streaming" {  } { { "custom_ip/data_source/adc2streaming.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/adc2streaming.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/data_source/adc_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/data_source/adc_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_driver " "Found entity 1: adc_driver" {  } { { "custom_ip/data_source/adc_driver.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/adc_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/control/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/control/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "custom_ip/control/clock_divider.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/control/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/filtro_promedio_movil.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/filtro_promedio_movil.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtro_promedio_movil " "Found entity 1: filtro_promedio_movil" {  } { { "custom_ip/processing/filtro_promedio_movil.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/filtro_promedio_movil.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/procesador.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/procesador.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador/synthesis/procesador.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "procesador/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "procesador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0 " "Found entity 1: procesador_mm_interconnect_0" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_avalon_st_adapter " "Found entity 1: procesador_mm_interconnect_0_avalon_st_adapter" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "procesador/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_mux " "Found entity 1: procesador_mm_interconnect_0_rsp_mux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345664 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux_001 " "Found entity 1: procesador_mm_interconnect_0_rsp_demux_001" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_rsp_demux " "Found entity 1: procesador_mm_interconnect_0_rsp_demux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_mux " "Found entity 1: procesador_mm_interconnect_0_cmd_mux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_cmd_demux " "Found entity 1: procesador_mm_interconnect_0_cmd_demux" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345754 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345754 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345754 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345754 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719594345770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "procesador/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719594345793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "procesador/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "procesador/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "procesador/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345865 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "procesador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719594345888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719594345889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_002_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_002_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345895 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router_002 " "Found entity 2: procesador_mm_interconnect_0_router_002" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel procesador_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719594345908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel procesador_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at procesador_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719594345909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_mm_interconnect_0_router_default_decode " "Found entity 1: procesador_mm_interconnect_0_router_default_decode" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345924 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_mm_interconnect_0_router " "Found entity 2: procesador_mm_interconnect_0_router" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "procesador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "procesador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_result0_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_result0_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_result0_32_bit " "Found entity 1: procesador_result0_32_bit" {  } { { "procesador/synthesis/submodules/procesador_result0_32_bit.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_result0_32_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594345998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594345998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_reset " "Found entity 1: procesador_reset" {  } { { "procesador/synthesis/submodules/procesador_reset.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719594346037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719594346039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719594346039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file procesador/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346060 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346060 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346060 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346060 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346060 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346060 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer procesador/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"procesador/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "procesador/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1719594346073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "procesador/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_pll " "Found entity 1: procesador_pll" {  } { { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/slave_template.v 2 2 " "Found 2 design units, including 2 entities, in source file procesador/synthesis/submodules/slave_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_template " "Found entity 1: slave_template" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346105 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_with_bytelanes " "Found entity 2: register_with_bytelanes" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/interrupt_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/interrupt_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_logic " "Found entity 1: interrupt_logic" {  } { { "procesador/synthesis/submodules/interrupt_logic.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/interrupt_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0 " "Found entity 1: procesador_hps_0" {  } { { "procesador/synthesis/submodules/procesador_hps_0.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0_hps_io " "Found entity 1: procesador_hps_0_hps_io" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "procesador/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0_hps_io_border " "Found entity 1: procesador_hps_0_hps_io_border" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_hps_0_fpga_interfaces " "Found entity 1: procesador_hps_0_fpga_interfaces" {  } { { "procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_finalizacion.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_finalizacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_finalizacion " "Found entity 1: procesador_finalizacion" {  } { { "procesador/synthesis/submodules/procesador_finalizacion.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_finalizacion.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v 4 4 " "Found 4 design units, including 4 entities, in source file procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_fifo0_64_bit_down_single_clock_fifo " "Found entity 1: procesador_fifo0_64_bit_down_single_clock_fifo" {  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346569 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_fifo0_64_bit_down_scfifo_with_controls " "Found entity 2: procesador_fifo0_64_bit_down_scfifo_with_controls" {  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346569 ""} { "Info" "ISGN_ENTITY_NAME" "3 procesador_fifo0_64_bit_down_map_avalonst_to_avalonmm " "Found entity 3: procesador_fifo0_64_bit_down_map_avalonst_to_avalonmm" {  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346569 ""} { "Info" "ISGN_ENTITY_NAME" "4 procesador_fifo0_64_bit_down " "Found entity 4: procesador_fifo0_64_bit_down" {  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_fifo0_32_bit.v 4 4 " "Found 4 design units, including 4 entities, in source file procesador/synthesis/submodules/procesador_fifo0_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_fifo0_32_bit_single_clock_fifo " "Found entity 1: procesador_fifo0_32_bit_single_clock_fifo" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346599 ""} { "Info" "ISGN_ENTITY_NAME" "2 procesador_fifo0_32_bit_scfifo_with_controls " "Found entity 2: procesador_fifo0_32_bit_scfifo_with_controls" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346599 ""} { "Info" "ISGN_ENTITY_NAME" "3 procesador_fifo0_32_bit_map_avalonst_to_avalonmm " "Found entity 3: procesador_fifo0_32_bit_map_avalonst_to_avalonmm" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346599 ""} { "Info" "ISGN_ENTITY_NAME" "4 procesador_fifo0_32_bit " "Found entity 4: procesador_fifo0_32_bit" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_enable " "Found entity 1: procesador_enable" {  } { { "procesador/synthesis/submodules/procesador_enable.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_enable.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador/synthesis/submodules/procesador_divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file procesador/synthesis/submodules/procesador_divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_divisor_clock " "Found entity 1: procesador_divisor_clock" {  } { { "procesador/synthesis/submodules/procesador_divisor_clock.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_divisor_clock.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_in " "Found entity 1: data_in" {  } { { "data_in.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/data_in.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "custom_ip/processing/multiplicador.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/multiplicador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/referencias.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/referencias.v" { { "Info" "ISGN_ENTITY_NAME" "1 referencias " "Found entity 1: referencias" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIR_filter.v(61) " "Verilog HDL information at FIR_filter.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "custom_ip/processing/FIR_filter.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/FIR_filter.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719594346715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "custom_ip/processing/FIR_filter.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/FIR_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/signal_processing_cali.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/signal_processing_cali.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_processing_CALI " "Found entity 1: signal_processing_CALI" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/signal_processing_li.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/signal_processing_li.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_processing_LI " "Found entity 1: signal_processing_LI" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/filtro_ma.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/filtro_ma.v" { { "Info" "ISGN_ENTITY_NAME" "1 filtro_ma " "Found entity 1: filtro_ma" {  } { { "custom_ip/processing/filtro_ma.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/filtro_ma.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/prom_coherente_pipelined_con_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/prom_coherente_pipelined_con_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 prom_coherente_pipelined_con_sync " "Found entity 1: prom_coherente_pipelined_con_sync" {  } { { "custom_ip/processing/prom_coherente_pipelined_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/prom_coherente_pipelined_con_sync.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_ip/processing/delay_axi_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_ip/processing/delay_axi_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_axi_streaming " "Found entity 1: delay_axi_streaming" {  } { { "custom_ip/processing/delay_axi_streaming.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/delay_axi_streaming.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594346825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594346825 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594346827 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lu_table lu_table.v(21) " "Verilog HDL Parameter Declaration warning at lu_table.v(21): Parameter Declaration in module \"lu_table\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "custom_ip/data_source/lu_table.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/lu_table.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1719594346828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lu_table lu_table.v(23) " "Verilog HDL Parameter Declaration warning at lu_table.v(23): Parameter Declaration in module \"lu_table\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "custom_ip/data_source/lu_table.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/lu_table.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1719594346828 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lu_table lu_table.v(25) " "Verilog HDL Parameter Declaration warning at lu_table.v(25): Parameter Declaration in module \"lu_table\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "custom_ip/data_source/lu_table.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/lu_table.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1719594346829 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dds_compiler_module dds_compiler_module.v(35) " "Verilog HDL Parameter Declaration warning at dds_compiler_module.v(35): Parameter Declaration in module \"dds_compiler_module\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "custom_ip/data_source/dds_compiler_module.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dds_compiler_module.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1719594346833 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LFSR LFSR.v(39) " "Verilog HDL Parameter Declaration warning at LFSR.v(39): Parameter Declaration in module \"LFSR\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "custom_ip/data_source/LFSR.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/LFSR.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1719594346844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "efficient_lockin " "Elaborating entity \"efficient_lockin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719594348349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 efficient_lockin.v(100) " "Verilog HDL assignment warning at efficient_lockin.v(100): truncated value with size 32 to match size of target (1)" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348365 "|efficient_lockin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 efficient_lockin.v(113) " "Verilog HDL assignment warning at efficient_lockin.v(113): truncated value with size 32 to match size of target (1)" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348368 "|efficient_lockin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 33 efficient_lockin.v(139) " "Verilog HDL assignment warning at efficient_lockin.v(139): truncated value with size 65 to match size of target (33)" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348369 "|efficient_lockin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 33 efficient_lockin.v(157) " "Verilog HDL assignment warning at efficient_lockin.v(157): truncated value with size 65 to match size of target (33)" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348369 "|efficient_lockin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 33 efficient_lockin.v(174) " "Verilog HDL assignment warning at efficient_lockin.v(174): truncated value with size 65 to match size of target (33)" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348370 "|efficient_lockin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_compiler_module dds_compiler_module:generador_sinusoidal_para_dac " "Elaborating entity \"dds_compiler_module\" for hierarchy \"dds_compiler_module:generador_sinusoidal_para_dac\"" {  } { { "efficient_lockin.v" "generador_sinusoidal_para_dac" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594348551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dds_compiler_module.v(73) " "Verilog HDL assignment warning at dds_compiler_module.v(73): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dds_compiler_module.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dds_compiler_module.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348556 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dds_compiler_module.v(74) " "Verilog HDL assignment warning at dds_compiler_module.v(74): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dds_compiler_module.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dds_compiler_module.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348556 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_dac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 14 dds_compiler_module.v(82) " "Verilog HDL assignment warning at dds_compiler_module.v(82): truncated value with size 27 to match size of target (14)" {  } { { "custom_ip/data_source/dds_compiler_module.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dds_compiler_module.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348556 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_dac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lu_table dds_compiler_module:generador_sinusoidal_para_dac\|lu_table:lu " "Elaborating entity \"lu_table\" for hierarchy \"dds_compiler_module:generador_sinusoidal_para_dac\|lu_table:lu\"" {  } { { "custom_ip/data_source/dds_compiler_module.v" "lu" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dds_compiler_module.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594348565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 lu_table.v(45) " "Verilog HDL assignment warning at lu_table.v(45): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/lu_table.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/lu_table.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348909 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_dac|lu_table:lu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 lu_table.v(50) " "Verilog HDL assignment warning at lu_table.v(50): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/lu_table.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/lu_table.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348909 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_dac|lu_table:lu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lu_table.v(58) " "Verilog HDL assignment warning at lu_table.v(58): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/lu_table.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/lu_table.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348910 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_dac|lu_table:lu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lu_table.v(61) " "Verilog HDL assignment warning at lu_table.v(61): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/lu_table.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/lu_table.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348910 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_dac|lu_table:lu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_compiler_module dds_compiler_module:generador_sinusoidal_para_referencias " "Elaborating entity \"dds_compiler_module\" for hierarchy \"dds_compiler_module:generador_sinusoidal_para_referencias\"" {  } { { "efficient_lockin.v" "generador_sinusoidal_para_referencias" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594348968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dds_compiler_module.v(73) " "Verilog HDL assignment warning at dds_compiler_module.v(73): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/dds_compiler_module.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dds_compiler_module.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348973 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_referencias"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dds_compiler_module.v(74) " "Verilog HDL assignment warning at dds_compiler_module.v(74): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/dds_compiler_module.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dds_compiler_module.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348973 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_referencias"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 14 dds_compiler_module.v(82) " "Verilog HDL assignment warning at dds_compiler_module.v(82): truncated value with size 27 to match size of target (14)" {  } { { "custom_ip/data_source/dds_compiler_module.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dds_compiler_module.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594348973 "|efficient_lockin|dds_compiler_module:generador_sinusoidal_para_referencias"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:nios " "Elaborating entity \"control\" for hierarchy \"control:nios\"" {  } { { "efficient_lockin.v" "nios" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594352674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador control:nios\|procesador:nios2 " "Elaborating entity \"procesador\" for hierarchy \"control:nios\|procesador:nios2\"" {  } { { "control.v" "nios2" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/control.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594352700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_divisor_clock control:nios\|procesador:nios2\|procesador_divisor_clock:divisor_clock " "Elaborating entity \"procesador_divisor_clock\" for hierarchy \"control:nios\|procesador:nios2\|procesador_divisor_clock:divisor_clock\"" {  } { { "procesador/synthesis/procesador.v" "divisor_clock" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594352745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_enable control:nios\|procesador:nios2\|procesador_enable:enable " "Elaborating entity \"procesador_enable\" for hierarchy \"control:nios\|procesador:nios2\|procesador_enable:enable\"" {  } { { "procesador/synthesis/procesador.v" "enable" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594352777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit " "Elaborating entity \"procesador_fifo0_32_bit\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\"" {  } { { "procesador/synthesis/procesador.v" "fifo0_32_bit" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594352800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit_scfifo_with_controls control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"procesador_fifo0_32_bit_scfifo_with_controls\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "the_scfifo_with_controls" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594352823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit_single_clock_fifo control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo " "Elaborating entity \"procesador_fifo0_32_bit_single_clock_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "the_scfifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594352861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "single_clock_fifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594353447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594353450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594353453 ""}  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719594353453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_17a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_17a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_17a1 " "Found entity 1: scfifo_17a1" {  } { { "db/scfifo_17a1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/scfifo_17a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594353599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594353599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_17a1 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated " "Elaborating entity \"scfifo_17a1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594353612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8da1 " "Found entity 1: a_dpfifo_8da1" {  } { { "db/a_dpfifo_8da1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_dpfifo_8da1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594353669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594353669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8da1 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo " "Elaborating entity \"a_dpfifo_8da1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo\"" {  } { { "db/scfifo_17a1.tdf" "dpfifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/scfifo_17a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594353687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_3bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_3bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_3bf " "Found entity 1: a_fefifo_3bf" {  } { { "db/a_fefifo_3bf.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_fefifo_3bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594353749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594353749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_3bf control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo\|a_fefifo_3bf:fifo_state " "Elaborating entity \"a_fefifo_3bf\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo\|a_fefifo_3bf:fifo_state\"" {  } { { "db/a_dpfifo_8da1.tdf" "fifo_state" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_dpfifo_8da1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594353773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_di7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_di7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_di7 " "Found entity 1: cntr_di7" {  } { { "db/cntr_di7.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/cntr_di7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594353893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594353893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_di7 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_di7:count_usedw " "Elaborating entity \"cntr_di7\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_di7:count_usedw\"" {  } { { "db/a_fefifo_3bf.tdf" "count_usedw" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_fefifo_3bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594353923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4t1 " "Found entity 1: altsyncram_c4t1" {  } { { "db/altsyncram_c4t1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/altsyncram_c4t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594354056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594354056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4t1 control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo\|altsyncram_c4t1:FIFOram " "Elaborating entity \"altsyncram_c4t1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo\|altsyncram_c4t1:FIFOram\"" {  } { { "db/a_dpfifo_8da1.tdf" "FIFOram" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_dpfifo_8da1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ib " "Found entity 1: cntr_1ib" {  } { { "db/cntr_1ib.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/cntr_1ib.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594354204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594354204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ib control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo\|cntr_1ib:rd_ptr_count " "Elaborating entity \"cntr_1ib\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_32_bit_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_17a1:auto_generated\|a_dpfifo_8da1:dpfifo\|cntr_1ib:rd_ptr_count\"" {  } { { "db/a_dpfifo_8da1.tdf" "rd_ptr_count" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_dpfifo_8da1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_32_bit_map_avalonst_to_avalonmm control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"procesador_fifo0_32_bit_map_avalonst_to_avalonmm\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_32_bit:fifo0_32_bit\|procesador_fifo0_32_bit_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_32_bit.v" "the_map_avalonst_to_avalonmm" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_32_bit.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_64_bit_down control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down " "Elaborating entity \"procesador_fifo0_64_bit_down\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\"" {  } { { "procesador/synthesis/procesador.v" "fifo0_64_bit_down" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_64_bit_down_scfifo_with_controls control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"procesador_fifo0_64_bit_down_scfifo_with_controls\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "the_scfifo_with_controls" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_64_bit_down_single_clock_fifo control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo " "Elaborating entity \"procesador_fifo0_64_bit_down_single_clock_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "the_scfifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "single_clock_fifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594354764 ""}  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719594354764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_42a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_42a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_42a1 " "Found entity 1: scfifo_42a1" {  } { { "db/scfifo_42a1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/scfifo_42a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594354910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594354910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_42a1 control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated " "Elaborating entity \"scfifo_42a1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_b8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_b8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_b8a1 " "Found entity 1: a_dpfifo_b8a1" {  } { { "db/a_dpfifo_b8a1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_dpfifo_b8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594354978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594354978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_b8a1 control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo " "Elaborating entity \"a_dpfifo_b8a1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\"" {  } { { "db/scfifo_42a1.tdf" "dpfifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/scfifo_42a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594354996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594355053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594355053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_b8a1.tdf" "fifo_state" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_dpfifo_b8a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594355077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594355193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594355193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw " "Elaborating entity \"cntr_tg7\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594355225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqs1 " "Found entity 1: altsyncram_iqs1" {  } { { "db/altsyncram_iqs1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/altsyncram_iqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594355376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594355376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqs1 control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|altsyncram_iqs1:FIFOram " "Elaborating entity \"altsyncram_iqs1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|altsyncram_iqs1:FIFOram\"" {  } { { "db/a_dpfifo_b8a1.tdf" "FIFOram" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_dpfifo_b8a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594355403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594355537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594355537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|cntr_hgb:rd_ptr_count " "Elaborating entity \"cntr_hgb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_scfifo_with_controls:the_scfifo_with_controls\|procesador_fifo0_64_bit_down_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_42a1:auto_generated\|a_dpfifo_b8a1:dpfifo\|cntr_hgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_b8a1.tdf" "rd_ptr_count" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/a_dpfifo_b8a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594355561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_fifo0_64_bit_down_map_avalonst_to_avalonmm control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"procesador_fifo0_64_bit_down_map_avalonst_to_avalonmm\" for hierarchy \"control:nios\|procesador:nios2\|procesador_fifo0_64_bit_down:fifo0_64_bit_down\|procesador_fifo0_64_bit_down_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" "the_map_avalonst_to_avalonmm" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_fifo0_64_bit_down.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594355657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_finalizacion control:nios\|procesador:nios2\|procesador_finalizacion:finalizacion " "Elaborating entity \"procesador_finalizacion\" for hierarchy \"control:nios\|procesador:nios2\|procesador_finalizacion:finalizacion\"" {  } { { "procesador/synthesis/procesador.v" "finalizacion" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0 control:nios\|procesador:nios2\|procesador_hps_0:hps_0 " "Elaborating entity \"procesador_hps_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\"" {  } { { "procesador/synthesis/procesador.v" "hps_0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0_fpga_interfaces control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"procesador_hps_0_fpga_interfaces\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0.v" "fpga_interfaces" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0_hps_io control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io " "Elaborating entity \"procesador_hps_0_hps_io\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0.v" "hps_io" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_hps_0_hps_io_border control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border " "Elaborating entity \"procesador_hps_0_hps_io_border\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io.v" "border" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358452 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594358456 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "procesador/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594358456 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358474 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "procesador/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594358487 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358504 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1719594358517 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594358517 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594358517 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594358517 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358540 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594358545 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594358545 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358565 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594358572 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594358995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594359293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594359293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594359293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594359293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594359293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594359293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594359293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594359293 ""}  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719594359293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594359449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594359449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594359721 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594359722 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594359722 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594359722 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594359722 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594359722 "|efficient_lockin|control:nios|procesador:nios2|procesador_hps_0:hps_0|procesador_hps_0_hps_io:hps_io|procesador_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"control:nios\|procesador:nios2\|procesador_hps_0:hps_0\|procesador_hps_0_hps_io:hps_io\|procesador_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "procesador/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_template control:nios\|procesador:nios2\|slave_template:parameters " "Elaborating entity \"slave_template\" for hierarchy \"control:nios\|procesador:nios2\|slave_template:parameters\"" {  } { { "procesador/synthesis/procesador.v" "parameters" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359791 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_mask_reg_en slave_template.v(249) " "Verilog HDL or VHDL warning at slave_template.v(249): object \"irq_mask_reg_en\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594359813 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "edge_capture_reg_en slave_template.v(250) " "Verilog HDL or VHDL warning at slave_template.v(250): object \"edge_capture_reg_en\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594359813 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(629) " "Verilog HDL Case Statement information at slave_template.v(629): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 629 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359813 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(635) " "Verilog HDL Case Statement information at slave_template.v(635): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 635 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359813 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(641) " "Verilog HDL Case Statement information at slave_template.v(641): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 641 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359813 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(647) " "Verilog HDL Case Statement information at slave_template.v(647): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 647 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359813 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(657) " "Verilog HDL Case Statement information at slave_template.v(657): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 657 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359813 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(679) " "Verilog HDL Case Statement information at slave_template.v(679): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 679 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359813 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(685) " "Verilog HDL Case Statement information at slave_template.v(685): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 685 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359814 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(691) " "Verilog HDL Case Statement information at slave_template.v(691): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 691 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359814 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(697) " "Verilog HDL Case Statement information at slave_template.v(697): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 697 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359814 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_template.v(707) " "Verilog HDL Case Statement information at slave_template.v(707): all case item expressions in this case statement are onehot" {  } { { "procesador/synthesis/submodules/slave_template.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 707 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1719594359814 "|efficient_lockin|control:nios|procesador:nios2|slave_template:parameters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_with_bytelanes control:nios\|procesador:nios2\|slave_template:parameters\|register_with_bytelanes:register_0 " "Elaborating entity \"register_with_bytelanes\" for hierarchy \"control:nios\|procesador:nios2\|slave_template:parameters\|register_with_bytelanes:register_0\"" {  } { { "procesador/synthesis/submodules/slave_template.v" "register_0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/slave_template.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594359828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_pll control:nios\|procesador:nios2\|procesador_pll:pll " "Elaborating entity \"procesador_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\"" {  } { { "procesador/synthesis/procesador.v" "pll" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594360769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "procesador/synthesis/submodules/procesador_pll.v" "altera_pll_i" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594360926 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594360945 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594360948 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594360948 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1719594360948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594360948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 7 " "Parameter \"m_cnt_hi_div\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 6 " "Parameter \"m_cnt_lo_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 1 " "Parameter \"n_cnt_hi_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 1 " "Parameter \"n_cnt_lo_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en false " "Parameter \"n_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 3 " "Parameter \"c_cnt_hi_div0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 30 " "Parameter \"pll_cp_current\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 325.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"325.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594360950 ""}  } { { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719594360950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594360979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594360983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361175 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361239 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361392 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594361401 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594361404 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594361404 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594361404 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\"" {  } { { "procesador/synthesis/procesador.v" "pll_reconfigurar" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594361536 "|efficient_lockin|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1719594361536 "|efficient_lockin|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1719594361536 "|efficient_lockin|control:nios|procesador:nios2|altera_pll_reconfig_top:pll_reconfigurar|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_reset control:nios\|procesador:nios2\|procesador_reset:reset " "Elaborating entity \"procesador_reset\" for hierarchy \"control:nios\|procesador:nios2\|procesador_reset:reset\"" {  } { { "procesador/synthesis/procesador.v" "reset" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_result0_32_bit control:nios\|procesador:nios2\|procesador_result0_32_bit:result0_32_bit " "Elaborating entity \"procesador_result0_32_bit\" for hierarchy \"control:nios\|procesador:nios2\|procesador_result0_32_bit:result0_32_bit\"" {  } { { "procesador/synthesis/procesador.v" "result0_32_bit" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"procesador_mm_interconnect_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\"" {  } { { "procesador/synthesis/procesador.v" "mm_interconnect_0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594361939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfigurar_mgmt_avalon_slave_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "pll_reconfigurar_mgmt_avalon_slave_translator" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1_32_bit_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo1_32_bit_out_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "fifo1_32_bit_out_translator" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parameters_3_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parameters_3_s0_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "parameters_3_s0_translator" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:result1_32_bit_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:result1_32_bit_s1_translator\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "result1_32_bit_s1_translator" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 2768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "pll_reconfigurar_mgmt_avalon_slave_agent" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfigurar_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "procesador/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "pll_reconfigurar_mgmt_avalon_slave_agent_rsp_fifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "pll_reconfigurar_mgmt_avalon_slave_agent_rdata_fifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594362660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_3_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_3_s0_agent_rsp_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "parameters_3_s0_agent_rsp_fifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594363012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_3_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parameters_3_s0_agent_rdata_fifo\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "parameters_3_s0_agent_rdata_fifo" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 4800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594363037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router " "Elaborating entity \"procesador_mm_interconnect_0_router\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594363734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router\|procesador_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router:router\|procesador_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594363753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_002 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"procesador_mm_interconnect_0_router_002\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_002:router_002\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "router_002" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 7006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594363799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_router_002_default_decode control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_002:router_002\|procesador_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"procesador_mm_interconnect_0_router_002_default_decode\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_router_002:router_002\|procesador_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594363817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 7376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594364316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "pll_reconfigurar_mgmt_avalon_slave_burst_adapter" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594364348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594364365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594364387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594364404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594364421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594364440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pll_reconfigurar_mgmt_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594364456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_demux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"procesador_mm_interconnect_0_cmd_demux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594368567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_cmd_mux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"procesador_mm_interconnect_0_cmd_mux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 8773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594368604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594368622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594368636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594369292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_demux_001 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"procesador_mm_interconnect_0_rsp_demux_001\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594369310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_rsp_mux control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"procesador_mm_interconnect_0_rsp_mux\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 9853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594369535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_rsp_mux.sv" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594369572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "procesador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594369585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "crosser" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594369643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594369658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594369677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_avalon_st_adapter control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"procesador_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0.v" 10971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594370816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0 control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"control:nios\|procesador:nios2\|procesador_mm_interconnect_0:mm_interconnect_0\|procesador_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594370829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "procesador/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "procesador/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"control:nios\|procesador:nios2\|altera_reset_controller:rst_controller_001\"" {  } { { "procesador/synthesis/procesador.v" "rst_controller_001" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider control:nios\|Clock_divider:clk_div " "Elaborating entity \"Clock_divider\" for hierarchy \"control:nios\|Clock_divider:clk_div\"" {  } { { "control.v" "clk_div" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/control.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_in data_in:data " "Elaborating entity \"data_in\" for hierarchy \"data_in:data\"" {  } { { "efficient_lockin.v" "data" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371401 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OSC_SMA_ADC4 data_in.v(45) " "Output port \"OSC_SMA_ADC4\" at data_in.v(45) has no driver" {  } { { "data_in.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/data_in.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594371407 "|efficient_lockin|data_in:data"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_DAC4 data_in.v(47) " "Output port \"SMA_DAC4\" at data_in.v(47) has no driver" {  } { { "data_in.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/data_in.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719594371407 "|efficient_lockin|data_in:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source data_in:data\|data_source:data_sim " "Elaborating entity \"data_source\" for hierarchy \"data_in:data\|data_source:data_sim\"" {  } { { "data_in.v" "data_sim" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/data_in.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_valid_aux data_source.v(105) " "Verilog HDL or VHDL warning at data_source.v(105): object \"data_valid_aux\" assigned a value but never read" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371423 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 data_source.v(51) " "Verilog HDL assignment warning at data_source.v(51): truncated value with size 25 to match size of target (24)" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371423 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source.v(110) " "Verilog HDL assignment warning at data_source.v(110): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371423 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source.v(138) " "Verilog HDL assignment warning at data_source.v(138): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371423 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.data_a 0 data_source.v(96) " "Net \"buffer.data_a\" at data_source.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371423 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.waddr_a 0 data_source.v(96) " "Net \"buffer.waddr_a\" at data_source.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371423 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.we_a 0 data_source.v(96) " "Net \"buffer.we_a\" at data_source.v(96) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371423 "|efficient_lockin|data_in:data|data_source:data_sim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR data_in:data\|data_source:data_sim\|LFSR:ruido_lfsr " "Elaborating entity \"LFSR\" for hierarchy \"data_in:data\|data_source:data_sim\|LFSR:ruido_lfsr\"" {  } { { "custom_ip/data_source/data_source.v" "ruido_lfsr" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LFSR.v(51) " "Verilog HDL assignment warning at LFSR.v(51): truncated value with size 32 to match size of target (8)" {  } { { "custom_ip/data_source/LFSR.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/LFSR.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371438 "|efficient_lockin|data_in:data|data_source:data_sim|LFSR:ruido_lfsr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LFSR.v(57) " "Verilog HDL assignment warning at LFSR.v(57): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/data_source/LFSR.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/LFSR.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371438 "|efficient_lockin|data_in:data|data_source:data_sim|LFSR:ruido_lfsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GCL data_in:data\|data_source:data_sim\|GCL:ruido_GCL " "Elaborating entity \"GCL\" for hierarchy \"data_in:data\|data_source:data_sim\|GCL:ruido_GCL\"" {  } { { "custom_ip/data_source/data_source.v" "ruido_GCL" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_driver data_in:data\|dac_driver:dac_HS " "Elaborating entity \"dac_driver\" for hierarchy \"data_in:data\|dac_driver:dac_HS\"" {  } { { "data_in.v" "dac_HS" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/data_in.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dac_driver.v(97) " "Verilog HDL assignment warning at dac_driver.v(97): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dac_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371466 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dac_driver.v(140) " "Verilog HDL assignment warning at dac_driver.v(140): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dac_driver.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371466 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 dac_driver.v(141) " "Verilog HDL assignment warning at dac_driver.v(141): truncated value with size 32 to match size of target (14)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dac_driver.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371466 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dac_driver.v(161) " "Verilog HDL assignment warning at dac_driver.v(161): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dac_driver.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371466 "|efficient_lockin|data_in:data|dac_driver:dac_HS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source_dac data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s " "Elaborating entity \"data_source_dac\" for hierarchy \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\"" {  } { { "custom_ip/data_source/dac_driver.v" "data_s" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dac_driver.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(24) " "Verilog HDL assignment warning at data_source_dac.v(24): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371475 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(65) " "Verilog HDL assignment warning at data_source_dac.v(65): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371475 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(69) " "Verilog HDL assignment warning at data_source_dac.v(69): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371475 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source_dac.v(70) " "Verilog HDL assignment warning at data_source_dac.v(70): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371475 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.data_a 0 data_source_dac.v(29) " "Net \"buffer.data_a\" at data_source_dac.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371475 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.waddr_a 0 data_source_dac.v(29) " "Net \"buffer.waddr_a\" at data_source_dac.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371475 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.we_a 0 data_source_dac.v(29) " "Net \"buffer.we_a\" at data_source_dac.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371476 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_driver data_in:data\|adc_driver:adc_HS " "Elaborating entity \"adc_driver\" for hierarchy \"data_in:data\|adc_driver:adc_HS\"" {  } { { "data_in.v" "adc_HS" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/data_in.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_adc data_in:data\|embedded_adc:adc_2308 " "Elaborating entity \"embedded_adc\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\"" {  } { { "data_in.v" "adc_2308" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/data_in.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer data_in:data\|embedded_adc:adc_2308\|timer:timer_adc " "Elaborating entity \"timer\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\|timer:timer_adc\"" {  } { { "custom_ip/data_source/embedded_adc.v" "timer_adc" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/embedded_adc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 data_in:data\|embedded_adc:adc_2308\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "custom_ip/data_source/embedded_adc.v" "adc_ltc2308_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/embedded_adc.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(89) " "Verilog HDL assignment warning at adc_ltc2308.v(89): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371521 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371521 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(133) " "Verilog HDL assignment warning at adc_ltc2308.v(133): truncated value with size 32 to match size of target (4)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371521 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371521 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(198) " "Verilog HDL assignment warning at adc_ltc2308.v(198): truncated value with size 32 to match size of target (3)" {  } { { "custom_ip/data_source/adc_ltc2308.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/adc_ltc2308.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371521 "|efficient_lockin|data_in:data|embedded_adc:adc_2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2streaming data_in:data\|embedded_adc:adc_2308\|adc2streaming:adc2streaming_inst " "Elaborating entity \"adc2streaming\" for hierarchy \"data_in:data\|embedded_adc:adc_2308\|adc2streaming:adc2streaming_inst\"" {  } { { "custom_ip/data_source/embedded_adc.v" "adc2streaming_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/embedded_adc.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_axi_streaming delay_axi_streaming:delay_sync " "Elaborating entity \"delay_axi_streaming\" for hierarchy \"delay_axi_streaming:delay_sync\"" {  } { { "efficient_lockin.v" "delay_sync" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_processing_CALI signal_processing_CALI:signal_processing_CALI_inst " "Elaborating entity \"signal_processing_CALI\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\"" {  } { { "efficient_lockin.v" "signal_processing_CALI_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_3_reg signal_processing_CALI.v(90) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(90): object \"parameter_3_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371568 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_4_reg signal_processing_CALI.v(90) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(90): object \"parameter_4_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_5_reg signal_processing_CALI.v(90) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(90): object \"parameter_5_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_6_reg signal_processing_CALI.v(90) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(90): object \"parameter_6_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_7_reg signal_processing_CALI.v(90) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(90): object \"parameter_7_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_8_reg signal_processing_CALI.v(90) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(90): object \"parameter_8_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_9_reg signal_processing_CALI.v(90) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(90): object \"parameter_9_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_10_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_10_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_11_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_11_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_12_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_12_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_13_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_13_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371569 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_14_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_14_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_15_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_15_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_16_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_16_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_17_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_17_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_18_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_18_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_19_reg signal_processing_CALI.v(91) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(91): object \"parameter_19_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_20_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_20_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_21_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_21_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_22_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_22_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_23_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_23_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_24_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_24_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_25_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_25_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_26_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_26_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_27_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_27_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_28_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_28_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_29_reg signal_processing_CALI.v(92) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(92): object \"parameter_29_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_30_reg signal_processing_CALI.v(93) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(93): object \"parameter_30_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_31_reg signal_processing_CALI.v(93) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(93): object \"parameter_31_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371570 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_32_reg signal_processing_CALI.v(93) " "Verilog HDL or VHDL warning at signal_processing_CALI.v(93): object \"parameter_32_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371571 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_CALI.v(145) " "Verilog HDL assignment warning at signal_processing_CALI.v(145): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371571 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_CALI.v(146) " "Verilog HDL assignment warning at signal_processing_CALI.v(146): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371571 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_CALI.v(147) " "Verilog HDL assignment warning at signal_processing_CALI.v(147): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_CALI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371571 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom_coherente_pipelined_con_sync signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC " "Elaborating entity \"prom_coherente_pipelined_con_sync\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\"" {  } { { "custom_ip/processing/signal_processing_CALI.v" "promC" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M prom_coherente_pipelined_con_sync.v(37) " "Verilog HDL or VHDL warning at prom_coherente_pipelined_con_sync.v(37): object \"M\" assigned a value but never read" {  } { { "custom_ip/processing/prom_coherente_pipelined_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/prom_coherente_pipelined_con_sync.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371595 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined_con_sync:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 prom_coherente_pipelined_con_sync.v(54) " "Verilog HDL assignment warning at prom_coherente_pipelined_con_sync.v(54): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/prom_coherente_pipelined_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/prom_coherente_pipelined_con_sync.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371595 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined_con_sync:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prom_coherente_pipelined_con_sync.v(86) " "Verilog HDL assignment warning at prom_coherente_pipelined_con_sync.v(86): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/prom_coherente_pipelined_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/prom_coherente_pipelined_con_sync.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371595 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined_con_sync:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 prom_coherente_pipelined_con_sync.v(87) " "Verilog HDL assignment warning at prom_coherente_pipelined_con_sync.v(87): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/prom_coherente_pipelined_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/prom_coherente_pipelined_con_sync.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371595 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined_con_sync:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prom_coherente_pipelined_con_sync.v(90) " "Verilog HDL assignment warning at prom_coherente_pipelined_con_sync.v(90): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/prom_coherente_pipelined_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/prom_coherente_pipelined_con_sync.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371595 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined_con_sync:promC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 prom_coherente_pipelined_con_sync.v(130) " "Verilog HDL assignment warning at prom_coherente_pipelined_con_sync.v(130): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/prom_coherente_pipelined_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/prom_coherente_pipelined_con_sync.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371595 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|prom_coherente_pipelined_con_sync:promC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_axi_streaming signal_processing_CALI:signal_processing_CALI_inst\|delay_axi_streaming:delay_ref_sen " "Elaborating entity \"delay_axi_streaming\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|delay_axi_streaming:delay_ref_sen\"" {  } { { "custom_ip/processing/signal_processing_CALI.v" "delay_ref_sen" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_segmentado signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in " "Elaborating entity \"lockin_segmentado\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\"" {  } { { "custom_ip/processing/signal_processing_CALI.v" "lock_in" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_CALI.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicate_ref_2 signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador " "Elaborating entity \"multiplicate_ref_2\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\"" {  } { { "custom_ip/processing/lockin_segmentado.v" "multiplicador" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "referencias signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref " "Elaborating entity \"referencias\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\"" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "ref" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 referencias.v(28) " "Verilog HDL assignment warning at referencias.v(28): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371663 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 referencias.v(32) " "Verilog HDL assignment warning at referencias.v(32): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371663 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.data_a 0 referencias.v(40) " "Net \"ref_sen.data_a\" at referencias.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371663 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.waddr_a 0 referencias.v(40) " "Net \"ref_sen.waddr_a\" at referencias.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371663 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.data_a 0 referencias.v(41) " "Net \"ref_cos.data_a\" at referencias.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371663 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.waddr_a 0 referencias.v(41) " "Net \"ref_cos.waddr_a\" at referencias.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371663 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.we_a 0 referencias.v(40) " "Net \"ref_sen.we_a\" at referencias.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371663 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.we_a 0 referencias.v(41) " "Net \"ref_cos.we_a\" at referencias.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719594371664 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|multiplicador:prod_fase " "Elaborating entity \"multiplicador\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|multiplicador:prod_fase\"" {  } { { "custom_ip/processing/multiplicate_ref_2.v" "prod_fase" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 multiplicador.v(24) " "Verilog HDL assignment warning at multiplicador.v(24): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/multiplicador.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/multiplicador.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371706 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|multiplicador:prod_fase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filtro_ma_con_sync signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|filtro_ma_con_sync:filtro_fase " "Elaborating entity \"filtro_ma_con_sync\" for hierarchy \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|filtro_ma_con_sync:filtro_fase\"" {  } { { "custom_ip/processing/lockin_segmentado.v" "filtro_fase" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M filtro_ma_con_sync.v(35) " "Verilog HDL or VHDL warning at filtro_ma_con_sync.v(35): object \"M\" assigned a value but never read" {  } { { "custom_ip/processing/filtro_ma_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/filtro_ma_con_sync.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371734 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma_con_sync:filtro_fase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filtro_ma_con_sync.v(48) " "Verilog HDL assignment warning at filtro_ma_con_sync.v(48): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/filtro_ma_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/filtro_ma_con_sync.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371735 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma_con_sync:filtro_fase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filtro_ma_con_sync.v(49) " "Verilog HDL assignment warning at filtro_ma_con_sync.v(49): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/filtro_ma_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/filtro_ma_con_sync.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371735 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma_con_sync:filtro_fase"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filtro_ma_con_sync.v(106) " "Verilog HDL assignment warning at filtro_ma_con_sync.v(106): truncated value with size 32 to match size of target (1)" {  } { { "custom_ip/processing/filtro_ma_con_sync.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/filtro_ma_con_sync.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371735 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma_con_sync:filtro_fase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_processing_LI signal_processing_LI:signal_processing_LI_inst " "Elaborating entity \"signal_processing_LI\" for hierarchy \"signal_processing_LI:signal_processing_LI_inst\"" {  } { { "efficient_lockin.v" "signal_processing_LI_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594371748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_2_reg signal_processing_LI.v(84) " "Verilog HDL or VHDL warning at signal_processing_LI.v(84): object \"parameter_2_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371757 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_3_reg signal_processing_LI.v(84) " "Verilog HDL or VHDL warning at signal_processing_LI.v(84): object \"parameter_3_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371757 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_4_reg signal_processing_LI.v(84) " "Verilog HDL or VHDL warning at signal_processing_LI.v(84): object \"parameter_4_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371757 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_5_reg signal_processing_LI.v(84) " "Verilog HDL or VHDL warning at signal_processing_LI.v(84): object \"parameter_5_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371757 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_6_reg signal_processing_LI.v(84) " "Verilog HDL or VHDL warning at signal_processing_LI.v(84): object \"parameter_6_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371757 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_7_reg signal_processing_LI.v(84) " "Verilog HDL or VHDL warning at signal_processing_LI.v(84): object \"parameter_7_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371757 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_8_reg signal_processing_LI.v(84) " "Verilog HDL or VHDL warning at signal_processing_LI.v(84): object \"parameter_8_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371757 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_9_reg signal_processing_LI.v(84) " "Verilog HDL or VHDL warning at signal_processing_LI.v(84): object \"parameter_9_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371757 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_10_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_10_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_11_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_11_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_12_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_12_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_13_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_13_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_14_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_14_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_15_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_15_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_16_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_16_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_17_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_17_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_18_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_18_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_19_reg signal_processing_LI.v(85) " "Verilog HDL or VHDL warning at signal_processing_LI.v(85): object \"parameter_19_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371758 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_20_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_20_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_21_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_21_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_22_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_22_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_23_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_23_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_24_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_24_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_25_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_25_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_26_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_26_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_27_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_27_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_28_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_28_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_29_reg signal_processing_LI.v(86) " "Verilog HDL or VHDL warning at signal_processing_LI.v(86): object \"parameter_29_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_30_reg signal_processing_LI.v(87) " "Verilog HDL or VHDL warning at signal_processing_LI.v(87): object \"parameter_30_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371759 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_31_reg signal_processing_LI.v(87) " "Verilog HDL or VHDL warning at signal_processing_LI.v(87): object \"parameter_31_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371760 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parameter_32_reg signal_processing_LI.v(87) " "Verilog HDL or VHDL warning at signal_processing_LI.v(87): object \"parameter_32_reg\" assigned a value but never read" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719594371760 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_LI.v(139) " "Verilog HDL assignment warning at signal_processing_LI.v(139): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371760 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 signal_processing_LI.v(140) " "Verilog HDL assignment warning at signal_processing_LI.v(140): truncated value with size 32 to match size of target (16)" {  } { { "custom_ip/processing/signal_processing_LI.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/signal_processing_LI.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719594371760 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "frames_integracion filtro_cuadratura 16 32 " "Port \"frames_integracion\" on the entity instantiation of \"filtro_cuadratura\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "custom_ip/processing/lockin_segmentado.v" "filtro_cuadratura" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 137 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1719594380201 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma_con_sync:filtro_cuadratura"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ptos_x_ciclo filtro_cuadratura 16 32 " "Port \"ptos_x_ciclo\" on the entity instantiation of \"filtro_cuadratura\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "custom_ip/processing/lockin_segmentado.v" "filtro_cuadratura" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 137 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1719594380201 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma_con_sync:filtro_cuadratura"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "frames_integracion filtro_fase 16 32 " "Port \"frames_integracion\" on the entity instantiation of \"filtro_fase\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "custom_ip/processing/lockin_segmentado.v" "filtro_fase" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 109 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1719594380205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma_con_sync:filtro_fase"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ptos_x_ciclo filtro_fase 16 32 " "Port \"ptos_x_ciclo\" on the entity instantiation of \"filtro_fase\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "custom_ip/processing/lockin_segmentado.v" "filtro_fase" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/lockin_segmentado.v" 109 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1719594380205 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|filtro_ma_con_sync:filtro_fase"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "pts_x_ciclo ref 16 32 " "Port \"pts_x_ciclo\" on the entity instantiation of \"ref\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "custom_ip/processing/multiplicate_ref_2.v" "ref" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/multiplicate_ref_2.v" 49 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1719594380209 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[15\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[15\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[15\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594380261 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[14\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[14\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[14\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594380261 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[13\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[13\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[13\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594380261 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_in:data\|embedded_adc:adc_2308\|dato_adc\[12\] " "Net \"data_in:data\|embedded_adc:adc_2308\|dato_adc\[12\]\" is missing source, defaulting to GND" {  } { { "custom_ip/data_source/embedded_adc.v" "dato_adc\[12\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/embedded_adc.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594380261 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1719594380261 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1719594383056 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[31\] " "Net \"sen_dds_compiler_14b\[31\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[31\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[30\] " "Net \"sen_dds_compiler_14b\[30\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[30\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[29\] " "Net \"sen_dds_compiler_14b\[29\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[29\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[28\] " "Net \"sen_dds_compiler_14b\[28\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[28\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[27\] " "Net \"sen_dds_compiler_14b\[27\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[27\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[26\] " "Net \"sen_dds_compiler_14b\[26\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[26\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[25\] " "Net \"sen_dds_compiler_14b\[25\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[25\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[24\] " "Net \"sen_dds_compiler_14b\[24\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[24\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[23\] " "Net \"sen_dds_compiler_14b\[23\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[23\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[22\] " "Net \"sen_dds_compiler_14b\[22\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[22\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[21\] " "Net \"sen_dds_compiler_14b\[21\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[21\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[20\] " "Net \"sen_dds_compiler_14b\[20\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[20\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[19\] " "Net \"sen_dds_compiler_14b\[19\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[19\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[18\] " "Net \"sen_dds_compiler_14b\[18\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[18\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[17\] " "Net \"sen_dds_compiler_14b\[17\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[17\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[16\] " "Net \"sen_dds_compiler_14b\[16\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[16\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[15\] " "Net \"sen_dds_compiler_14b\[15\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[15\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sen_dds_compiler_14b\[14\] " "Net \"sen_dds_compiler_14b\[14\]\" is missing source, defaulting to GND" {  } { { "efficient_lockin.v" "sen_dds_compiler_14b\[14\]" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 243 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1719594383905 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1719594383905 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 686 0 0 } } { "control.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 381 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594391915 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 686 0 0 } } { "control.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 381 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594391915 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 686 0 0 } } { "control.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 381 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594391915 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 686 0 0 } } { "control.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 381 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594391915 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 686 0 0 } } { "control.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 381 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594391915 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"control:nios\|procesador:nios2\|procesador_pll:pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "procesador/synthesis/submodules/procesador_pll.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/procesador_pll.v" 239 0 0 } } { "procesador/synthesis/procesador.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/procesador.v" 686 0 0 } } { "control.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/control.v" 243 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 381 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594391915 "|efficient_lockin|control:nios|procesador:nios2|procesador_pll:pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1719594391915 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1719594391915 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control:nios\|Clock_divider:clk_div\|clock_out " "Found clock multiplexer control:nios\|Clock_divider:clk_div\|clock_out" {  } { { "custom_ip/control/clock_divider.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/control/clock_divider.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1719594394805 "|efficient_lockin|control:nios|Clock_divider:clk_div|clock_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1719594394805 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|buffer_rtl_0 " "Inferred RAM node \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1719594409118 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|buffer_rtl_1 " "Inferred RAM node \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|buffer_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1719594409122 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen " "RAM logic \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_sen" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719594409124 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos " "RAM logic \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_cos" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719594409124 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen " "RAM logic \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_sen\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_sen" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719594409124 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos " "RAM logic \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|ref_cos\" is uninferred due to asynchronous read logic" {  } { { "custom_ip/processing/referencias.v" "ref_cos" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719594409124 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1719594409124 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458752 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1719594458752 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458769 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1719594458769 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458802 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1719594458802 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458826 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1719594458826 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458855 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1719594458855 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458881 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1719594458881 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458906 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1719594458906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458936 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1719594458936 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1719594458959 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1719594458959 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461419 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1719594461419 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461432 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1719594461432 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461451 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1719594461451 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461469 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1719594461469 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461488 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1719594461488 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461508 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1719594461508 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461539 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1719594461539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461559 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1719594461559 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1719594461578 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1719594461578 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|buffer_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|buffer_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif " "Parameter INIT_FILE set to db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719594462641 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1719594462641 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1719594462641 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|Div0\"" {  } { { "custom_ip/data_source/data_source_dac.v" "Div0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594462656 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|Div0\"" {  } { { "custom_ip/processing/referencias.v" "Div0" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594462656 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1719594462656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594462983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"signal_processing_CALI:signal_processing_CALI_inst\|prom_coherente_pipelined_con_sync:promC\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594462983 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719594462983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgn1 " "Found entity 1: altsyncram_bgn1" {  } { { "db/altsyncram_bgn1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/altsyncram_bgn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594463182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594463182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594463309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594463309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594463442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594463442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594463658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/signal_processing_template.ram0_data_source_dac_c2d9e83b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594463658 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719594463658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_psg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psg1 " "Found entity 1: altsyncram_psg1" {  } { { "db/altsyncram_psg1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/altsyncram_psg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594463821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594463821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0\"" {  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594464020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0 " "Instantiated megafunction \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594464020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594464020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594464020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719594464020 ""}  } { { "custom_ip/data_source/data_source_dac.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/data_source_dac.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719594464020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594464153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594464153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594464225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594464225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719594464327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594464327 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "58 " "58 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1719594465855 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_psg1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/altsyncram_psg1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dac_driver.v" 62 0 0 } } { "data_in.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/data_in.v" 149 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 463 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594466213 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_in:data\|dac_driver:dac_HS\|data_source_dac:data_s\|altsyncram:buffer_rtl_0\|altsyncram_psg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_psg1.tdf" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/db/altsyncram_psg1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_ip/data_source/dac_driver.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/data_source/dac_driver.v" 62 0 0 } } { "data_in.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/data_in.v" 149 0 0 } } { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 463 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594466213 "|efficient_lockin|data_in:data|dac_driver:dac_HS|data_source_dac:data_s|altsyncram:buffer_rtl_0|altsyncram_psg1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1719594466213 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1719594466213 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_cos_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_cos_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\] signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth " "Register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\" and latch \"signal_processing_CALI:signal_processing_CALI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_CALI:signal_processing_CALI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[0\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[1\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[2\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[3\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[4\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[5\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[6\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[7\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[8\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[9\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[10\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[11\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[12\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[13\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[14\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\] signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth " "Register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]\" is converted into an equivalent circuit using register \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\" and latch \"signal_processing_LI:signal_processing_LI_inst\|lockin_segmentado:lock_in\|multiplicate_ref_2:multiplicador\|referencias:ref\|data_out_seno_reg\[15\]~synth\"" {  } { { "custom_ip/processing/referencias.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/custom_ip/processing/referencias.v" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1719594485268 "|efficient_lockin|signal_processing_LI:signal_processing_LI_inst|lockin_segmentado:lock_in|multiplicate_ref_2:multiplicador|referencias:ref|data_out_seno_reg[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1719594485268 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1719594503580 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1719594503580 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594516321 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1719594516321 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A GND " "Pin \"ADC_OEB_A\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B GND " "Pin \"ADC_OEB_B\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|DAC_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "OSC_SMA_ADC4 GND " "Pin \"OSC_SMA_ADC4\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|OSC_SMA_ADC4"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER_ON VCC " "Pin \"POWER_ON\" is stuck at VCC" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|POWER_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_DAC4 GND " "Pin \"SMA_DAC4\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|SMA_DAC4"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719594516325 "|efficient_lockin|HPS_DDR3_DM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719594516325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594518095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1523 " "1523 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719594546058 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""} { "Info" "ISCL_SCL_CELL_NAME" "control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"control:nios\|procesador:nios2\|altera_pll_reconfig_top:pll_reconfigurar\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "procesador/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/procesador/synthesis/submodules/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594546261 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1719594546261 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "procesador_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"procesador_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594547648 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADC_DAC_test 24 " "Ignored 24 assignments for entity \"ADC_DAC_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADC_DAC_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548302 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719594548302 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "BCD_display 24 " "Ignored 24 assignments for entity \"BCD_display\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity BCD_display -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548304 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719594548304 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SOC_ADA 24 " "Ignored 24 assignments for entity \"DE1_SOC_ADA\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_ADA -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548308 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719594548308 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lock_In 24 " "Ignored 24 assignments for entity \"Lock_In\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Lock_In -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548310 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719594548310 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SSVEP_ADC_BL 24 " "Ignored 24 assignments for entity \"SSVEP_ADC_BL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity SSVEP_ADC_BL -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548314 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719594548314 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "embedded_adc_test 24 " "Ignored 24 assignments for entity \"embedded_adc_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity embedded_adc_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548316 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719594548316 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "func_generator 24 " "Ignored 24 assignments for entity \"func_generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity func_generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548319 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719594548319 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548321 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719594548321 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "signal_processing 24 " "Ignored 24 assignments for entity \"signal_processing\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity signal_processing -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1719594548325 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1719594548325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/output_files/signal_processing_template.map.smsg " "Generated suppressed messages file C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/output_files/signal_processing_template.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594552319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 0 0 0 " "Adding 16 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719594792704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719594792704 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594797922 "|efficient_lockin|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594797922 "|efficient_lockin|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594797922 "|efficient_lockin|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594797922 "|efficient_lockin|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_A " "No output dependent on input pin \"ADC_OTR_A\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594797922 "|efficient_lockin|ADC_OTR_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_B " "No output dependent on input pin \"ADC_OTR_B\"" {  } { { "efficient_lockin.v" "" { Text "C:/Users/mati9/Documents/01-lockin_de1soc/hardware/efficient_lockin/efficient_lockin.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719594797922 "|efficient_lockin|ADC_OTR_B"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1719594797922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21298 " "Implemented 21298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719594798051 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719594798051 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1719594798051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20399 " "Implemented 20399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719594798051 ""} { "Info" "ICUT_CUT_TM_RAMS" "462 " "Implemented 462 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1719594798051 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1719594798051 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1719594798051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719594798051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1014 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1014 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5441 " "Peak virtual memory: 5441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719594798631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 14:13:18 2024 " "Processing ended: Fri Jun 28 14:13:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719594798631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:50 " "Elapsed time: 00:08:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719594798631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:33 " "Total CPU time (on all processors): 00:09:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719594798631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719594798631 ""}
