// Seed: 616807731
module module_0;
  id_1 :
  assert property (@(posedge -1) (id_1))
  else $clog2(3);
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output wire id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wire id_5,
    output tri1 id_6,
    output wire id_7,
    output tri0 id_8,
    output tri1 id_9,
    input wand id_10,
    output tri id_11,
    input wand id_12,
    input supply0 id_13,
    output uwire id_14
);
  logic id_16;
  nor primCall (id_0, id_10, id_12, id_13, id_16, id_3);
  module_0 modCall_1 ();
endmodule
