Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Fri Dec 28 04:27:20 2018
| Host             : Jiahon-Station running 64-bit major release  (build 9200)
| Command          : report_power -file MCC_IMP_power_routed.rpt -pb MCC_IMP_power_summary_routed.pb -rpx MCC_IMP_power_routed.rpx
| Design           : MCC_IMP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 79.979 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 79.493                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    24.593 |     4612 |       --- |             --- |
|   LUT as Logic           |    22.333 |     2118 |     20800 |           10.18 |
|   F7/F8 Muxes            |     1.484 |      833 |     32600 |            2.56 |
|   LUT as Distributed RAM |     0.557 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.155 |       41 |      8150 |            0.50 |
|   Register               |     0.047 |     1201 |     41600 |            2.89 |
|   BUFG                   |     0.017 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |    30.552 |     2648 |       --- |             --- |
| I/O                      |    24.348 |       19 |       106 |           17.92 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    79.979 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    55.502 |      55.161 |      0.341 |
| Vccaux    |       1.800 |     0.945 |       0.892 |      0.053 |
| Vcco33    |       3.300 |     6.888 |       6.887 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| MCC_IMP                      |    79.493 |
|   clkdiv_ins                 |     0.051 |
|   keyclk_ins                 |     0.005 |
|   led_ins                    |     0.285 |
|   mcc_ins                    |    54.618 |
|     alu_ins                  |     0.335 |
|     cu_ins                   |    19.374 |
|     dm_ins                   |    14.866 |
|     im_ins                   |     3.608 |
|     pc_ins                   |     1.194 |
|     pc_source_ins            |     0.160 |
|     rf_ins                   |    15.082 |
|       Regs_reg_r1_0_31_0_5   |     0.205 |
|       Regs_reg_r1_0_31_12_17 |     0.218 |
|       Regs_reg_r1_0_31_18_23 |     0.181 |
|       Regs_reg_r1_0_31_24_29 |     0.172 |
|       Regs_reg_r1_0_31_30_31 |     0.051 |
|       Regs_reg_r1_0_31_6_11  |     0.224 |
|       Regs_reg_r2_0_31_0_5   |     0.498 |
|       Regs_reg_r2_0_31_12_17 |     0.447 |
|       Regs_reg_r2_0_31_18_23 |     0.429 |
|       Regs_reg_r2_0_31_24_29 |     0.709 |
|       Regs_reg_r2_0_31_30_31 |     0.232 |
|       Regs_reg_r2_0_31_6_11  |     0.469 |
+------------------------------+-----------+


