--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml nx3_top.twx nx3_top.ncd -o nx3_top.twr nx3_top.pcf -ucf
nx3.ucf

Design file:              nx3_top.ncd
Physical constraint file: nx3_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
switches<7> |   11.841(R)|      SLOW  |   -2.366(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digit<0>    |        12.442(R)|      SLOW  |         4.741(R)|      FAST  |clk_BUFGP         |   0.000|
digit<1>    |        12.492(R)|      SLOW  |         4.607(R)|      FAST  |clk_BUFGP         |   0.000|
digit<2>    |        12.473(R)|      SLOW  |         4.537(R)|      FAST  |clk_BUFGP         |   0.000|
digit<3>    |        12.786(R)|      SLOW  |         4.489(R)|      FAST  |clk_BUFGP         |   0.000|
leds<0>     |        13.304(R)|      SLOW  |         5.904(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |        12.891(R)|      SLOW  |         5.661(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |        12.846(R)|      SLOW  |         5.655(R)|      FAST  |clk_BUFGP         |   0.000|
leds<3>     |        13.071(R)|      SLOW  |         5.772(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |        11.809(R)|      SLOW  |         4.998(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |        11.620(R)|      SLOW  |         4.895(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |        11.666(R)|      SLOW  |         4.952(R)|      FAST  |clk_BUFGP         |   0.000|
leds<7>     |        11.482(R)|      SLOW  |         4.854(R)|      FAST  |clk_BUFGP         |   0.000|
segments<0> |        14.112(R)|      SLOW  |         4.954(R)|      FAST  |clk_BUFGP         |   0.000|
segments<1> |        14.167(R)|      SLOW  |         4.971(R)|      FAST  |clk_BUFGP         |   0.000|
segments<2> |        14.809(R)|      SLOW  |         5.349(R)|      FAST  |clk_BUFGP         |   0.000|
segments<3> |        14.557(R)|      SLOW  |         5.158(R)|      FAST  |clk_BUFGP         |   0.000|
segments<4> |        15.025(R)|      SLOW  |         5.416(R)|      FAST  |clk_BUFGP         |   0.000|
segments<5> |        14.897(R)|      SLOW  |         5.346(R)|      FAST  |clk_BUFGP         |   0.000|
segments<6> |        14.882(R)|      SLOW  |         5.388(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.378|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<7>    |digit<0>       |   12.114|
switches<7>    |digit<1>       |   12.532|
switches<7>    |digit<2>       |   12.367|
switches<7>    |digit<3>       |   12.532|
---------------+---------------+---------+


Analysis completed Mon Dec 04 21:45:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



