--
--	Conversion of StepperMotor.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Dec 04 17:16:34 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_10425 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_10432 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_10426 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_10429 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_10424 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_10428 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Enable_X_net_0 : bit;
SIGNAL tmpFB_0__Enable_X_net_0 : bit;
SIGNAL tmpIO_0__Enable_X_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_X_net_0 : bit;
SIGNAL tmpOE__Pin_int_xy_end_net_0 : bit;
SIGNAL Net_2024 : bit;
SIGNAL tmpIO_0__Pin_int_xy_end_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_xy_end_net_0 : bit;
SIGNAL Net_9411 : bit;
SIGNAL Net_2455 : bit;
SIGNAL tmpOE__Pin_int_z_end_net_0 : bit;
SIGNAL Net_8704 : bit;
SIGNAL tmpIO_0__Pin_int_z_end_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_z_end_net_0 : bit;
SIGNAL tmpOE__Step_Z_net_0 : bit;
SIGNAL Net_7150 : bit;
SIGNAL tmpFB_0__Step_Z_net_0 : bit;
SIGNAL tmpIO_0__Step_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Step_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Step_Z_net_0 : bit;
SIGNAL tmpOE__Pin_int_z_home_net_0 : bit;
SIGNAL Net_9322 : bit;
SIGNAL tmpIO_0__Pin_int_z_home_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_z_home_net_0 : bit;
SIGNAL Net_2453 : bit;
SIGNAL \PWM_X:PWMUDB:km_run\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_341 : bit;
SIGNAL \PWM_X:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_X:PWMUDB:control_7\ : bit;
SIGNAL \PWM_X:PWMUDB:control_6\ : bit;
SIGNAL \PWM_X:PWMUDB:control_5\ : bit;
SIGNAL \PWM_X:PWMUDB:control_4\ : bit;
SIGNAL \PWM_X:PWMUDB:control_3\ : bit;
SIGNAL \PWM_X:PWMUDB:control_2\ : bit;
SIGNAL \PWM_X:PWMUDB:control_1\ : bit;
SIGNAL \PWM_X:PWMUDB:control_0\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_X:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_X:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_X:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_X:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_X:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_X:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_X:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_X:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_340 : bit;
SIGNAL \PWM_X:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_X:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_X:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_X:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_X:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_X:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_X:PWMUDB:status_6\ : bit;
SIGNAL \PWM_X:PWMUDB:status_5\ : bit;
SIGNAL \PWM_X:PWMUDB:status_4\ : bit;
SIGNAL \PWM_X:PWMUDB:status_3\ : bit;
SIGNAL \PWM_X:PWMUDB:status_2\ : bit;
SIGNAL \PWM_X:PWMUDB:status_1\ : bit;
SIGNAL \PWM_X:PWMUDB:status_0\ : bit;
SIGNAL \PWM_X:Net_55\ : bit;
SIGNAL \PWM_X:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_X:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_X:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_X:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_X:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_X:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_X:PWMUDB:nc2\ : bit;
SIGNAL \PWM_X:PWMUDB:nc3\ : bit;
SIGNAL \PWM_X:PWMUDB:nc1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:nc4\ : bit;
SIGNAL \PWM_X:PWMUDB:nc5\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:nc6\ : bit;
SIGNAL \PWM_X:PWMUDB:nc7\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_X:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_X:PWMUDB:compare1\ : bit;
SIGNAL \PWM_X:PWMUDB:compare2\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_X:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_X:Net_101\ : bit;
SIGNAL \PWM_X:Net_96\ : bit;
SIGNAL Net_10381 : bit;
SIGNAL Net_10382 : bit;
SIGNAL \PWM_X:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2361 : bit;
SIGNAL Net_10383 : bit;
SIGNAL Net_10380 : bit;
SIGNAL \PWM_X:Net_113\ : bit;
SIGNAL \PWM_X:Net_107\ : bit;
SIGNAL \PWM_X:Net_114\ : bit;
SIGNAL tmpOE__Enable_S_net_0 : bit;
SIGNAL tmpFB_0__Enable_S_net_0 : bit;
SIGNAL tmpIO_0__Enable_S_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_S_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_S_net_0 : bit;
SIGNAL tmpOE__Direction_Z_net_0 : bit;
SIGNAL tmpFB_0__Direction_Z_net_0 : bit;
SIGNAL tmpIO_0__Direction_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Direction_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Direction_Z_net_0 : bit;
SIGNAL tmpOE__Direction_X_net_0 : bit;
SIGNAL tmpFB_0__Direction_X_net_0 : bit;
SIGNAL tmpIO_0__Direction_X_net_0 : bit;
TERMINAL tmpSIOVREF__Direction_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Direction_X_net_0 : bit;
SIGNAL tmpOE__Step_X_net_0 : bit;
SIGNAL tmpFB_0__Step_X_net_0 : bit;
SIGNAL tmpIO_0__Step_X_net_0 : bit;
TERMINAL tmpSIOVREF__Step_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Step_X_net_0 : bit;
SIGNAL Net_4447 : bit;
SIGNAL tmpOE__Enable_Z_net_0 : bit;
SIGNAL tmpFB_0__Enable_Z_net_0 : bit;
SIGNAL tmpIO_0__Enable_Z_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_Z_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_Z_net_0 : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR_Seq:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR_Seq:clock\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_5\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_4\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_3\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_2\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_1\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_0\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_1033 : bit;
TERMINAL Net_1032 : bit;
TERMINAL Net_1031 : bit;
TERMINAL Net_1030 : bit;
TERMINAL Net_1029 : bit;
TERMINAL Net_1028 : bit;
TERMINAL Net_1027 : bit;
TERMINAL Net_1026 : bit;
TERMINAL Net_1025 : bit;
TERMINAL Net_1024 : bit;
TERMINAL Net_1023 : bit;
TERMINAL Net_1022 : bit;
TERMINAL Net_1021 : bit;
TERMINAL Net_1020 : bit;
TERMINAL Net_1019 : bit;
TERMINAL Net_1018 : bit;
TERMINAL Net_1017 : bit;
TERMINAL Net_1015 : bit;
TERMINAL Net_1013 : bit;
TERMINAL Net_1012 : bit;
TERMINAL Net_1010 : bit;
TERMINAL Net_1008 : bit;
TERMINAL Net_1007 : bit;
TERMINAL Net_1005 : bit;
TERMINAL Net_1003 : bit;
TERMINAL Net_1002 : bit;
TERMINAL Net_1000 : bit;
TERMINAL Net_998 : bit;
TERMINAL Net_997 : bit;
TERMINAL Net_995 : bit;
TERMINAL Net_993 : bit;
TERMINAL Net_992 : bit;
TERMINAL Net_990 : bit;
TERMINAL Net_988 : bit;
TERMINAL Net_987 : bit;
TERMINAL Net_985 : bit;
TERMINAL Net_983 : bit;
TERMINAL Net_982 : bit;
TERMINAL Net_980 : bit;
TERMINAL Net_978 : bit;
TERMINAL Net_977 : bit;
TERMINAL Net_975 : bit;
TERMINAL Net_973 : bit;
TERMINAL Net_972 : bit;
TERMINAL Net_970 : bit;
TERMINAL Net_968 : bit;
TERMINAL Net_967 : bit;
TERMINAL Net_965 : bit;
TERMINAL Net_963 : bit;
TERMINAL Net_962 : bit;
TERMINAL Net_960 : bit;
TERMINAL Net_958 : bit;
TERMINAL Net_957 : bit;
TERMINAL Net_955 : bit;
TERMINAL Net_953 : bit;
TERMINAL Net_952 : bit;
TERMINAL Net_950 : bit;
TERMINAL Net_948 : bit;
TERMINAL Net_947 : bit;
TERMINAL Net_945 : bit;
TERMINAL Net_943 : bit;
TERMINAL Net_942 : bit;
TERMINAL Net_940 : bit;
TERMINAL Net_939 : bit;
TERMINAL \ADC_SAR_Seq:V_single\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_235\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR_Seq:Net_2803\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:soc\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_252\ : bit;
SIGNAL Net_937 : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3830\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_221\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_381\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_376\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3710\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3935\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_938 : bit;
SIGNAL \ADC_SAR_Seq:soc_out\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3874\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3698\ : bit;
SIGNAL \ADC_SAR_Seq:nrq\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3905\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3867\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__Pin_X_net_0 : bit;
SIGNAL tmpFB_0__Pin_X_net_0 : bit;
SIGNAL tmpIO_0__Pin_X_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_X_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_X_net_0 : bit;
SIGNAL tmpOE__Pin_Y_net_0 : bit;
SIGNAL tmpFB_0__Pin_Y_net_0 : bit;
SIGNAL tmpIO_0__Pin_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_Y_net_0 : bit;
SIGNAL tmpOE__Pin_int_x_home_net_0 : bit;
SIGNAL Net_1223 : bit;
SIGNAL tmpIO_0__Pin_int_x_home_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_x_home_net_0 : bit;
SIGNAL Net_3969 : bit;
SIGNAL Net_4562 : bit;
SIGNAL \PWM_Z:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_4448 : bit;
SIGNAL \PWM_Z:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Z:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Z:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Z:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Z:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Z:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Z:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Z:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Z:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Z:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Z:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Z:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Z:Net_55\ : bit;
SIGNAL \PWM_Z:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Z:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Z:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Z:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Z:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Z:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Z:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Z:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Z:Net_101\ : bit;
SIGNAL \PWM_Z:Net_96\ : bit;
SIGNAL Net_10392 : bit;
SIGNAL Net_10393 : bit;
SIGNAL \PWM_Z:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODIN8_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODIN8_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_10394 : bit;
SIGNAL Net_10391 : bit;
SIGNAL \PWM_Z:Net_113\ : bit;
SIGNAL \PWM_Z:Net_107\ : bit;
SIGNAL \PWM_Z:Net_114\ : bit;
SIGNAL \PWM_Y:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1058 : bit;
SIGNAL \PWM_Y:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Y:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Y:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Y:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Y:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Y:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Y:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1057 : bit;
SIGNAL \PWM_Y:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Y:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Y:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Y:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Y:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Y:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Y:Net_55\ : bit;
SIGNAL \PWM_Y:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Y:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Y:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Y:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Y:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Y:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Y:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Y:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_Y:Net_101\ : bit;
SIGNAL \PWM_Y:Net_96\ : bit;
SIGNAL Net_10403 : bit;
SIGNAL Net_10404 : bit;
SIGNAL \PWM_Y:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:b_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODIN9_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODIN9_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_6737 : bit;
SIGNAL Net_10405 : bit;
SIGNAL Net_10402 : bit;
SIGNAL \PWM_Y:Net_113\ : bit;
SIGNAL \PWM_Y:Net_107\ : bit;
SIGNAL \PWM_Y:Net_114\ : bit;
SIGNAL tmpOE__Enable_Y_net_0 : bit;
SIGNAL tmpFB_0__Enable_Y_net_0 : bit;
SIGNAL tmpIO_0__Enable_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_Y_net_0 : bit;
SIGNAL tmpOE__Direction_Y_net_0 : bit;
SIGNAL tmpFB_0__Direction_Y_net_0 : bit;
SIGNAL tmpIO_0__Direction_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Direction_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Direction_Y_net_0 : bit;
SIGNAL tmpOE__Step_Y_net_0 : bit;
SIGNAL tmpFB_0__Step_Y_net_0 : bit;
SIGNAL tmpIO_0__Step_Y_net_0 : bit;
TERMINAL tmpSIOVREF__Step_Y_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Step_Y_net_0 : bit;
SIGNAL Net_2557 : bit;
SIGNAL tmpOE__Pin_int_cork_net_0 : bit;
SIGNAL Net_8206 : bit;
SIGNAL tmpIO_0__Pin_int_cork_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_cork_net_0 : bit;
SIGNAL Net_4563 : bit;
SIGNAL tmpOE__Direction_S_net_0 : bit;
SIGNAL tmpFB_0__Direction_S_net_0 : bit;
SIGNAL tmpIO_0__Direction_S_net_0 : bit;
TERMINAL tmpSIOVREF__Direction_S_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Direction_S_net_0 : bit;
SIGNAL tmpOE__Step_S_net_0 : bit;
SIGNAL Net_7316 : bit;
SIGNAL tmpFB_0__Step_S_net_0 : bit;
SIGNAL tmpIO_0__Step_S_net_0 : bit;
TERMINAL tmpSIOVREF__Step_S_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Step_S_net_0 : bit;
SIGNAL \PWM_S:PWMUDB:km_run\ : bit;
SIGNAL \PWM_S:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_S:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_S:PWMUDB:control_7\ : bit;
SIGNAL \PWM_S:PWMUDB:control_6\ : bit;
SIGNAL \PWM_S:PWMUDB:control_5\ : bit;
SIGNAL \PWM_S:PWMUDB:control_4\ : bit;
SIGNAL \PWM_S:PWMUDB:control_3\ : bit;
SIGNAL \PWM_S:PWMUDB:control_2\ : bit;
SIGNAL \PWM_S:PWMUDB:control_1\ : bit;
SIGNAL \PWM_S:PWMUDB:control_0\ : bit;
SIGNAL \PWM_S:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_S:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_S:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_S:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_S:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_S:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_S:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_S:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_S:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_S:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_S:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_S:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_S:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_S:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_S:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_S:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_S:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_S:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_S:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_S:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_S:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_S:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_S:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_S:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_S:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_S:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_S:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_S:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_S:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_S:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_S:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_S:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_S:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_1\ : bit;
SIGNAL \PWM_S:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_0\ : bit;
SIGNAL \PWM_S:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_S:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_S:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_S:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_S:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_S:PWMUDB:status_6\ : bit;
SIGNAL \PWM_S:PWMUDB:status_5\ : bit;
SIGNAL \PWM_S:PWMUDB:status_4\ : bit;
SIGNAL \PWM_S:PWMUDB:status_3\ : bit;
SIGNAL \PWM_S:PWMUDB:status_2\ : bit;
SIGNAL \PWM_S:PWMUDB:status_1\ : bit;
SIGNAL \PWM_S:PWMUDB:status_0\ : bit;
SIGNAL \PWM_S:Net_55\ : bit;
SIGNAL \PWM_S:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_S:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_S:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_S:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_S:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_S:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_S:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_S:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_S:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_S:PWMUDB:nc2\ : bit;
SIGNAL \PWM_S:PWMUDB:nc3\ : bit;
SIGNAL \PWM_S:PWMUDB:nc1\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:nc4\ : bit;
SIGNAL \PWM_S:PWMUDB:nc5\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:nc6\ : bit;
SIGNAL \PWM_S:PWMUDB:nc7\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_S:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_S:PWMUDB:compare1\ : bit;
SIGNAL \PWM_S:PWMUDB:compare2\ : bit;
SIGNAL \PWM_S:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_S:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_S:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_S:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_S:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_S:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_S:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_S:Net_101\ : bit;
SIGNAL \PWM_S:Net_96\ : bit;
SIGNAL Net_10414 : bit;
SIGNAL Net_10415 : bit;
SIGNAL \PWM_S:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_31\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_30\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_29\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_28\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_27\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_26\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_25\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_24\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_23\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_22\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_21\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_20\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_19\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_18\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_17\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_16\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_15\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_14\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_13\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_12\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_11\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_10\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_9\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_8\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_7\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_6\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_5\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_4\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_3\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_2\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_1\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:b_0\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_31\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_30\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_29\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_28\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_27\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_26\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_25\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_24\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_23\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_22\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_21\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_20\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_19\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_18\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_17\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_16\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_15\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_14\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_13\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_12\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_11\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_10\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_9\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_8\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_7\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_6\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_5\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_4\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_3\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_2\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL \PWM_S:PWMUDB:MODIN10_1\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL \PWM_S:PWMUDB:MODIN10_0\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_31\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_30\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_29\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_28\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_27\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_26\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_25\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_24\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_23\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_22\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_21\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_20\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_19\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_18\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_17\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_16\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_15\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_14\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_13\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_12\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_11\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_10\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_9\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_8\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_7\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_6\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_5\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_4\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_3\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_2\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_31\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_31\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_30\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_30\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_29\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_29\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_28\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_28\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_27\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_27\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_26\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_26\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_25\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_25\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_24\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_24\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_23\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_23\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_22\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_22\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_21\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_21\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_20\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_20\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_19\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_19\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_18\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_18\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_17\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_17\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_16\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_16\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_15\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_15\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_14\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_14\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_13\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_13\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_12\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_12\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_11\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_11\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_10\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_10\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_9\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_9\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_8\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_8\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_7\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_7\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_6\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_6\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_5\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_5\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_4\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_4\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_3\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_3\ : bit;
SIGNAL \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_2\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_2\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_10416 : bit;
SIGNAL Net_10413 : bit;
SIGNAL \PWM_S:Net_113\ : bit;
SIGNAL \PWM_S:Net_107\ : bit;
SIGNAL \PWM_S:Net_114\ : bit;
SIGNAL tmpOE__Pin_int_y_home_net_0 : bit;
SIGNAL Net_6130 : bit;
SIGNAL tmpIO_0__Pin_int_y_home_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_int_y_home_net_0 : bit;
SIGNAL Net_6131 : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_10429D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_X:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Z:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_Y:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_S:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_10425 <= (not \UART_1:BUART:txn\);

zero <=  ('0') ;

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_10429D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_10424 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_10424 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_10424)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_10424 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_10424 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_10424 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_10424 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_10424 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_10424));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\PWM_X:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_X:PWMUDB:tc_i\);

\PWM_X:PWMUDB:dith_count_1\\D\ <= ((not \PWM_X:PWMUDB:dith_count_1\ and \PWM_X:PWMUDB:tc_i\ and \PWM_X:PWMUDB:dith_count_0\)
	OR (not \PWM_X:PWMUDB:dith_count_0\ and \PWM_X:PWMUDB:dith_count_1\)
	OR (not \PWM_X:PWMUDB:tc_i\ and \PWM_X:PWMUDB:dith_count_1\));

\PWM_X:PWMUDB:dith_count_0\\D\ <= ((not \PWM_X:PWMUDB:dith_count_0\ and \PWM_X:PWMUDB:tc_i\)
	OR (not \PWM_X:PWMUDB:tc_i\ and \PWM_X:PWMUDB:dith_count_0\));

\PWM_X:PWMUDB:cmp1_status\ <= ((not \PWM_X:PWMUDB:prevCompare1\ and \PWM_X:PWMUDB:cmp1_less\));

\PWM_X:PWMUDB:status_2\ <= ((\PWM_X:PWMUDB:runmode_enable\ and \PWM_X:PWMUDB:tc_i\));

\PWM_X:PWMUDB:pwm_i\ <= ((\PWM_X:PWMUDB:runmode_enable\ and \PWM_X:PWMUDB:cmp1_less\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ <= (\ADC_SAR_Seq:bSAR_SEQ:load_period\
	OR Net_937);

\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_938 and \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SAR_Seq:Net_3935\);

\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ and \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\));

\PWM_Z:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Z:PWMUDB:tc_i\);

\PWM_Z:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Z:PWMUDB:dith_count_1\ and \PWM_Z:PWMUDB:tc_i\ and \PWM_Z:PWMUDB:dith_count_0\)
	OR (not \PWM_Z:PWMUDB:dith_count_0\ and \PWM_Z:PWMUDB:dith_count_1\)
	OR (not \PWM_Z:PWMUDB:tc_i\ and \PWM_Z:PWMUDB:dith_count_1\));

\PWM_Z:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Z:PWMUDB:dith_count_0\ and \PWM_Z:PWMUDB:tc_i\)
	OR (not \PWM_Z:PWMUDB:tc_i\ and \PWM_Z:PWMUDB:dith_count_0\));

\PWM_Z:PWMUDB:cmp1_status\ <= ((not \PWM_Z:PWMUDB:prevCompare1\ and \PWM_Z:PWMUDB:cmp1_less\));

\PWM_Z:PWMUDB:status_2\ <= ((\PWM_Z:PWMUDB:runmode_enable\ and \PWM_Z:PWMUDB:tc_i\));

\PWM_Z:PWMUDB:pwm_i\ <= ((\PWM_Z:PWMUDB:runmode_enable\ and \PWM_Z:PWMUDB:cmp1_less\));

\PWM_Y:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Y:PWMUDB:tc_i\);

\PWM_Y:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Y:PWMUDB:dith_count_1\ and \PWM_Y:PWMUDB:tc_i\ and \PWM_Y:PWMUDB:dith_count_0\)
	OR (not \PWM_Y:PWMUDB:dith_count_0\ and \PWM_Y:PWMUDB:dith_count_1\)
	OR (not \PWM_Y:PWMUDB:tc_i\ and \PWM_Y:PWMUDB:dith_count_1\));

\PWM_Y:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Y:PWMUDB:dith_count_0\ and \PWM_Y:PWMUDB:tc_i\)
	OR (not \PWM_Y:PWMUDB:tc_i\ and \PWM_Y:PWMUDB:dith_count_0\));

\PWM_Y:PWMUDB:cmp1_status\ <= ((not \PWM_Y:PWMUDB:prevCompare1\ and \PWM_Y:PWMUDB:cmp1_less\));

\PWM_Y:PWMUDB:status_2\ <= ((\PWM_Y:PWMUDB:runmode_enable\ and \PWM_Y:PWMUDB:tc_i\));

\PWM_Y:PWMUDB:pwm_i\ <= ((\PWM_Y:PWMUDB:runmode_enable\ and \PWM_Y:PWMUDB:cmp1_less\));

\PWM_S:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_S:PWMUDB:tc_i\);

\PWM_S:PWMUDB:dith_count_1\\D\ <= ((not \PWM_S:PWMUDB:dith_count_1\ and \PWM_S:PWMUDB:tc_i\ and \PWM_S:PWMUDB:dith_count_0\)
	OR (not \PWM_S:PWMUDB:dith_count_0\ and \PWM_S:PWMUDB:dith_count_1\)
	OR (not \PWM_S:PWMUDB:tc_i\ and \PWM_S:PWMUDB:dith_count_1\));

\PWM_S:PWMUDB:dith_count_0\\D\ <= ((not \PWM_S:PWMUDB:dith_count_0\ and \PWM_S:PWMUDB:tc_i\)
	OR (not \PWM_S:PWMUDB:tc_i\ and \PWM_S:PWMUDB:dith_count_0\));

\PWM_S:PWMUDB:cmp1_status\ <= ((not \PWM_S:PWMUDB:prevCompare1\ and \PWM_S:PWMUDB:cmp1_less\));

\PWM_S:PWMUDB:status_2\ <= ((\PWM_S:PWMUDB:runmode_enable\ and \PWM_S:PWMUDB:tc_i\));

\PWM_S:PWMUDB:pwm_i\ <= ((\PWM_S:PWMUDB:runmode_enable\ and \PWM_S:PWMUDB:cmp1_less\));

\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1100010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_10426);
isr_RxD:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10426);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_10425,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_10424,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Enable_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e7d70f2-14f4-4985-8bc7-a5ac10f87616",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_X_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_X_net_0),
		siovref=>(tmpSIOVREF__Enable_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_X_net_0);
Pin_int_xy_end:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f1098c8-a31a-4684-b21e-79f2ec2425db",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_2024,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_xy_end_net_0),
		siovref=>(tmpSIOVREF__Pin_int_xy_end_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_9411);
isr_z_end:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2455);
Pin_int_z_end:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"985ee57a-c2fe-42d3-9194-8fe7f946f32b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_8704,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_z_end_net_0),
		siovref=>(tmpSIOVREF__Pin_int_z_end_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_2455);
Step_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e999ebf-b835-4aac-98cc-f931d77d8722",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7150,
		fb=>(tmpFB_0__Step_Z_net_0),
		analog=>(open),
		io=>(tmpIO_0__Step_Z_net_0),
		siovref=>(tmpSIOVREF__Step_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Step_Z_net_0);
Pin_int_z_home:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7874f902-d575-44ed-95cf-812d0c3b93b2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_9322,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_z_home_net_0),
		siovref=>(tmpSIOVREF__Pin_int_z_home_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_2453);
\PWM_X:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_341,
		enable=>one,
		clock_out=>\PWM_X:PWMUDB:ClockOutFromEnBlock\);
\PWM_X:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_X:PWMUDB:control_7\, \PWM_X:PWMUDB:control_6\, \PWM_X:PWMUDB:control_5\, \PWM_X:PWMUDB:control_4\,
			\PWM_X:PWMUDB:control_3\, \PWM_X:PWMUDB:control_2\, \PWM_X:PWMUDB:control_1\, \PWM_X:PWMUDB:control_0\));
\PWM_X:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_X:PWMUDB:status_5\, zero, \PWM_X:PWMUDB:status_3\,
			\PWM_X:PWMUDB:status_2\, \PWM_X:PWMUDB:status_1\, \PWM_X:PWMUDB:status_0\),
		interrupt=>\PWM_X:Net_55\);
\PWM_X:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_X:PWMUDB:tc_i\, \PWM_X:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_X:PWMUDB:nc2\,
		cl0=>\PWM_X:PWMUDB:nc3\,
		z0=>\PWM_X:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_X:PWMUDB:nc4\,
		cl1=>\PWM_X:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_X:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_X:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_X:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_X:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_X:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_X:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_X:PWMUDB:sP16:pwmdp:cap_1\, \PWM_X:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_X:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_X:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_X:PWMUDB:tc_i\, \PWM_X:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_X:PWMUDB:cmp1_eq\,
		cl0=>\PWM_X:PWMUDB:cmp1_less\,
		z0=>\PWM_X:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_X:PWMUDB:cmp2_eq\,
		cl1=>\PWM_X:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_X:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_X:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_X:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_X:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_X:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_X:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_X:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_X:PWMUDB:sP16:pwmdp:cap_1\, \PWM_X:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_X:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Enable_S:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f35dbb36-96ec-42c5-9e10-a4492b56e91d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_S_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_S_net_0),
		siovref=>(tmpSIOVREF__Enable_S_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_S_net_0);
Direction_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f5582917-8f29-4b9a-b01b-aaac05f9bd52",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Direction_Z_net_0),
		analog=>(open),
		io=>(tmpIO_0__Direction_Z_net_0),
		siovref=>(tmpSIOVREF__Direction_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Direction_Z_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"20215fd0-f0ea-47c2-b7f1-ab2f7bc9c965",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_341,
		dig_domain_out=>open);
Direction_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f1d2e38-3f16-4590-b4c3-8a768eaf8004",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Direction_X_net_0),
		analog=>(open),
		io=>(tmpIO_0__Direction_X_net_0),
		siovref=>(tmpSIOVREF__Direction_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Direction_X_net_0);
Step_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"900b5879-c926-4a0e-8042-d270e678131f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2361,
		fb=>(tmpFB_0__Step_X_net_0),
		analog=>(open),
		io=>(tmpIO_0__Step_X_net_0),
		siovref=>(tmpSIOVREF__Step_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Step_X_net_0);
Enable_Z:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"03d62697-2781-4097-91ff-bd2d80a5c3b5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_Z_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_Z_net_0),
		siovref=>(tmpSIOVREF__Enable_Z_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_Z_net_0);
\ADC_SAR_Seq:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1033, Net_1032, Net_1031, Net_1030,
			Net_1029, Net_1028, Net_1027, Net_1026,
			Net_1025, Net_1024, Net_1023, Net_1022,
			Net_1021, Net_1020, Net_1019, Net_1018,
			Net_1017, Net_1015, Net_1013, Net_1012,
			Net_1010, Net_1008, Net_1007, Net_1005,
			Net_1003, Net_1002, Net_1000, Net_998,
			Net_997, Net_995, Net_993, Net_992,
			Net_990, Net_988, Net_987, Net_985,
			Net_983, Net_982, Net_980, Net_978,
			Net_977, Net_975, Net_973, Net_972,
			Net_970, Net_968, Net_967, Net_965,
			Net_963, Net_962, Net_960, Net_958,
			Net_957, Net_955, Net_953, Net_952,
			Net_950, Net_948, Net_947, Net_945,
			Net_943, Net_942, Net_940, Net_939),
		hw_ctrl_en=>(\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR_Seq:V_single\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_248\,
		signal2=>\ADC_SAR_Seq:SAR:Net_235\);
\ADC_SAR_Seq:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR_Seq:Net_2803\,
		vminus=>\ADC_SAR_Seq:SAR:Net_126\,
		ext_pin=>\ADC_SAR_Seq:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR_Seq:SAR:Net_257\,
		vref=>\ADC_SAR_Seq:SAR:Net_248\,
		clock=>\ADC_SAR_Seq:clock\,
		pump_clock=>\ADC_SAR_Seq:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_Seq:SAR:Net_252\,
		next_out=>Net_937,
		data_out=>(\ADC_SAR_Seq:SAR:Net_207_11\, \ADC_SAR_Seq:SAR:Net_207_10\, \ADC_SAR_Seq:SAR:Net_207_9\, \ADC_SAR_Seq:SAR:Net_207_8\,
			\ADC_SAR_Seq:SAR:Net_207_7\, \ADC_SAR_Seq:SAR:Net_207_6\, \ADC_SAR_Seq:SAR:Net_207_5\, \ADC_SAR_Seq:SAR:Net_207_4\,
			\ADC_SAR_Seq:SAR:Net_207_3\, \ADC_SAR_Seq:SAR:Net_207_2\, \ADC_SAR_Seq:SAR:Net_207_1\, \ADC_SAR_Seq:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR_Seq:Net_3830\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_215\,
		signal2=>\ADC_SAR_Seq:SAR:Net_209\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_126\,
		signal2=>\ADC_SAR_Seq:SAR:Net_149\);
\ADC_SAR_Seq:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_209\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_257\,
		signal2=>\ADC_SAR_Seq:SAR:Net_149\);
\ADC_SAR_Seq:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_255\);
\ADC_SAR_Seq:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_Seq:SAR:Net_235\);
\ADC_SAR_Seq:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_368\);
\ADC_SAR_Seq:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:Net_2803\,
		signal2=>\ADC_SAR_Seq:V_single\);
\ADC_SAR_Seq:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq:clock\,
		enable=>\ADC_SAR_Seq:bSAR_SEQ:enable\,
		clock_out=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\);
\ADC_SAR_Seq:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq:clock\,
		enable=>one,
		clock_out=>\ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\);
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SAR_Seq:bSAR_SEQ:control_7\, \ADC_SAR_Seq:bSAR_SEQ:control_6\, \ADC_SAR_Seq:bSAR_SEQ:control_5\, \ADC_SAR_Seq:bSAR_SEQ:control_4\,
			\ADC_SAR_Seq:bSAR_SEQ:control_3\, \ADC_SAR_Seq:bSAR_SEQ:control_2\, \ADC_SAR_Seq:bSAR_SEQ:load_period\, \ADC_SAR_Seq:bSAR_SEQ:enable\));
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_SAR_Seq:bSAR_SEQ:load_period\,
		enable=>\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR_Seq:bSAR_SEQ:count_6\, \ADC_SAR_Seq:ch_addr_5\, \ADC_SAR_Seq:ch_addr_4\, \ADC_SAR_Seq:ch_addr_3\,
			\ADC_SAR_Seq:ch_addr_2\, \ADC_SAR_Seq:ch_addr_1\, \ADC_SAR_Seq:ch_addr_0\),
		tc=>\ADC_SAR_Seq:bSAR_SEQ:cnt_tc\);
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_938));
\ADC_SAR_Seq:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"eff3d6ea-0286-4b65-a68b-8e8a39215681/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"833336111.12037",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq:clock\,
		dig_domain_out=>open);
\ADC_SAR_Seq:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq:Net_3698\);
\ADC_SAR_Seq:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SAR_Seq:nrq\);
\ADC_SAR_Seq:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"eff3d6ea-0286-4b65-a68b-8e8a39215681/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR_Seq:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_938);
\ADC_SAR_Seq:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SAR_Seq:Net_3710\,
		sc_in=>\ADC_SAR_Seq:nrq\,
		sc_out=>\ADC_SAR_Seq:Net_3935\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_0\);
Pin_X:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_X_net_0),
		analog=>Net_939,
		io=>(tmpIO_0__Pin_X_net_0),
		siovref=>(tmpSIOVREF__Pin_X_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_X_net_0);
Pin_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ad886d6e-2dec-4137-b5eb-39c16b9ffba9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Pin_Y_net_0),
		analog=>Net_940,
		io=>(tmpIO_0__Pin_Y_net_0),
		siovref=>(tmpSIOVREF__Pin_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_Y_net_0);
Pin_int_x_home:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a64fa7d4-ffb1-4adb-a276-d67ee0b0858b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1223,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_x_home_net_0),
		siovref=>(tmpSIOVREF__Pin_int_x_home_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_3969);
isr_x_home:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3969);
\PWM_Z:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4448,
		enable=>one,
		clock_out=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\);
\PWM_Z:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Z:PWMUDB:control_7\, \PWM_Z:PWMUDB:control_6\, \PWM_Z:PWMUDB:control_5\, \PWM_Z:PWMUDB:control_4\,
			\PWM_Z:PWMUDB:control_3\, \PWM_Z:PWMUDB:control_2\, \PWM_Z:PWMUDB:control_1\, \PWM_Z:PWMUDB:control_0\));
\PWM_Z:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Z:PWMUDB:status_5\, zero, \PWM_Z:PWMUDB:status_3\,
			\PWM_Z:PWMUDB:status_2\, \PWM_Z:PWMUDB:status_1\, \PWM_Z:PWMUDB:status_0\),
		interrupt=>\PWM_Z:Net_55\);
\PWM_Z:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Z:PWMUDB:tc_i\, \PWM_Z:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Z:PWMUDB:nc2\,
		cl0=>\PWM_Z:PWMUDB:nc3\,
		z0=>\PWM_Z:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Z:PWMUDB:nc4\,
		cl1=>\PWM_Z:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Z:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Z:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Z:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Z:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Z:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Z:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Z:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Z:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Z:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Z:PWMUDB:tc_i\, \PWM_Z:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Z:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Z:PWMUDB:cmp1_less\,
		z0=>\PWM_Z:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Z:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Z:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Z:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Z:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Z:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Z:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Z:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Z:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Z:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Z:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Z:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_Y:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1058,
		enable=>one,
		clock_out=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\);
\PWM_Y:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_Y:PWMUDB:control_7\, \PWM_Y:PWMUDB:control_6\, \PWM_Y:PWMUDB:control_5\, \PWM_Y:PWMUDB:control_4\,
			\PWM_Y:PWMUDB:control_3\, \PWM_Y:PWMUDB:control_2\, \PWM_Y:PWMUDB:control_1\, \PWM_Y:PWMUDB:control_0\));
\PWM_Y:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Y:PWMUDB:status_5\, zero, \PWM_Y:PWMUDB:status_3\,
			\PWM_Y:PWMUDB:status_2\, \PWM_Y:PWMUDB:status_1\, \PWM_Y:PWMUDB:status_0\),
		interrupt=>\PWM_Y:Net_55\);
\PWM_Y:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Y:PWMUDB:tc_i\, \PWM_Y:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Y:PWMUDB:nc2\,
		cl0=>\PWM_Y:PWMUDB:nc3\,
		z0=>\PWM_Y:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Y:PWMUDB:nc4\,
		cl1=>\PWM_Y:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Y:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Y:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Y:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Y:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Y:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Y:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Y:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Y:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Y:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Y:PWMUDB:tc_i\, \PWM_Y:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Y:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Y:PWMUDB:cmp1_less\,
		z0=>\PWM_Y:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Y:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Y:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Y:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Y:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Y:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Y:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Y:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Y:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Y:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Y:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Y:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
Enable_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb12152b-9e41-46c6-9f0e-ee03981b697d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_Y_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_Y_net_0),
		siovref=>(tmpSIOVREF__Enable_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_Y_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"30841353-c574-4d90-b66f-254c75b23c4b",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4448,
		dig_domain_out=>open);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"160a08be-7069-47e0-81e1-bc8623caceb0",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1058,
		dig_domain_out=>open);
Direction_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"14130e06-249d-4d69-a5b1-d83d6ca9674e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Direction_Y_net_0),
		analog=>(open),
		io=>(tmpIO_0__Direction_Y_net_0),
		siovref=>(tmpSIOVREF__Direction_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Direction_Y_net_0);
Step_Y:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a911a429-d5c7-4080-8e86-ef1bd7e967b6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_6737,
		fb=>(tmpFB_0__Step_Y_net_0),
		analog=>(open),
		io=>(tmpIO_0__Step_Y_net_0),
		siovref=>(tmpSIOVREF__Step_Y_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Step_Y_net_0);
isr_z_home:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2453);
isr_cork:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2557);
Pin_int_cork:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"99ca3f2a-2b5e-4d35-a251-1482e34b8a0a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_8206,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_cork_net_0),
		siovref=>(tmpSIOVREF__Pin_int_cork_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_2557);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fa18f9bd-bd70-4f7f-a770-ffc7f6551bd6",
		source_clock_id=>"",
		divisor=>0,
		period=>"5000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4563,
		dig_domain_out=>open);
Direction_S:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2db46219-5071-41cc-ad57-99f7d28fb1c0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Direction_S_net_0),
		analog=>(open),
		io=>(tmpIO_0__Direction_S_net_0),
		siovref=>(tmpSIOVREF__Direction_S_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Direction_S_net_0);
Step_S:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77417b92-520c-4ece-b487-70bad8500de4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_7316,
		fb=>(tmpFB_0__Step_S_net_0),
		analog=>(open),
		io=>(tmpIO_0__Step_S_net_0),
		siovref=>(tmpSIOVREF__Step_S_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Step_S_net_0);
\PWM_S:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4563,
		enable=>one,
		clock_out=>\PWM_S:PWMUDB:ClockOutFromEnBlock\);
\PWM_S:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_S:PWMUDB:control_7\, \PWM_S:PWMUDB:control_6\, \PWM_S:PWMUDB:control_5\, \PWM_S:PWMUDB:control_4\,
			\PWM_S:PWMUDB:control_3\, \PWM_S:PWMUDB:control_2\, \PWM_S:PWMUDB:control_1\, \PWM_S:PWMUDB:control_0\));
\PWM_S:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_S:PWMUDB:status_5\, zero, \PWM_S:PWMUDB:status_3\,
			\PWM_S:PWMUDB:status_2\, \PWM_S:PWMUDB:status_1\, \PWM_S:PWMUDB:status_0\),
		interrupt=>\PWM_S:Net_55\);
\PWM_S:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_S:PWMUDB:tc_i\, \PWM_S:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_S:PWMUDB:nc2\,
		cl0=>\PWM_S:PWMUDB:nc3\,
		z0=>\PWM_S:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_S:PWMUDB:nc4\,
		cl1=>\PWM_S:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_S:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_S:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_S:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_S:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_S:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_S:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_S:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_S:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_S:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_S:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_S:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_S:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_S:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_S:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_S:PWMUDB:sP16:pwmdp:cap_1\, \PWM_S:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_S:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_S:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_S:PWMUDB:tc_i\, \PWM_S:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_S:PWMUDB:cmp1_eq\,
		cl0=>\PWM_S:PWMUDB:cmp1_less\,
		z0=>\PWM_S:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_S:PWMUDB:cmp2_eq\,
		cl1=>\PWM_S:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_S:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_S:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_S:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_S:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_S:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_S:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_S:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_S:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_S:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_S:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_S:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_S:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_S:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_S:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_S:PWMUDB:sP16:pwmdp:cap_1\, \PWM_S:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_S:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\);
Pin_int_y_home:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5eba9dc9-2284-410c-92f6-eeaff14a1f29",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_6130,
		analog=>(open),
		io=>(tmpIO_0__Pin_int_y_home_net_0),
		siovref=>(tmpSIOVREF__Pin_int_y_home_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_6131);
isr_y_home:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6131);
isr_xy_end:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_9411);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_10429:cy_dff
	PORT MAP(d=>Net_10429D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_10429);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\PWM_X:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:min_kill_reg\);
\PWM_X:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:prevCapture\);
\PWM_X:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:trig_last\);
\PWM_X:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_X:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:runmode_enable\);
\PWM_X:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_X:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:sc_kill_tmp\);
\PWM_X:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:ltch_kill_reg\);
\PWM_X:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_X:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:dith_count_1\);
\PWM_X:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_X:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:dith_count_0\);
\PWM_X:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_X:PWMUDB:cmp1_less\,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:prevCompare1\);
\PWM_X:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_X:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:status_0\);
\PWM_X:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:status_1\);
\PWM_X:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:status_5\);
\PWM_X:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_X:PWMUDB:pwm_i\,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2361);
\PWM_X:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:pwm1_i_reg\);
\PWM_X:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:pwm2_i_reg\);
\PWM_X:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_X:PWMUDB:status_2\,
		clk=>\PWM_X:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_X:PWMUDB:tc_i_reg\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_5\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_4\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_3\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_2\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_1\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_0\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		q=>Net_938);
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SAR_Seq:Net_3710\,
		q=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\);
\PWM_Z:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:min_kill_reg\);
\PWM_Z:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:prevCapture\);
\PWM_Z:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:trig_last\);
\PWM_Z:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Z:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:runmode_enable\);
\PWM_Z:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Z:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:sc_kill_tmp\);
\PWM_Z:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:ltch_kill_reg\);
\PWM_Z:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Z:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:dith_count_1\);
\PWM_Z:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Z:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:dith_count_0\);
\PWM_Z:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Z:PWMUDB:cmp1_less\,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:prevCompare1\);
\PWM_Z:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Z:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:status_0\);
\PWM_Z:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:status_1\);
\PWM_Z:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:status_5\);
\PWM_Z:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Z:PWMUDB:pwm_i\,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_7150);
\PWM_Z:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:pwm1_i_reg\);
\PWM_Z:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:pwm2_i_reg\);
\PWM_Z:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Z:PWMUDB:status_2\,
		clk=>\PWM_Z:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Z:PWMUDB:tc_i_reg\);
\PWM_Y:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:min_kill_reg\);
\PWM_Y:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:prevCapture\);
\PWM_Y:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:trig_last\);
\PWM_Y:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Y:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:runmode_enable\);
\PWM_Y:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Y:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:sc_kill_tmp\);
\PWM_Y:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:ltch_kill_reg\);
\PWM_Y:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Y:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:dith_count_1\);
\PWM_Y:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Y:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:dith_count_0\);
\PWM_Y:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Y:PWMUDB:cmp1_less\,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:prevCompare1\);
\PWM_Y:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Y:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:status_0\);
\PWM_Y:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:status_1\);
\PWM_Y:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:status_5\);
\PWM_Y:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Y:PWMUDB:pwm_i\,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_6737);
\PWM_Y:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:pwm1_i_reg\);
\PWM_Y:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:pwm2_i_reg\);
\PWM_Y:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_Y:PWMUDB:status_2\,
		clk=>\PWM_Y:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Y:PWMUDB:tc_i_reg\);
\PWM_S:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:min_kill_reg\);
\PWM_S:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:prevCapture\);
\PWM_S:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:trig_last\);
\PWM_S:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_S:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:runmode_enable\);
\PWM_S:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_S:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:sc_kill_tmp\);
\PWM_S:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:ltch_kill_reg\);
\PWM_S:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_S:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:dith_count_1\);
\PWM_S:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_S:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:dith_count_0\);
\PWM_S:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_S:PWMUDB:cmp1_less\,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:prevCompare1\);
\PWM_S:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_S:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:status_0\);
\PWM_S:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:status_1\);
\PWM_S:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:status_5\);
\PWM_S:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_S:PWMUDB:pwm_i\,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_7316);
\PWM_S:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:pwm1_i_reg\);
\PWM_S:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:pwm2_i_reg\);
\PWM_S:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_S:PWMUDB:status_2\,
		clk=>\PWM_S:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_S:PWMUDB:tc_i_reg\);

END R_T_L;
