vlib work
vlog FIFO_design.v FIFO_testbench.sv
vsim -voptargs=+acc work.FIFO_tb
add wave *
add wave -position insertpoint  \
sim:/FIFO_tb/DUT/wr_ptr \
sim:/FIFO_tb/DUT/rd_ptr \
sim:/FIFO_tb/DUT/wr_ptr_sync1 \
sim:/FIFO_tb/DUT/rd_ptr_sync1 \
sim:/FIFO_tb/DUT/wr_ptr_gray \
sim:/FIFO_tb/DUT/rd_ptr_gray \
sim:/FIFO_tb/DUT/FIFO
run -all