//ptr->writeReg(0x10e0, 0x5782fc00, CAM_A);           //CAM.CAM_A.DMA.LCSO_BASE_ADDR
//ptr->writeReg(0x1004, 0x66082e9, CAM_A);            //CAM.CAM_A.DMA.CQ0I_BASE_ADDR
//ptr->writeReg(0x1020, 0x56afc600, CAM_A);           //CAM.CAM_A.DMA.IMGO_BASE_ADDR
//ptr->writeReg(0x1050, 0x52cce600, CAM_A);           //CAM.CAM_A.DMA.RRZO_BASE_ADDR
//ptr->writeReg(0x1080, 0x53577e00, CAM_A);           //CAM.CAM_A.DMA.AAO_BASE_ADDR
//ptr->writeReg(0x10b0, 0x556de400, CAM_A);           //CAM.CAM_A.DMA.AFO_BASE_ADDR
//ptr->writeReg(0x1110, 0x56824800, CAM_A);           //CAM.CAM_A.DMA.UFEO_BASE_ADDR
//ptr->writeReg(0x1140, 0x56919a00, CAM_A);           //CAM.CAM_A.DMA.PDO_BASE_ADDR
//ptr->writeReg(0x1170, 0x5784fc00, CAM_A);           //CAM.CAM_A.DMA.BPCI_BASE_ADDR
//ptr->writeReg(0x11a0, 0x302c6f3f, CAM_A);           //CAM.CAM_A.DMA.CACI_BASE_ADDR
//ptr->writeReg(0x11d0, 0x51bd4600, CAM_A);           //CAM.CAM_A.DMA.LSCI_BASE_ADDR
//ptr->writeReg(0x1200, 0xd6bdd578, CAM_A);           //CAM.CAM_A.DMA.LSC3I_BASE_ADDR
//ptr->writeReg(0x1230, 0x52b0fc00, CAM_A);           //CAM.CAM_A.DMA.PDI_BASE_ADDR
//ptr->writeReg(0x1260, 0x55edf200, CAM_A);           //CAM.CAM_A.DMA.PSO_BASE_ADDR
//ptr->writeReg(0x1290, 0x51fd2400, CAM_A);           //CAM.CAM_A.DMA.LMVO_BASE_ADDR
//ptr->writeReg(0x12c0, 0x57da5c00, CAM_A);           //CAM.CAM_A.DMA.FLKO_BASE_ADDR
//ptr->writeReg(0x12f0, 0x506caa00, CAM_A);           //CAM.CAM_A.DMA.RSSO_A_BASE_ADDR
//ptr->writeReg(0x1320, 0x51f8b200, CAM_A);           //CAM.CAM_A.DMA.UFGO_BASE_ADDR
//ptr->writeReg(0x1404, 0x526a4e00, CAM_A);           //CAM.CAM_A.DMA.IMGO_FH_BASE_ADDR
//ptr->writeReg(0x1408, 0x57cd4000, CAM_A);           //CAM.CAM_A.DMA.RRZO_FH_BASE_ADDR
//ptr->writeReg(0x140c, 0x56276000, CAM_A);           //CAM.CAM_A.DMA.AAO_FH_BASE_ADDR
//ptr->writeReg(0x1410, 0x5259d800, CAM_A);           //CAM.CAM_A.DMA.AFO_FH_BASE_ADDR
//ptr->writeReg(0x1414, 0x57055400, CAM_A);           //CAM.CAM_A.DMA.LCSO_FH_BASE_ADDR
//ptr->writeReg(0x1418, 0x52de8600, CAM_A);           //CAM.CAM_A.DMA.UFEO_FH_BASE_ADDR
//ptr->writeReg(0x141c, 0x57209c00, CAM_A);           //CAM.CAM_A.DMA.PDO_FH_BASE_ADDR
//ptr->writeReg(0x1420, 0x55255000, CAM_A);           //CAM.CAM_A.DMA.PSO_FH_BASE_ADDR
//ptr->writeReg(0x1424, 0x50edda00, CAM_A);           //CAM.CAM_A.DMA.LMVO_FH_BASE_ADDR
//ptr->writeReg(0x1428, 0x578cf000, CAM_A);           //CAM.CAM_A.DMA.FLKO_FH_BASE_ADDR
//ptr->writeReg(0x142c, 0x559ddc00, CAM_A);           //CAM.CAM_A.DMA.RSSO_A_FH_BASE_ADDR
//ptr->writeReg(0x1430, 0x53acc600, CAM_A);           //CAM.CAM_A.DMA.UFGO_FH_BASE_ADDR
ptr->writeReg(0x0198, 0x5453c600, CAM_A);           //CAM.CAM_A.CQ.THR0_BASEADDR
ptr->writeReg(0x019c, 0x4f8, CAM_A);                //CAM.CAM_A.CQ.THR0_DESC_SIZE
ptr->writeReg(0x0194, 0x11, CAM_A);                 //CAM.CAM_A.CQ.THR0_CTL
ptr->writeReg(0x118c, 0x1000000b, CAM_A);           //CAM.CAM_A.DMA.BPCI_CON
ptr->writeReg(0x11ec, 0x4000000d, CAM_A);           //CAM.CAM_A.DMA.LSCI_CON
ptr->writeReg(0x0190, 0x111, CAM_A);                //CAM.CAM_A.CQ.EN
ptr->writeReg(0x1018, 0xe9000000, CAM_A);           //CAM.CAM_A.DMA.SPECIAL_FUN_EN
ptr->writeReg(0x0234, 0x1002, CAM_A);               //CAM.CAM_A.TG.VF_CON (add from camsys_star_1.c)