\hypertarget{union__hw__enet__galr}{}\section{\+\_\+hw\+\_\+enet\+\_\+galr Union Reference}
\label{union__hw__enet__galr}\index{\+\_\+hw\+\_\+enet\+\_\+galr@{\+\_\+hw\+\_\+enet\+\_\+galr}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+G\+A\+LR -\/ Descriptor Group Lower Address Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__galr_1_1__hw__enet__galr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__galr_a4e28e16fc5a2a47d9694703879366a10}{}\label{union__hw__enet__galr_a4e28e16fc5a2a47d9694703879366a10}

\item 
struct \hyperlink{struct__hw__enet__galr_1_1__hw__enet__galr__bitfields}{\+\_\+hw\+\_\+enet\+\_\+galr\+::\+\_\+hw\+\_\+enet\+\_\+galr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__galr_a80ef91263281c8f6fab90fa4baba7c68}{}\label{union__hw__enet__galr_a80ef91263281c8f6fab90fa4baba7c68}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+G\+A\+LR -\/ Descriptor Group Lower Address Register (RW) 

Reset value\+: 0x00000000U

G\+A\+LR contains the lower 32 bits of the 64-\/bit hash table used in the address recognition process for receive frames with a multicast address. You must initialize this register. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
