// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/02/2019 15:57:32"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Arena_bitwise (
	Arena_result_sltOUT,
	Arena_buttonStart,
	Arena_opcode,
	Arena_a_sltIN,
	Arena_b_sltIN,
	Arena_result_sltuOUT,
	Arena_a_sltuIN,
	Arena_b_sltuIN,
	Arena_a_andIN,
	Arena_a_brlIN,
	Arena_a_brrIN,
	Arena_a_bslIN,
	Arena_a_bsrIN,
	Arena_a_notIN,
	Arena_a_orIN,
	Arena_a_xorIN,
	Arena_b_andIN,
	Arena_b_orIN,
	Arena_b_rlamt_brlIN,
	Arena_b_rramt_brrIN,
	Arena_b_slamt_bslIN,
	Arena_b_sramt_bsrIN,
	Arena_b_xorIN,
	Arena_b_xorIN63,
	Arena_b_xorIN64,
	Arena_b_xorIN65,
	Arena_b_xorIN66,
	Arena_b_xorIN67,
	Arena_b_xorIN68,
	Arena_ledOUT,
	Arena_button,
	Arena_result_andOUT,
	Arena_result_brrOUT,
	Arena_result_bslOUT,
	Arena_result_bsrOUT,
	Arena_result_orOUT,
	Arena_resultnotOUT,
	Arena_resultnotOUT18,
	Arena_resultnotOUT19,
	Arena_resultnotOUT20,
	Arena_resultnotOUT21,
	Arena_resultnotOUT22);
output 	Arena_result_sltOUT;
input 	Arena_buttonStart;
input 	[3:0] Arena_opcode;
output 	[5:0] Arena_a_sltIN;
output 	[5:0] Arena_b_sltIN;
output 	Arena_result_sltuOUT;
output 	[5:0] Arena_a_sltuIN;
output 	[5:0] Arena_b_sltuIN;
output 	[5:0] Arena_a_andIN;
output 	[5:0] Arena_a_brlIN;
output 	[5:0] Arena_a_brrIN;
output 	[5:0] Arena_a_bslIN;
output 	[5:0] Arena_a_bsrIN;
output 	[5:0] Arena_a_notIN;
output 	[5:0] Arena_a_orIN;
output 	[5:0] Arena_a_xorIN;
output 	[5:0] Arena_b_andIN;
output 	[5:0] Arena_b_orIN;
output 	[5:0] Arena_b_rlamt_brlIN;
output 	[5:0] Arena_b_rramt_brrIN;
output 	[5:0] Arena_b_slamt_bslIN;
output 	[5:0] Arena_b_sramt_bsrIN;
output 	[5:0] Arena_b_xorIN;
output 	[5:5] Arena_b_xorIN63;
output 	[4:4] Arena_b_xorIN64;
output 	[3:3] Arena_b_xorIN65;
output 	[2:2] Arena_b_xorIN66;
output 	[1:1] Arena_b_xorIN67;
output 	[0:0] Arena_b_xorIN68;
output 	[5:0] Arena_ledOUT;
input 	Arena_button;
output 	[5:0] Arena_result_andOUT;
output 	[5:0] Arena_result_brrOUT;
output 	[5:0] Arena_result_bslOUT;
output 	[5:0] Arena_result_bsrOUT;
output 	[5:0] Arena_result_orOUT;
output 	[5:0] Arena_resultnotOUT;
output 	[5:5] Arena_resultnotOUT18;
output 	[4:3] Arena_resultnotOUT19;
output 	[2:2] Arena_resultnotOUT20;
output 	[1:1] Arena_resultnotOUT21;
output 	[0:0] Arena_resultnotOUT22;

// Design Ports Information
// Arena_result_sltOUT	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltIN[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltIN[4]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltIN[3]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltIN[2]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltIN[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltIN[0]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltIN[5]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltIN[4]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltIN[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltIN[2]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltIN[1]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltIN[0]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_sltuOUT	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltuIN[5]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltuIN[4]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltuIN[3]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltuIN[2]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltuIN[1]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_sltuIN[0]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltuIN[5]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltuIN[4]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltuIN[3]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltuIN[2]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltuIN[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sltuIN[0]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_andIN[5]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_andIN[4]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_andIN[3]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_andIN[2]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_andIN[1]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_andIN[0]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brlIN[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brlIN[4]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brlIN[3]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brlIN[2]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brlIN[1]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brlIN[0]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brrIN[5]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brrIN[4]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brrIN[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brrIN[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brrIN[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_brrIN[0]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bslIN[5]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bslIN[4]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bslIN[3]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bslIN[2]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bslIN[1]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bslIN[0]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bsrIN[5]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bsrIN[4]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bsrIN[3]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bsrIN[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bsrIN[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_bsrIN[0]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_notIN[5]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_notIN[4]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_notIN[3]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_notIN[2]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_notIN[1]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_notIN[0]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_orIN[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_orIN[4]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_orIN[3]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_orIN[2]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_orIN[1]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_orIN[0]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_xorIN[5]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_xorIN[4]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_xorIN[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_xorIN[2]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_xorIN[1]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_a_xorIN[0]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_andIN[5]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_andIN[4]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_andIN[3]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_andIN[2]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_andIN[1]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_andIN[0]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_orIN[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_orIN[4]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_orIN[3]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_orIN[2]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_orIN[1]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_orIN[0]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rlamt_brlIN[5]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rlamt_brlIN[4]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rlamt_brlIN[3]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rlamt_brlIN[2]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rlamt_brlIN[1]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rlamt_brlIN[0]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rramt_brrIN[5]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rramt_brrIN[4]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rramt_brrIN[3]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rramt_brrIN[2]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rramt_brrIN[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_rramt_brrIN[0]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_slamt_bslIN[5]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_slamt_bslIN[4]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_slamt_bslIN[3]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_slamt_bslIN[2]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_slamt_bslIN[1]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_slamt_bslIN[0]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sramt_bsrIN[5]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sramt_bsrIN[4]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sramt_bsrIN[3]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sramt_bsrIN[2]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sramt_bsrIN[1]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_sramt_bsrIN[0]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN[5]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN[4]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN[3]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN[2]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN63[5]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN64[4]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN65[3]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN66[2]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN67[1]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_b_xorIN68[0]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ledOUT[5]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ledOUT[4]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ledOUT[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ledOUT[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ledOUT[1]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_ledOUT[0]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_button	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_result_andOUT[5]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_andOUT[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_andOUT[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_andOUT[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_andOUT[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_andOUT[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_brrOUT[5]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_brrOUT[4]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_brrOUT[3]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_brrOUT[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_brrOUT[1]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_brrOUT[0]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bslOUT[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bslOUT[4]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bslOUT[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bslOUT[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bslOUT[1]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bslOUT[0]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bsrOUT[5]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bsrOUT[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bsrOUT[3]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bsrOUT[2]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bsrOUT[1]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_bsrOUT[0]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_orOUT[5]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_orOUT[4]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_orOUT[3]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_orOUT[2]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_orOUT[1]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_result_orOUT[0]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT[5]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT[4]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT[0]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT18[5]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT19[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT19[3]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT20[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT21[1]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_resultnotOUT22[0]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Arena_opcode[3]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_opcode[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_opcode[1]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_opcode[0]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Arena_buttonStart	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;


// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_sltOUT~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_sltOUT));
// synopsys translate_off
defparam \Arena_result_sltOUT~I .input_async_reset = "none";
defparam \Arena_result_sltOUT~I .input_power_up = "low";
defparam \Arena_result_sltOUT~I .input_register_mode = "none";
defparam \Arena_result_sltOUT~I .input_sync_reset = "none";
defparam \Arena_result_sltOUT~I .oe_async_reset = "none";
defparam \Arena_result_sltOUT~I .oe_power_up = "low";
defparam \Arena_result_sltOUT~I .oe_register_mode = "none";
defparam \Arena_result_sltOUT~I .oe_sync_reset = "none";
defparam \Arena_result_sltOUT~I .operation_mode = "output";
defparam \Arena_result_sltOUT~I .output_async_reset = "none";
defparam \Arena_result_sltOUT~I .output_power_up = "low";
defparam \Arena_result_sltOUT~I .output_register_mode = "none";
defparam \Arena_result_sltOUT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltIN[5]));
// synopsys translate_off
defparam \Arena_a_sltIN[5]~I .input_async_reset = "none";
defparam \Arena_a_sltIN[5]~I .input_power_up = "low";
defparam \Arena_a_sltIN[5]~I .input_register_mode = "none";
defparam \Arena_a_sltIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_sltIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_sltIN[5]~I .oe_power_up = "low";
defparam \Arena_a_sltIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_sltIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_sltIN[5]~I .operation_mode = "output";
defparam \Arena_a_sltIN[5]~I .output_async_reset = "none";
defparam \Arena_a_sltIN[5]~I .output_power_up = "low";
defparam \Arena_a_sltIN[5]~I .output_register_mode = "none";
defparam \Arena_a_sltIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltIN[4]));
// synopsys translate_off
defparam \Arena_a_sltIN[4]~I .input_async_reset = "none";
defparam \Arena_a_sltIN[4]~I .input_power_up = "low";
defparam \Arena_a_sltIN[4]~I .input_register_mode = "none";
defparam \Arena_a_sltIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_sltIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_sltIN[4]~I .oe_power_up = "low";
defparam \Arena_a_sltIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_sltIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_sltIN[4]~I .operation_mode = "output";
defparam \Arena_a_sltIN[4]~I .output_async_reset = "none";
defparam \Arena_a_sltIN[4]~I .output_power_up = "low";
defparam \Arena_a_sltIN[4]~I .output_register_mode = "none";
defparam \Arena_a_sltIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltIN[3]));
// synopsys translate_off
defparam \Arena_a_sltIN[3]~I .input_async_reset = "none";
defparam \Arena_a_sltIN[3]~I .input_power_up = "low";
defparam \Arena_a_sltIN[3]~I .input_register_mode = "none";
defparam \Arena_a_sltIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_sltIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_sltIN[3]~I .oe_power_up = "low";
defparam \Arena_a_sltIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_sltIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_sltIN[3]~I .operation_mode = "output";
defparam \Arena_a_sltIN[3]~I .output_async_reset = "none";
defparam \Arena_a_sltIN[3]~I .output_power_up = "low";
defparam \Arena_a_sltIN[3]~I .output_register_mode = "none";
defparam \Arena_a_sltIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltIN[2]));
// synopsys translate_off
defparam \Arena_a_sltIN[2]~I .input_async_reset = "none";
defparam \Arena_a_sltIN[2]~I .input_power_up = "low";
defparam \Arena_a_sltIN[2]~I .input_register_mode = "none";
defparam \Arena_a_sltIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_sltIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_sltIN[2]~I .oe_power_up = "low";
defparam \Arena_a_sltIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_sltIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_sltIN[2]~I .operation_mode = "output";
defparam \Arena_a_sltIN[2]~I .output_async_reset = "none";
defparam \Arena_a_sltIN[2]~I .output_power_up = "low";
defparam \Arena_a_sltIN[2]~I .output_register_mode = "none";
defparam \Arena_a_sltIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltIN[1]));
// synopsys translate_off
defparam \Arena_a_sltIN[1]~I .input_async_reset = "none";
defparam \Arena_a_sltIN[1]~I .input_power_up = "low";
defparam \Arena_a_sltIN[1]~I .input_register_mode = "none";
defparam \Arena_a_sltIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_sltIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_sltIN[1]~I .oe_power_up = "low";
defparam \Arena_a_sltIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_sltIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_sltIN[1]~I .operation_mode = "output";
defparam \Arena_a_sltIN[1]~I .output_async_reset = "none";
defparam \Arena_a_sltIN[1]~I .output_power_up = "low";
defparam \Arena_a_sltIN[1]~I .output_register_mode = "none";
defparam \Arena_a_sltIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltIN[0]));
// synopsys translate_off
defparam \Arena_a_sltIN[0]~I .input_async_reset = "none";
defparam \Arena_a_sltIN[0]~I .input_power_up = "low";
defparam \Arena_a_sltIN[0]~I .input_register_mode = "none";
defparam \Arena_a_sltIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_sltIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_sltIN[0]~I .oe_power_up = "low";
defparam \Arena_a_sltIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_sltIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_sltIN[0]~I .operation_mode = "output";
defparam \Arena_a_sltIN[0]~I .output_async_reset = "none";
defparam \Arena_a_sltIN[0]~I .output_power_up = "low";
defparam \Arena_a_sltIN[0]~I .output_register_mode = "none";
defparam \Arena_a_sltIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltIN[5]));
// synopsys translate_off
defparam \Arena_b_sltIN[5]~I .input_async_reset = "none";
defparam \Arena_b_sltIN[5]~I .input_power_up = "low";
defparam \Arena_b_sltIN[5]~I .input_register_mode = "none";
defparam \Arena_b_sltIN[5]~I .input_sync_reset = "none";
defparam \Arena_b_sltIN[5]~I .oe_async_reset = "none";
defparam \Arena_b_sltIN[5]~I .oe_power_up = "low";
defparam \Arena_b_sltIN[5]~I .oe_register_mode = "none";
defparam \Arena_b_sltIN[5]~I .oe_sync_reset = "none";
defparam \Arena_b_sltIN[5]~I .operation_mode = "output";
defparam \Arena_b_sltIN[5]~I .output_async_reset = "none";
defparam \Arena_b_sltIN[5]~I .output_power_up = "low";
defparam \Arena_b_sltIN[5]~I .output_register_mode = "none";
defparam \Arena_b_sltIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltIN[4]));
// synopsys translate_off
defparam \Arena_b_sltIN[4]~I .input_async_reset = "none";
defparam \Arena_b_sltIN[4]~I .input_power_up = "low";
defparam \Arena_b_sltIN[4]~I .input_register_mode = "none";
defparam \Arena_b_sltIN[4]~I .input_sync_reset = "none";
defparam \Arena_b_sltIN[4]~I .oe_async_reset = "none";
defparam \Arena_b_sltIN[4]~I .oe_power_up = "low";
defparam \Arena_b_sltIN[4]~I .oe_register_mode = "none";
defparam \Arena_b_sltIN[4]~I .oe_sync_reset = "none";
defparam \Arena_b_sltIN[4]~I .operation_mode = "output";
defparam \Arena_b_sltIN[4]~I .output_async_reset = "none";
defparam \Arena_b_sltIN[4]~I .output_power_up = "low";
defparam \Arena_b_sltIN[4]~I .output_register_mode = "none";
defparam \Arena_b_sltIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltIN[3]));
// synopsys translate_off
defparam \Arena_b_sltIN[3]~I .input_async_reset = "none";
defparam \Arena_b_sltIN[3]~I .input_power_up = "low";
defparam \Arena_b_sltIN[3]~I .input_register_mode = "none";
defparam \Arena_b_sltIN[3]~I .input_sync_reset = "none";
defparam \Arena_b_sltIN[3]~I .oe_async_reset = "none";
defparam \Arena_b_sltIN[3]~I .oe_power_up = "low";
defparam \Arena_b_sltIN[3]~I .oe_register_mode = "none";
defparam \Arena_b_sltIN[3]~I .oe_sync_reset = "none";
defparam \Arena_b_sltIN[3]~I .operation_mode = "output";
defparam \Arena_b_sltIN[3]~I .output_async_reset = "none";
defparam \Arena_b_sltIN[3]~I .output_power_up = "low";
defparam \Arena_b_sltIN[3]~I .output_register_mode = "none";
defparam \Arena_b_sltIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltIN[2]));
// synopsys translate_off
defparam \Arena_b_sltIN[2]~I .input_async_reset = "none";
defparam \Arena_b_sltIN[2]~I .input_power_up = "low";
defparam \Arena_b_sltIN[2]~I .input_register_mode = "none";
defparam \Arena_b_sltIN[2]~I .input_sync_reset = "none";
defparam \Arena_b_sltIN[2]~I .oe_async_reset = "none";
defparam \Arena_b_sltIN[2]~I .oe_power_up = "low";
defparam \Arena_b_sltIN[2]~I .oe_register_mode = "none";
defparam \Arena_b_sltIN[2]~I .oe_sync_reset = "none";
defparam \Arena_b_sltIN[2]~I .operation_mode = "output";
defparam \Arena_b_sltIN[2]~I .output_async_reset = "none";
defparam \Arena_b_sltIN[2]~I .output_power_up = "low";
defparam \Arena_b_sltIN[2]~I .output_register_mode = "none";
defparam \Arena_b_sltIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltIN[1]));
// synopsys translate_off
defparam \Arena_b_sltIN[1]~I .input_async_reset = "none";
defparam \Arena_b_sltIN[1]~I .input_power_up = "low";
defparam \Arena_b_sltIN[1]~I .input_register_mode = "none";
defparam \Arena_b_sltIN[1]~I .input_sync_reset = "none";
defparam \Arena_b_sltIN[1]~I .oe_async_reset = "none";
defparam \Arena_b_sltIN[1]~I .oe_power_up = "low";
defparam \Arena_b_sltIN[1]~I .oe_register_mode = "none";
defparam \Arena_b_sltIN[1]~I .oe_sync_reset = "none";
defparam \Arena_b_sltIN[1]~I .operation_mode = "output";
defparam \Arena_b_sltIN[1]~I .output_async_reset = "none";
defparam \Arena_b_sltIN[1]~I .output_power_up = "low";
defparam \Arena_b_sltIN[1]~I .output_register_mode = "none";
defparam \Arena_b_sltIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltIN[0]));
// synopsys translate_off
defparam \Arena_b_sltIN[0]~I .input_async_reset = "none";
defparam \Arena_b_sltIN[0]~I .input_power_up = "low";
defparam \Arena_b_sltIN[0]~I .input_register_mode = "none";
defparam \Arena_b_sltIN[0]~I .input_sync_reset = "none";
defparam \Arena_b_sltIN[0]~I .oe_async_reset = "none";
defparam \Arena_b_sltIN[0]~I .oe_power_up = "low";
defparam \Arena_b_sltIN[0]~I .oe_register_mode = "none";
defparam \Arena_b_sltIN[0]~I .oe_sync_reset = "none";
defparam \Arena_b_sltIN[0]~I .operation_mode = "output";
defparam \Arena_b_sltIN[0]~I .output_async_reset = "none";
defparam \Arena_b_sltIN[0]~I .output_power_up = "low";
defparam \Arena_b_sltIN[0]~I .output_register_mode = "none";
defparam \Arena_b_sltIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_sltuOUT~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_sltuOUT));
// synopsys translate_off
defparam \Arena_result_sltuOUT~I .input_async_reset = "none";
defparam \Arena_result_sltuOUT~I .input_power_up = "low";
defparam \Arena_result_sltuOUT~I .input_register_mode = "none";
defparam \Arena_result_sltuOUT~I .input_sync_reset = "none";
defparam \Arena_result_sltuOUT~I .oe_async_reset = "none";
defparam \Arena_result_sltuOUT~I .oe_power_up = "low";
defparam \Arena_result_sltuOUT~I .oe_register_mode = "none";
defparam \Arena_result_sltuOUT~I .oe_sync_reset = "none";
defparam \Arena_result_sltuOUT~I .operation_mode = "output";
defparam \Arena_result_sltuOUT~I .output_async_reset = "none";
defparam \Arena_result_sltuOUT~I .output_power_up = "low";
defparam \Arena_result_sltuOUT~I .output_register_mode = "none";
defparam \Arena_result_sltuOUT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltuIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltuIN[5]));
// synopsys translate_off
defparam \Arena_a_sltuIN[5]~I .input_async_reset = "none";
defparam \Arena_a_sltuIN[5]~I .input_power_up = "low";
defparam \Arena_a_sltuIN[5]~I .input_register_mode = "none";
defparam \Arena_a_sltuIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_sltuIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_sltuIN[5]~I .oe_power_up = "low";
defparam \Arena_a_sltuIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_sltuIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_sltuIN[5]~I .operation_mode = "output";
defparam \Arena_a_sltuIN[5]~I .output_async_reset = "none";
defparam \Arena_a_sltuIN[5]~I .output_power_up = "low";
defparam \Arena_a_sltuIN[5]~I .output_register_mode = "none";
defparam \Arena_a_sltuIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltuIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltuIN[4]));
// synopsys translate_off
defparam \Arena_a_sltuIN[4]~I .input_async_reset = "none";
defparam \Arena_a_sltuIN[4]~I .input_power_up = "low";
defparam \Arena_a_sltuIN[4]~I .input_register_mode = "none";
defparam \Arena_a_sltuIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_sltuIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_sltuIN[4]~I .oe_power_up = "low";
defparam \Arena_a_sltuIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_sltuIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_sltuIN[4]~I .operation_mode = "output";
defparam \Arena_a_sltuIN[4]~I .output_async_reset = "none";
defparam \Arena_a_sltuIN[4]~I .output_power_up = "low";
defparam \Arena_a_sltuIN[4]~I .output_register_mode = "none";
defparam \Arena_a_sltuIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltuIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltuIN[3]));
// synopsys translate_off
defparam \Arena_a_sltuIN[3]~I .input_async_reset = "none";
defparam \Arena_a_sltuIN[3]~I .input_power_up = "low";
defparam \Arena_a_sltuIN[3]~I .input_register_mode = "none";
defparam \Arena_a_sltuIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_sltuIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_sltuIN[3]~I .oe_power_up = "low";
defparam \Arena_a_sltuIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_sltuIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_sltuIN[3]~I .operation_mode = "output";
defparam \Arena_a_sltuIN[3]~I .output_async_reset = "none";
defparam \Arena_a_sltuIN[3]~I .output_power_up = "low";
defparam \Arena_a_sltuIN[3]~I .output_register_mode = "none";
defparam \Arena_a_sltuIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltuIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltuIN[2]));
// synopsys translate_off
defparam \Arena_a_sltuIN[2]~I .input_async_reset = "none";
defparam \Arena_a_sltuIN[2]~I .input_power_up = "low";
defparam \Arena_a_sltuIN[2]~I .input_register_mode = "none";
defparam \Arena_a_sltuIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_sltuIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_sltuIN[2]~I .oe_power_up = "low";
defparam \Arena_a_sltuIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_sltuIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_sltuIN[2]~I .operation_mode = "output";
defparam \Arena_a_sltuIN[2]~I .output_async_reset = "none";
defparam \Arena_a_sltuIN[2]~I .output_power_up = "low";
defparam \Arena_a_sltuIN[2]~I .output_register_mode = "none";
defparam \Arena_a_sltuIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltuIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltuIN[1]));
// synopsys translate_off
defparam \Arena_a_sltuIN[1]~I .input_async_reset = "none";
defparam \Arena_a_sltuIN[1]~I .input_power_up = "low";
defparam \Arena_a_sltuIN[1]~I .input_register_mode = "none";
defparam \Arena_a_sltuIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_sltuIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_sltuIN[1]~I .oe_power_up = "low";
defparam \Arena_a_sltuIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_sltuIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_sltuIN[1]~I .operation_mode = "output";
defparam \Arena_a_sltuIN[1]~I .output_async_reset = "none";
defparam \Arena_a_sltuIN[1]~I .output_power_up = "low";
defparam \Arena_a_sltuIN[1]~I .output_register_mode = "none";
defparam \Arena_a_sltuIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_sltuIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_sltuIN[0]));
// synopsys translate_off
defparam \Arena_a_sltuIN[0]~I .input_async_reset = "none";
defparam \Arena_a_sltuIN[0]~I .input_power_up = "low";
defparam \Arena_a_sltuIN[0]~I .input_register_mode = "none";
defparam \Arena_a_sltuIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_sltuIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_sltuIN[0]~I .oe_power_up = "low";
defparam \Arena_a_sltuIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_sltuIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_sltuIN[0]~I .operation_mode = "output";
defparam \Arena_a_sltuIN[0]~I .output_async_reset = "none";
defparam \Arena_a_sltuIN[0]~I .output_power_up = "low";
defparam \Arena_a_sltuIN[0]~I .output_register_mode = "none";
defparam \Arena_a_sltuIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltuIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltuIN[5]));
// synopsys translate_off
defparam \Arena_b_sltuIN[5]~I .input_async_reset = "none";
defparam \Arena_b_sltuIN[5]~I .input_power_up = "low";
defparam \Arena_b_sltuIN[5]~I .input_register_mode = "none";
defparam \Arena_b_sltuIN[5]~I .input_sync_reset = "none";
defparam \Arena_b_sltuIN[5]~I .oe_async_reset = "none";
defparam \Arena_b_sltuIN[5]~I .oe_power_up = "low";
defparam \Arena_b_sltuIN[5]~I .oe_register_mode = "none";
defparam \Arena_b_sltuIN[5]~I .oe_sync_reset = "none";
defparam \Arena_b_sltuIN[5]~I .operation_mode = "output";
defparam \Arena_b_sltuIN[5]~I .output_async_reset = "none";
defparam \Arena_b_sltuIN[5]~I .output_power_up = "low";
defparam \Arena_b_sltuIN[5]~I .output_register_mode = "none";
defparam \Arena_b_sltuIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltuIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltuIN[4]));
// synopsys translate_off
defparam \Arena_b_sltuIN[4]~I .input_async_reset = "none";
defparam \Arena_b_sltuIN[4]~I .input_power_up = "low";
defparam \Arena_b_sltuIN[4]~I .input_register_mode = "none";
defparam \Arena_b_sltuIN[4]~I .input_sync_reset = "none";
defparam \Arena_b_sltuIN[4]~I .oe_async_reset = "none";
defparam \Arena_b_sltuIN[4]~I .oe_power_up = "low";
defparam \Arena_b_sltuIN[4]~I .oe_register_mode = "none";
defparam \Arena_b_sltuIN[4]~I .oe_sync_reset = "none";
defparam \Arena_b_sltuIN[4]~I .operation_mode = "output";
defparam \Arena_b_sltuIN[4]~I .output_async_reset = "none";
defparam \Arena_b_sltuIN[4]~I .output_power_up = "low";
defparam \Arena_b_sltuIN[4]~I .output_register_mode = "none";
defparam \Arena_b_sltuIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltuIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltuIN[3]));
// synopsys translate_off
defparam \Arena_b_sltuIN[3]~I .input_async_reset = "none";
defparam \Arena_b_sltuIN[3]~I .input_power_up = "low";
defparam \Arena_b_sltuIN[3]~I .input_register_mode = "none";
defparam \Arena_b_sltuIN[3]~I .input_sync_reset = "none";
defparam \Arena_b_sltuIN[3]~I .oe_async_reset = "none";
defparam \Arena_b_sltuIN[3]~I .oe_power_up = "low";
defparam \Arena_b_sltuIN[3]~I .oe_register_mode = "none";
defparam \Arena_b_sltuIN[3]~I .oe_sync_reset = "none";
defparam \Arena_b_sltuIN[3]~I .operation_mode = "output";
defparam \Arena_b_sltuIN[3]~I .output_async_reset = "none";
defparam \Arena_b_sltuIN[3]~I .output_power_up = "low";
defparam \Arena_b_sltuIN[3]~I .output_register_mode = "none";
defparam \Arena_b_sltuIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltuIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltuIN[2]));
// synopsys translate_off
defparam \Arena_b_sltuIN[2]~I .input_async_reset = "none";
defparam \Arena_b_sltuIN[2]~I .input_power_up = "low";
defparam \Arena_b_sltuIN[2]~I .input_register_mode = "none";
defparam \Arena_b_sltuIN[2]~I .input_sync_reset = "none";
defparam \Arena_b_sltuIN[2]~I .oe_async_reset = "none";
defparam \Arena_b_sltuIN[2]~I .oe_power_up = "low";
defparam \Arena_b_sltuIN[2]~I .oe_register_mode = "none";
defparam \Arena_b_sltuIN[2]~I .oe_sync_reset = "none";
defparam \Arena_b_sltuIN[2]~I .operation_mode = "output";
defparam \Arena_b_sltuIN[2]~I .output_async_reset = "none";
defparam \Arena_b_sltuIN[2]~I .output_power_up = "low";
defparam \Arena_b_sltuIN[2]~I .output_register_mode = "none";
defparam \Arena_b_sltuIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltuIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltuIN[1]));
// synopsys translate_off
defparam \Arena_b_sltuIN[1]~I .input_async_reset = "none";
defparam \Arena_b_sltuIN[1]~I .input_power_up = "low";
defparam \Arena_b_sltuIN[1]~I .input_register_mode = "none";
defparam \Arena_b_sltuIN[1]~I .input_sync_reset = "none";
defparam \Arena_b_sltuIN[1]~I .oe_async_reset = "none";
defparam \Arena_b_sltuIN[1]~I .oe_power_up = "low";
defparam \Arena_b_sltuIN[1]~I .oe_register_mode = "none";
defparam \Arena_b_sltuIN[1]~I .oe_sync_reset = "none";
defparam \Arena_b_sltuIN[1]~I .operation_mode = "output";
defparam \Arena_b_sltuIN[1]~I .output_async_reset = "none";
defparam \Arena_b_sltuIN[1]~I .output_power_up = "low";
defparam \Arena_b_sltuIN[1]~I .output_register_mode = "none";
defparam \Arena_b_sltuIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sltuIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sltuIN[0]));
// synopsys translate_off
defparam \Arena_b_sltuIN[0]~I .input_async_reset = "none";
defparam \Arena_b_sltuIN[0]~I .input_power_up = "low";
defparam \Arena_b_sltuIN[0]~I .input_register_mode = "none";
defparam \Arena_b_sltuIN[0]~I .input_sync_reset = "none";
defparam \Arena_b_sltuIN[0]~I .oe_async_reset = "none";
defparam \Arena_b_sltuIN[0]~I .oe_power_up = "low";
defparam \Arena_b_sltuIN[0]~I .oe_register_mode = "none";
defparam \Arena_b_sltuIN[0]~I .oe_sync_reset = "none";
defparam \Arena_b_sltuIN[0]~I .operation_mode = "output";
defparam \Arena_b_sltuIN[0]~I .output_async_reset = "none";
defparam \Arena_b_sltuIN[0]~I .output_power_up = "low";
defparam \Arena_b_sltuIN[0]~I .output_register_mode = "none";
defparam \Arena_b_sltuIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_andIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_andIN[5]));
// synopsys translate_off
defparam \Arena_a_andIN[5]~I .input_async_reset = "none";
defparam \Arena_a_andIN[5]~I .input_power_up = "low";
defparam \Arena_a_andIN[5]~I .input_register_mode = "none";
defparam \Arena_a_andIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_andIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_andIN[5]~I .oe_power_up = "low";
defparam \Arena_a_andIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_andIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_andIN[5]~I .operation_mode = "output";
defparam \Arena_a_andIN[5]~I .output_async_reset = "none";
defparam \Arena_a_andIN[5]~I .output_power_up = "low";
defparam \Arena_a_andIN[5]~I .output_register_mode = "none";
defparam \Arena_a_andIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_andIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_andIN[4]));
// synopsys translate_off
defparam \Arena_a_andIN[4]~I .input_async_reset = "none";
defparam \Arena_a_andIN[4]~I .input_power_up = "low";
defparam \Arena_a_andIN[4]~I .input_register_mode = "none";
defparam \Arena_a_andIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_andIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_andIN[4]~I .oe_power_up = "low";
defparam \Arena_a_andIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_andIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_andIN[4]~I .operation_mode = "output";
defparam \Arena_a_andIN[4]~I .output_async_reset = "none";
defparam \Arena_a_andIN[4]~I .output_power_up = "low";
defparam \Arena_a_andIN[4]~I .output_register_mode = "none";
defparam \Arena_a_andIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_andIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_andIN[3]));
// synopsys translate_off
defparam \Arena_a_andIN[3]~I .input_async_reset = "none";
defparam \Arena_a_andIN[3]~I .input_power_up = "low";
defparam \Arena_a_andIN[3]~I .input_register_mode = "none";
defparam \Arena_a_andIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_andIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_andIN[3]~I .oe_power_up = "low";
defparam \Arena_a_andIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_andIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_andIN[3]~I .operation_mode = "output";
defparam \Arena_a_andIN[3]~I .output_async_reset = "none";
defparam \Arena_a_andIN[3]~I .output_power_up = "low";
defparam \Arena_a_andIN[3]~I .output_register_mode = "none";
defparam \Arena_a_andIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_andIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_andIN[2]));
// synopsys translate_off
defparam \Arena_a_andIN[2]~I .input_async_reset = "none";
defparam \Arena_a_andIN[2]~I .input_power_up = "low";
defparam \Arena_a_andIN[2]~I .input_register_mode = "none";
defparam \Arena_a_andIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_andIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_andIN[2]~I .oe_power_up = "low";
defparam \Arena_a_andIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_andIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_andIN[2]~I .operation_mode = "output";
defparam \Arena_a_andIN[2]~I .output_async_reset = "none";
defparam \Arena_a_andIN[2]~I .output_power_up = "low";
defparam \Arena_a_andIN[2]~I .output_register_mode = "none";
defparam \Arena_a_andIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_andIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_andIN[1]));
// synopsys translate_off
defparam \Arena_a_andIN[1]~I .input_async_reset = "none";
defparam \Arena_a_andIN[1]~I .input_power_up = "low";
defparam \Arena_a_andIN[1]~I .input_register_mode = "none";
defparam \Arena_a_andIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_andIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_andIN[1]~I .oe_power_up = "low";
defparam \Arena_a_andIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_andIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_andIN[1]~I .operation_mode = "output";
defparam \Arena_a_andIN[1]~I .output_async_reset = "none";
defparam \Arena_a_andIN[1]~I .output_power_up = "low";
defparam \Arena_a_andIN[1]~I .output_register_mode = "none";
defparam \Arena_a_andIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_andIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_andIN[0]));
// synopsys translate_off
defparam \Arena_a_andIN[0]~I .input_async_reset = "none";
defparam \Arena_a_andIN[0]~I .input_power_up = "low";
defparam \Arena_a_andIN[0]~I .input_register_mode = "none";
defparam \Arena_a_andIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_andIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_andIN[0]~I .oe_power_up = "low";
defparam \Arena_a_andIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_andIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_andIN[0]~I .operation_mode = "output";
defparam \Arena_a_andIN[0]~I .output_async_reset = "none";
defparam \Arena_a_andIN[0]~I .output_power_up = "low";
defparam \Arena_a_andIN[0]~I .output_register_mode = "none";
defparam \Arena_a_andIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brlIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brlIN[5]));
// synopsys translate_off
defparam \Arena_a_brlIN[5]~I .input_async_reset = "none";
defparam \Arena_a_brlIN[5]~I .input_power_up = "low";
defparam \Arena_a_brlIN[5]~I .input_register_mode = "none";
defparam \Arena_a_brlIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_brlIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_brlIN[5]~I .oe_power_up = "low";
defparam \Arena_a_brlIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_brlIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_brlIN[5]~I .operation_mode = "output";
defparam \Arena_a_brlIN[5]~I .output_async_reset = "none";
defparam \Arena_a_brlIN[5]~I .output_power_up = "low";
defparam \Arena_a_brlIN[5]~I .output_register_mode = "none";
defparam \Arena_a_brlIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brlIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brlIN[4]));
// synopsys translate_off
defparam \Arena_a_brlIN[4]~I .input_async_reset = "none";
defparam \Arena_a_brlIN[4]~I .input_power_up = "low";
defparam \Arena_a_brlIN[4]~I .input_register_mode = "none";
defparam \Arena_a_brlIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_brlIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_brlIN[4]~I .oe_power_up = "low";
defparam \Arena_a_brlIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_brlIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_brlIN[4]~I .operation_mode = "output";
defparam \Arena_a_brlIN[4]~I .output_async_reset = "none";
defparam \Arena_a_brlIN[4]~I .output_power_up = "low";
defparam \Arena_a_brlIN[4]~I .output_register_mode = "none";
defparam \Arena_a_brlIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brlIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brlIN[3]));
// synopsys translate_off
defparam \Arena_a_brlIN[3]~I .input_async_reset = "none";
defparam \Arena_a_brlIN[3]~I .input_power_up = "low";
defparam \Arena_a_brlIN[3]~I .input_register_mode = "none";
defparam \Arena_a_brlIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_brlIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_brlIN[3]~I .oe_power_up = "low";
defparam \Arena_a_brlIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_brlIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_brlIN[3]~I .operation_mode = "output";
defparam \Arena_a_brlIN[3]~I .output_async_reset = "none";
defparam \Arena_a_brlIN[3]~I .output_power_up = "low";
defparam \Arena_a_brlIN[3]~I .output_register_mode = "none";
defparam \Arena_a_brlIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brlIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brlIN[2]));
// synopsys translate_off
defparam \Arena_a_brlIN[2]~I .input_async_reset = "none";
defparam \Arena_a_brlIN[2]~I .input_power_up = "low";
defparam \Arena_a_brlIN[2]~I .input_register_mode = "none";
defparam \Arena_a_brlIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_brlIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_brlIN[2]~I .oe_power_up = "low";
defparam \Arena_a_brlIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_brlIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_brlIN[2]~I .operation_mode = "output";
defparam \Arena_a_brlIN[2]~I .output_async_reset = "none";
defparam \Arena_a_brlIN[2]~I .output_power_up = "low";
defparam \Arena_a_brlIN[2]~I .output_register_mode = "none";
defparam \Arena_a_brlIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brlIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brlIN[1]));
// synopsys translate_off
defparam \Arena_a_brlIN[1]~I .input_async_reset = "none";
defparam \Arena_a_brlIN[1]~I .input_power_up = "low";
defparam \Arena_a_brlIN[1]~I .input_register_mode = "none";
defparam \Arena_a_brlIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_brlIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_brlIN[1]~I .oe_power_up = "low";
defparam \Arena_a_brlIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_brlIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_brlIN[1]~I .operation_mode = "output";
defparam \Arena_a_brlIN[1]~I .output_async_reset = "none";
defparam \Arena_a_brlIN[1]~I .output_power_up = "low";
defparam \Arena_a_brlIN[1]~I .output_register_mode = "none";
defparam \Arena_a_brlIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brlIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brlIN[0]));
// synopsys translate_off
defparam \Arena_a_brlIN[0]~I .input_async_reset = "none";
defparam \Arena_a_brlIN[0]~I .input_power_up = "low";
defparam \Arena_a_brlIN[0]~I .input_register_mode = "none";
defparam \Arena_a_brlIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_brlIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_brlIN[0]~I .oe_power_up = "low";
defparam \Arena_a_brlIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_brlIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_brlIN[0]~I .operation_mode = "output";
defparam \Arena_a_brlIN[0]~I .output_async_reset = "none";
defparam \Arena_a_brlIN[0]~I .output_power_up = "low";
defparam \Arena_a_brlIN[0]~I .output_register_mode = "none";
defparam \Arena_a_brlIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brrIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brrIN[5]));
// synopsys translate_off
defparam \Arena_a_brrIN[5]~I .input_async_reset = "none";
defparam \Arena_a_brrIN[5]~I .input_power_up = "low";
defparam \Arena_a_brrIN[5]~I .input_register_mode = "none";
defparam \Arena_a_brrIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_brrIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_brrIN[5]~I .oe_power_up = "low";
defparam \Arena_a_brrIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_brrIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_brrIN[5]~I .operation_mode = "output";
defparam \Arena_a_brrIN[5]~I .output_async_reset = "none";
defparam \Arena_a_brrIN[5]~I .output_power_up = "low";
defparam \Arena_a_brrIN[5]~I .output_register_mode = "none";
defparam \Arena_a_brrIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brrIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brrIN[4]));
// synopsys translate_off
defparam \Arena_a_brrIN[4]~I .input_async_reset = "none";
defparam \Arena_a_brrIN[4]~I .input_power_up = "low";
defparam \Arena_a_brrIN[4]~I .input_register_mode = "none";
defparam \Arena_a_brrIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_brrIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_brrIN[4]~I .oe_power_up = "low";
defparam \Arena_a_brrIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_brrIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_brrIN[4]~I .operation_mode = "output";
defparam \Arena_a_brrIN[4]~I .output_async_reset = "none";
defparam \Arena_a_brrIN[4]~I .output_power_up = "low";
defparam \Arena_a_brrIN[4]~I .output_register_mode = "none";
defparam \Arena_a_brrIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brrIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brrIN[3]));
// synopsys translate_off
defparam \Arena_a_brrIN[3]~I .input_async_reset = "none";
defparam \Arena_a_brrIN[3]~I .input_power_up = "low";
defparam \Arena_a_brrIN[3]~I .input_register_mode = "none";
defparam \Arena_a_brrIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_brrIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_brrIN[3]~I .oe_power_up = "low";
defparam \Arena_a_brrIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_brrIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_brrIN[3]~I .operation_mode = "output";
defparam \Arena_a_brrIN[3]~I .output_async_reset = "none";
defparam \Arena_a_brrIN[3]~I .output_power_up = "low";
defparam \Arena_a_brrIN[3]~I .output_register_mode = "none";
defparam \Arena_a_brrIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brrIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brrIN[2]));
// synopsys translate_off
defparam \Arena_a_brrIN[2]~I .input_async_reset = "none";
defparam \Arena_a_brrIN[2]~I .input_power_up = "low";
defparam \Arena_a_brrIN[2]~I .input_register_mode = "none";
defparam \Arena_a_brrIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_brrIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_brrIN[2]~I .oe_power_up = "low";
defparam \Arena_a_brrIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_brrIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_brrIN[2]~I .operation_mode = "output";
defparam \Arena_a_brrIN[2]~I .output_async_reset = "none";
defparam \Arena_a_brrIN[2]~I .output_power_up = "low";
defparam \Arena_a_brrIN[2]~I .output_register_mode = "none";
defparam \Arena_a_brrIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brrIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brrIN[1]));
// synopsys translate_off
defparam \Arena_a_brrIN[1]~I .input_async_reset = "none";
defparam \Arena_a_brrIN[1]~I .input_power_up = "low";
defparam \Arena_a_brrIN[1]~I .input_register_mode = "none";
defparam \Arena_a_brrIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_brrIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_brrIN[1]~I .oe_power_up = "low";
defparam \Arena_a_brrIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_brrIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_brrIN[1]~I .operation_mode = "output";
defparam \Arena_a_brrIN[1]~I .output_async_reset = "none";
defparam \Arena_a_brrIN[1]~I .output_power_up = "low";
defparam \Arena_a_brrIN[1]~I .output_register_mode = "none";
defparam \Arena_a_brrIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_brrIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_brrIN[0]));
// synopsys translate_off
defparam \Arena_a_brrIN[0]~I .input_async_reset = "none";
defparam \Arena_a_brrIN[0]~I .input_power_up = "low";
defparam \Arena_a_brrIN[0]~I .input_register_mode = "none";
defparam \Arena_a_brrIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_brrIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_brrIN[0]~I .oe_power_up = "low";
defparam \Arena_a_brrIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_brrIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_brrIN[0]~I .operation_mode = "output";
defparam \Arena_a_brrIN[0]~I .output_async_reset = "none";
defparam \Arena_a_brrIN[0]~I .output_power_up = "low";
defparam \Arena_a_brrIN[0]~I .output_register_mode = "none";
defparam \Arena_a_brrIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bslIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bslIN[5]));
// synopsys translate_off
defparam \Arena_a_bslIN[5]~I .input_async_reset = "none";
defparam \Arena_a_bslIN[5]~I .input_power_up = "low";
defparam \Arena_a_bslIN[5]~I .input_register_mode = "none";
defparam \Arena_a_bslIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_bslIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_bslIN[5]~I .oe_power_up = "low";
defparam \Arena_a_bslIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_bslIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_bslIN[5]~I .operation_mode = "output";
defparam \Arena_a_bslIN[5]~I .output_async_reset = "none";
defparam \Arena_a_bslIN[5]~I .output_power_up = "low";
defparam \Arena_a_bslIN[5]~I .output_register_mode = "none";
defparam \Arena_a_bslIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bslIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bslIN[4]));
// synopsys translate_off
defparam \Arena_a_bslIN[4]~I .input_async_reset = "none";
defparam \Arena_a_bslIN[4]~I .input_power_up = "low";
defparam \Arena_a_bslIN[4]~I .input_register_mode = "none";
defparam \Arena_a_bslIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_bslIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_bslIN[4]~I .oe_power_up = "low";
defparam \Arena_a_bslIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_bslIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_bslIN[4]~I .operation_mode = "output";
defparam \Arena_a_bslIN[4]~I .output_async_reset = "none";
defparam \Arena_a_bslIN[4]~I .output_power_up = "low";
defparam \Arena_a_bslIN[4]~I .output_register_mode = "none";
defparam \Arena_a_bslIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bslIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bslIN[3]));
// synopsys translate_off
defparam \Arena_a_bslIN[3]~I .input_async_reset = "none";
defparam \Arena_a_bslIN[3]~I .input_power_up = "low";
defparam \Arena_a_bslIN[3]~I .input_register_mode = "none";
defparam \Arena_a_bslIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_bslIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_bslIN[3]~I .oe_power_up = "low";
defparam \Arena_a_bslIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_bslIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_bslIN[3]~I .operation_mode = "output";
defparam \Arena_a_bslIN[3]~I .output_async_reset = "none";
defparam \Arena_a_bslIN[3]~I .output_power_up = "low";
defparam \Arena_a_bslIN[3]~I .output_register_mode = "none";
defparam \Arena_a_bslIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bslIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bslIN[2]));
// synopsys translate_off
defparam \Arena_a_bslIN[2]~I .input_async_reset = "none";
defparam \Arena_a_bslIN[2]~I .input_power_up = "low";
defparam \Arena_a_bslIN[2]~I .input_register_mode = "none";
defparam \Arena_a_bslIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_bslIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_bslIN[2]~I .oe_power_up = "low";
defparam \Arena_a_bslIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_bslIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_bslIN[2]~I .operation_mode = "output";
defparam \Arena_a_bslIN[2]~I .output_async_reset = "none";
defparam \Arena_a_bslIN[2]~I .output_power_up = "low";
defparam \Arena_a_bslIN[2]~I .output_register_mode = "none";
defparam \Arena_a_bslIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bslIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bslIN[1]));
// synopsys translate_off
defparam \Arena_a_bslIN[1]~I .input_async_reset = "none";
defparam \Arena_a_bslIN[1]~I .input_power_up = "low";
defparam \Arena_a_bslIN[1]~I .input_register_mode = "none";
defparam \Arena_a_bslIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_bslIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_bslIN[1]~I .oe_power_up = "low";
defparam \Arena_a_bslIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_bslIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_bslIN[1]~I .operation_mode = "output";
defparam \Arena_a_bslIN[1]~I .output_async_reset = "none";
defparam \Arena_a_bslIN[1]~I .output_power_up = "low";
defparam \Arena_a_bslIN[1]~I .output_register_mode = "none";
defparam \Arena_a_bslIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bslIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bslIN[0]));
// synopsys translate_off
defparam \Arena_a_bslIN[0]~I .input_async_reset = "none";
defparam \Arena_a_bslIN[0]~I .input_power_up = "low";
defparam \Arena_a_bslIN[0]~I .input_register_mode = "none";
defparam \Arena_a_bslIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_bslIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_bslIN[0]~I .oe_power_up = "low";
defparam \Arena_a_bslIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_bslIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_bslIN[0]~I .operation_mode = "output";
defparam \Arena_a_bslIN[0]~I .output_async_reset = "none";
defparam \Arena_a_bslIN[0]~I .output_power_up = "low";
defparam \Arena_a_bslIN[0]~I .output_register_mode = "none";
defparam \Arena_a_bslIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bsrIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bsrIN[5]));
// synopsys translate_off
defparam \Arena_a_bsrIN[5]~I .input_async_reset = "none";
defparam \Arena_a_bsrIN[5]~I .input_power_up = "low";
defparam \Arena_a_bsrIN[5]~I .input_register_mode = "none";
defparam \Arena_a_bsrIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_bsrIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_bsrIN[5]~I .oe_power_up = "low";
defparam \Arena_a_bsrIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_bsrIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_bsrIN[5]~I .operation_mode = "output";
defparam \Arena_a_bsrIN[5]~I .output_async_reset = "none";
defparam \Arena_a_bsrIN[5]~I .output_power_up = "low";
defparam \Arena_a_bsrIN[5]~I .output_register_mode = "none";
defparam \Arena_a_bsrIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bsrIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bsrIN[4]));
// synopsys translate_off
defparam \Arena_a_bsrIN[4]~I .input_async_reset = "none";
defparam \Arena_a_bsrIN[4]~I .input_power_up = "low";
defparam \Arena_a_bsrIN[4]~I .input_register_mode = "none";
defparam \Arena_a_bsrIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_bsrIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_bsrIN[4]~I .oe_power_up = "low";
defparam \Arena_a_bsrIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_bsrIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_bsrIN[4]~I .operation_mode = "output";
defparam \Arena_a_bsrIN[4]~I .output_async_reset = "none";
defparam \Arena_a_bsrIN[4]~I .output_power_up = "low";
defparam \Arena_a_bsrIN[4]~I .output_register_mode = "none";
defparam \Arena_a_bsrIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bsrIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bsrIN[3]));
// synopsys translate_off
defparam \Arena_a_bsrIN[3]~I .input_async_reset = "none";
defparam \Arena_a_bsrIN[3]~I .input_power_up = "low";
defparam \Arena_a_bsrIN[3]~I .input_register_mode = "none";
defparam \Arena_a_bsrIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_bsrIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_bsrIN[3]~I .oe_power_up = "low";
defparam \Arena_a_bsrIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_bsrIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_bsrIN[3]~I .operation_mode = "output";
defparam \Arena_a_bsrIN[3]~I .output_async_reset = "none";
defparam \Arena_a_bsrIN[3]~I .output_power_up = "low";
defparam \Arena_a_bsrIN[3]~I .output_register_mode = "none";
defparam \Arena_a_bsrIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bsrIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bsrIN[2]));
// synopsys translate_off
defparam \Arena_a_bsrIN[2]~I .input_async_reset = "none";
defparam \Arena_a_bsrIN[2]~I .input_power_up = "low";
defparam \Arena_a_bsrIN[2]~I .input_register_mode = "none";
defparam \Arena_a_bsrIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_bsrIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_bsrIN[2]~I .oe_power_up = "low";
defparam \Arena_a_bsrIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_bsrIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_bsrIN[2]~I .operation_mode = "output";
defparam \Arena_a_bsrIN[2]~I .output_async_reset = "none";
defparam \Arena_a_bsrIN[2]~I .output_power_up = "low";
defparam \Arena_a_bsrIN[2]~I .output_register_mode = "none";
defparam \Arena_a_bsrIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bsrIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bsrIN[1]));
// synopsys translate_off
defparam \Arena_a_bsrIN[1]~I .input_async_reset = "none";
defparam \Arena_a_bsrIN[1]~I .input_power_up = "low";
defparam \Arena_a_bsrIN[1]~I .input_register_mode = "none";
defparam \Arena_a_bsrIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_bsrIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_bsrIN[1]~I .oe_power_up = "low";
defparam \Arena_a_bsrIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_bsrIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_bsrIN[1]~I .operation_mode = "output";
defparam \Arena_a_bsrIN[1]~I .output_async_reset = "none";
defparam \Arena_a_bsrIN[1]~I .output_power_up = "low";
defparam \Arena_a_bsrIN[1]~I .output_register_mode = "none";
defparam \Arena_a_bsrIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_bsrIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_bsrIN[0]));
// synopsys translate_off
defparam \Arena_a_bsrIN[0]~I .input_async_reset = "none";
defparam \Arena_a_bsrIN[0]~I .input_power_up = "low";
defparam \Arena_a_bsrIN[0]~I .input_register_mode = "none";
defparam \Arena_a_bsrIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_bsrIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_bsrIN[0]~I .oe_power_up = "low";
defparam \Arena_a_bsrIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_bsrIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_bsrIN[0]~I .operation_mode = "output";
defparam \Arena_a_bsrIN[0]~I .output_async_reset = "none";
defparam \Arena_a_bsrIN[0]~I .output_power_up = "low";
defparam \Arena_a_bsrIN[0]~I .output_register_mode = "none";
defparam \Arena_a_bsrIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_notIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_notIN[5]));
// synopsys translate_off
defparam \Arena_a_notIN[5]~I .input_async_reset = "none";
defparam \Arena_a_notIN[5]~I .input_power_up = "low";
defparam \Arena_a_notIN[5]~I .input_register_mode = "none";
defparam \Arena_a_notIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_notIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_notIN[5]~I .oe_power_up = "low";
defparam \Arena_a_notIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_notIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_notIN[5]~I .operation_mode = "output";
defparam \Arena_a_notIN[5]~I .output_async_reset = "none";
defparam \Arena_a_notIN[5]~I .output_power_up = "low";
defparam \Arena_a_notIN[5]~I .output_register_mode = "none";
defparam \Arena_a_notIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_notIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_notIN[4]));
// synopsys translate_off
defparam \Arena_a_notIN[4]~I .input_async_reset = "none";
defparam \Arena_a_notIN[4]~I .input_power_up = "low";
defparam \Arena_a_notIN[4]~I .input_register_mode = "none";
defparam \Arena_a_notIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_notIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_notIN[4]~I .oe_power_up = "low";
defparam \Arena_a_notIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_notIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_notIN[4]~I .operation_mode = "output";
defparam \Arena_a_notIN[4]~I .output_async_reset = "none";
defparam \Arena_a_notIN[4]~I .output_power_up = "low";
defparam \Arena_a_notIN[4]~I .output_register_mode = "none";
defparam \Arena_a_notIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_notIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_notIN[3]));
// synopsys translate_off
defparam \Arena_a_notIN[3]~I .input_async_reset = "none";
defparam \Arena_a_notIN[3]~I .input_power_up = "low";
defparam \Arena_a_notIN[3]~I .input_register_mode = "none";
defparam \Arena_a_notIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_notIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_notIN[3]~I .oe_power_up = "low";
defparam \Arena_a_notIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_notIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_notIN[3]~I .operation_mode = "output";
defparam \Arena_a_notIN[3]~I .output_async_reset = "none";
defparam \Arena_a_notIN[3]~I .output_power_up = "low";
defparam \Arena_a_notIN[3]~I .output_register_mode = "none";
defparam \Arena_a_notIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_notIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_notIN[2]));
// synopsys translate_off
defparam \Arena_a_notIN[2]~I .input_async_reset = "none";
defparam \Arena_a_notIN[2]~I .input_power_up = "low";
defparam \Arena_a_notIN[2]~I .input_register_mode = "none";
defparam \Arena_a_notIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_notIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_notIN[2]~I .oe_power_up = "low";
defparam \Arena_a_notIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_notIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_notIN[2]~I .operation_mode = "output";
defparam \Arena_a_notIN[2]~I .output_async_reset = "none";
defparam \Arena_a_notIN[2]~I .output_power_up = "low";
defparam \Arena_a_notIN[2]~I .output_register_mode = "none";
defparam \Arena_a_notIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_notIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_notIN[1]));
// synopsys translate_off
defparam \Arena_a_notIN[1]~I .input_async_reset = "none";
defparam \Arena_a_notIN[1]~I .input_power_up = "low";
defparam \Arena_a_notIN[1]~I .input_register_mode = "none";
defparam \Arena_a_notIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_notIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_notIN[1]~I .oe_power_up = "low";
defparam \Arena_a_notIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_notIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_notIN[1]~I .operation_mode = "output";
defparam \Arena_a_notIN[1]~I .output_async_reset = "none";
defparam \Arena_a_notIN[1]~I .output_power_up = "low";
defparam \Arena_a_notIN[1]~I .output_register_mode = "none";
defparam \Arena_a_notIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_notIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_notIN[0]));
// synopsys translate_off
defparam \Arena_a_notIN[0]~I .input_async_reset = "none";
defparam \Arena_a_notIN[0]~I .input_power_up = "low";
defparam \Arena_a_notIN[0]~I .input_register_mode = "none";
defparam \Arena_a_notIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_notIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_notIN[0]~I .oe_power_up = "low";
defparam \Arena_a_notIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_notIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_notIN[0]~I .operation_mode = "output";
defparam \Arena_a_notIN[0]~I .output_async_reset = "none";
defparam \Arena_a_notIN[0]~I .output_power_up = "low";
defparam \Arena_a_notIN[0]~I .output_register_mode = "none";
defparam \Arena_a_notIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_orIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_orIN[5]));
// synopsys translate_off
defparam \Arena_a_orIN[5]~I .input_async_reset = "none";
defparam \Arena_a_orIN[5]~I .input_power_up = "low";
defparam \Arena_a_orIN[5]~I .input_register_mode = "none";
defparam \Arena_a_orIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_orIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_orIN[5]~I .oe_power_up = "low";
defparam \Arena_a_orIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_orIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_orIN[5]~I .operation_mode = "output";
defparam \Arena_a_orIN[5]~I .output_async_reset = "none";
defparam \Arena_a_orIN[5]~I .output_power_up = "low";
defparam \Arena_a_orIN[5]~I .output_register_mode = "none";
defparam \Arena_a_orIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_orIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_orIN[4]));
// synopsys translate_off
defparam \Arena_a_orIN[4]~I .input_async_reset = "none";
defparam \Arena_a_orIN[4]~I .input_power_up = "low";
defparam \Arena_a_orIN[4]~I .input_register_mode = "none";
defparam \Arena_a_orIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_orIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_orIN[4]~I .oe_power_up = "low";
defparam \Arena_a_orIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_orIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_orIN[4]~I .operation_mode = "output";
defparam \Arena_a_orIN[4]~I .output_async_reset = "none";
defparam \Arena_a_orIN[4]~I .output_power_up = "low";
defparam \Arena_a_orIN[4]~I .output_register_mode = "none";
defparam \Arena_a_orIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_orIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_orIN[3]));
// synopsys translate_off
defparam \Arena_a_orIN[3]~I .input_async_reset = "none";
defparam \Arena_a_orIN[3]~I .input_power_up = "low";
defparam \Arena_a_orIN[3]~I .input_register_mode = "none";
defparam \Arena_a_orIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_orIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_orIN[3]~I .oe_power_up = "low";
defparam \Arena_a_orIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_orIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_orIN[3]~I .operation_mode = "output";
defparam \Arena_a_orIN[3]~I .output_async_reset = "none";
defparam \Arena_a_orIN[3]~I .output_power_up = "low";
defparam \Arena_a_orIN[3]~I .output_register_mode = "none";
defparam \Arena_a_orIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_orIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_orIN[2]));
// synopsys translate_off
defparam \Arena_a_orIN[2]~I .input_async_reset = "none";
defparam \Arena_a_orIN[2]~I .input_power_up = "low";
defparam \Arena_a_orIN[2]~I .input_register_mode = "none";
defparam \Arena_a_orIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_orIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_orIN[2]~I .oe_power_up = "low";
defparam \Arena_a_orIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_orIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_orIN[2]~I .operation_mode = "output";
defparam \Arena_a_orIN[2]~I .output_async_reset = "none";
defparam \Arena_a_orIN[2]~I .output_power_up = "low";
defparam \Arena_a_orIN[2]~I .output_register_mode = "none";
defparam \Arena_a_orIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_orIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_orIN[1]));
// synopsys translate_off
defparam \Arena_a_orIN[1]~I .input_async_reset = "none";
defparam \Arena_a_orIN[1]~I .input_power_up = "low";
defparam \Arena_a_orIN[1]~I .input_register_mode = "none";
defparam \Arena_a_orIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_orIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_orIN[1]~I .oe_power_up = "low";
defparam \Arena_a_orIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_orIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_orIN[1]~I .operation_mode = "output";
defparam \Arena_a_orIN[1]~I .output_async_reset = "none";
defparam \Arena_a_orIN[1]~I .output_power_up = "low";
defparam \Arena_a_orIN[1]~I .output_register_mode = "none";
defparam \Arena_a_orIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_orIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_orIN[0]));
// synopsys translate_off
defparam \Arena_a_orIN[0]~I .input_async_reset = "none";
defparam \Arena_a_orIN[0]~I .input_power_up = "low";
defparam \Arena_a_orIN[0]~I .input_register_mode = "none";
defparam \Arena_a_orIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_orIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_orIN[0]~I .oe_power_up = "low";
defparam \Arena_a_orIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_orIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_orIN[0]~I .operation_mode = "output";
defparam \Arena_a_orIN[0]~I .output_async_reset = "none";
defparam \Arena_a_orIN[0]~I .output_power_up = "low";
defparam \Arena_a_orIN[0]~I .output_register_mode = "none";
defparam \Arena_a_orIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_xorIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_xorIN[5]));
// synopsys translate_off
defparam \Arena_a_xorIN[5]~I .input_async_reset = "none";
defparam \Arena_a_xorIN[5]~I .input_power_up = "low";
defparam \Arena_a_xorIN[5]~I .input_register_mode = "none";
defparam \Arena_a_xorIN[5]~I .input_sync_reset = "none";
defparam \Arena_a_xorIN[5]~I .oe_async_reset = "none";
defparam \Arena_a_xorIN[5]~I .oe_power_up = "low";
defparam \Arena_a_xorIN[5]~I .oe_register_mode = "none";
defparam \Arena_a_xorIN[5]~I .oe_sync_reset = "none";
defparam \Arena_a_xorIN[5]~I .operation_mode = "output";
defparam \Arena_a_xorIN[5]~I .output_async_reset = "none";
defparam \Arena_a_xorIN[5]~I .output_power_up = "low";
defparam \Arena_a_xorIN[5]~I .output_register_mode = "none";
defparam \Arena_a_xorIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_xorIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_xorIN[4]));
// synopsys translate_off
defparam \Arena_a_xorIN[4]~I .input_async_reset = "none";
defparam \Arena_a_xorIN[4]~I .input_power_up = "low";
defparam \Arena_a_xorIN[4]~I .input_register_mode = "none";
defparam \Arena_a_xorIN[4]~I .input_sync_reset = "none";
defparam \Arena_a_xorIN[4]~I .oe_async_reset = "none";
defparam \Arena_a_xorIN[4]~I .oe_power_up = "low";
defparam \Arena_a_xorIN[4]~I .oe_register_mode = "none";
defparam \Arena_a_xorIN[4]~I .oe_sync_reset = "none";
defparam \Arena_a_xorIN[4]~I .operation_mode = "output";
defparam \Arena_a_xorIN[4]~I .output_async_reset = "none";
defparam \Arena_a_xorIN[4]~I .output_power_up = "low";
defparam \Arena_a_xorIN[4]~I .output_register_mode = "none";
defparam \Arena_a_xorIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_xorIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_xorIN[3]));
// synopsys translate_off
defparam \Arena_a_xorIN[3]~I .input_async_reset = "none";
defparam \Arena_a_xorIN[3]~I .input_power_up = "low";
defparam \Arena_a_xorIN[3]~I .input_register_mode = "none";
defparam \Arena_a_xorIN[3]~I .input_sync_reset = "none";
defparam \Arena_a_xorIN[3]~I .oe_async_reset = "none";
defparam \Arena_a_xorIN[3]~I .oe_power_up = "low";
defparam \Arena_a_xorIN[3]~I .oe_register_mode = "none";
defparam \Arena_a_xorIN[3]~I .oe_sync_reset = "none";
defparam \Arena_a_xorIN[3]~I .operation_mode = "output";
defparam \Arena_a_xorIN[3]~I .output_async_reset = "none";
defparam \Arena_a_xorIN[3]~I .output_power_up = "low";
defparam \Arena_a_xorIN[3]~I .output_register_mode = "none";
defparam \Arena_a_xorIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_xorIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_xorIN[2]));
// synopsys translate_off
defparam \Arena_a_xorIN[2]~I .input_async_reset = "none";
defparam \Arena_a_xorIN[2]~I .input_power_up = "low";
defparam \Arena_a_xorIN[2]~I .input_register_mode = "none";
defparam \Arena_a_xorIN[2]~I .input_sync_reset = "none";
defparam \Arena_a_xorIN[2]~I .oe_async_reset = "none";
defparam \Arena_a_xorIN[2]~I .oe_power_up = "low";
defparam \Arena_a_xorIN[2]~I .oe_register_mode = "none";
defparam \Arena_a_xorIN[2]~I .oe_sync_reset = "none";
defparam \Arena_a_xorIN[2]~I .operation_mode = "output";
defparam \Arena_a_xorIN[2]~I .output_async_reset = "none";
defparam \Arena_a_xorIN[2]~I .output_power_up = "low";
defparam \Arena_a_xorIN[2]~I .output_register_mode = "none";
defparam \Arena_a_xorIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_xorIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_xorIN[1]));
// synopsys translate_off
defparam \Arena_a_xorIN[1]~I .input_async_reset = "none";
defparam \Arena_a_xorIN[1]~I .input_power_up = "low";
defparam \Arena_a_xorIN[1]~I .input_register_mode = "none";
defparam \Arena_a_xorIN[1]~I .input_sync_reset = "none";
defparam \Arena_a_xorIN[1]~I .oe_async_reset = "none";
defparam \Arena_a_xorIN[1]~I .oe_power_up = "low";
defparam \Arena_a_xorIN[1]~I .oe_register_mode = "none";
defparam \Arena_a_xorIN[1]~I .oe_sync_reset = "none";
defparam \Arena_a_xorIN[1]~I .operation_mode = "output";
defparam \Arena_a_xorIN[1]~I .output_async_reset = "none";
defparam \Arena_a_xorIN[1]~I .output_power_up = "low";
defparam \Arena_a_xorIN[1]~I .output_register_mode = "none";
defparam \Arena_a_xorIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_a_xorIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_a_xorIN[0]));
// synopsys translate_off
defparam \Arena_a_xorIN[0]~I .input_async_reset = "none";
defparam \Arena_a_xorIN[0]~I .input_power_up = "low";
defparam \Arena_a_xorIN[0]~I .input_register_mode = "none";
defparam \Arena_a_xorIN[0]~I .input_sync_reset = "none";
defparam \Arena_a_xorIN[0]~I .oe_async_reset = "none";
defparam \Arena_a_xorIN[0]~I .oe_power_up = "low";
defparam \Arena_a_xorIN[0]~I .oe_register_mode = "none";
defparam \Arena_a_xorIN[0]~I .oe_sync_reset = "none";
defparam \Arena_a_xorIN[0]~I .operation_mode = "output";
defparam \Arena_a_xorIN[0]~I .output_async_reset = "none";
defparam \Arena_a_xorIN[0]~I .output_power_up = "low";
defparam \Arena_a_xorIN[0]~I .output_register_mode = "none";
defparam \Arena_a_xorIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_andIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_andIN[5]));
// synopsys translate_off
defparam \Arena_b_andIN[5]~I .input_async_reset = "none";
defparam \Arena_b_andIN[5]~I .input_power_up = "low";
defparam \Arena_b_andIN[5]~I .input_register_mode = "none";
defparam \Arena_b_andIN[5]~I .input_sync_reset = "none";
defparam \Arena_b_andIN[5]~I .oe_async_reset = "none";
defparam \Arena_b_andIN[5]~I .oe_power_up = "low";
defparam \Arena_b_andIN[5]~I .oe_register_mode = "none";
defparam \Arena_b_andIN[5]~I .oe_sync_reset = "none";
defparam \Arena_b_andIN[5]~I .operation_mode = "output";
defparam \Arena_b_andIN[5]~I .output_async_reset = "none";
defparam \Arena_b_andIN[5]~I .output_power_up = "low";
defparam \Arena_b_andIN[5]~I .output_register_mode = "none";
defparam \Arena_b_andIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_andIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_andIN[4]));
// synopsys translate_off
defparam \Arena_b_andIN[4]~I .input_async_reset = "none";
defparam \Arena_b_andIN[4]~I .input_power_up = "low";
defparam \Arena_b_andIN[4]~I .input_register_mode = "none";
defparam \Arena_b_andIN[4]~I .input_sync_reset = "none";
defparam \Arena_b_andIN[4]~I .oe_async_reset = "none";
defparam \Arena_b_andIN[4]~I .oe_power_up = "low";
defparam \Arena_b_andIN[4]~I .oe_register_mode = "none";
defparam \Arena_b_andIN[4]~I .oe_sync_reset = "none";
defparam \Arena_b_andIN[4]~I .operation_mode = "output";
defparam \Arena_b_andIN[4]~I .output_async_reset = "none";
defparam \Arena_b_andIN[4]~I .output_power_up = "low";
defparam \Arena_b_andIN[4]~I .output_register_mode = "none";
defparam \Arena_b_andIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_andIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_andIN[3]));
// synopsys translate_off
defparam \Arena_b_andIN[3]~I .input_async_reset = "none";
defparam \Arena_b_andIN[3]~I .input_power_up = "low";
defparam \Arena_b_andIN[3]~I .input_register_mode = "none";
defparam \Arena_b_andIN[3]~I .input_sync_reset = "none";
defparam \Arena_b_andIN[3]~I .oe_async_reset = "none";
defparam \Arena_b_andIN[3]~I .oe_power_up = "low";
defparam \Arena_b_andIN[3]~I .oe_register_mode = "none";
defparam \Arena_b_andIN[3]~I .oe_sync_reset = "none";
defparam \Arena_b_andIN[3]~I .operation_mode = "output";
defparam \Arena_b_andIN[3]~I .output_async_reset = "none";
defparam \Arena_b_andIN[3]~I .output_power_up = "low";
defparam \Arena_b_andIN[3]~I .output_register_mode = "none";
defparam \Arena_b_andIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_andIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_andIN[2]));
// synopsys translate_off
defparam \Arena_b_andIN[2]~I .input_async_reset = "none";
defparam \Arena_b_andIN[2]~I .input_power_up = "low";
defparam \Arena_b_andIN[2]~I .input_register_mode = "none";
defparam \Arena_b_andIN[2]~I .input_sync_reset = "none";
defparam \Arena_b_andIN[2]~I .oe_async_reset = "none";
defparam \Arena_b_andIN[2]~I .oe_power_up = "low";
defparam \Arena_b_andIN[2]~I .oe_register_mode = "none";
defparam \Arena_b_andIN[2]~I .oe_sync_reset = "none";
defparam \Arena_b_andIN[2]~I .operation_mode = "output";
defparam \Arena_b_andIN[2]~I .output_async_reset = "none";
defparam \Arena_b_andIN[2]~I .output_power_up = "low";
defparam \Arena_b_andIN[2]~I .output_register_mode = "none";
defparam \Arena_b_andIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_andIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_andIN[1]));
// synopsys translate_off
defparam \Arena_b_andIN[1]~I .input_async_reset = "none";
defparam \Arena_b_andIN[1]~I .input_power_up = "low";
defparam \Arena_b_andIN[1]~I .input_register_mode = "none";
defparam \Arena_b_andIN[1]~I .input_sync_reset = "none";
defparam \Arena_b_andIN[1]~I .oe_async_reset = "none";
defparam \Arena_b_andIN[1]~I .oe_power_up = "low";
defparam \Arena_b_andIN[1]~I .oe_register_mode = "none";
defparam \Arena_b_andIN[1]~I .oe_sync_reset = "none";
defparam \Arena_b_andIN[1]~I .operation_mode = "output";
defparam \Arena_b_andIN[1]~I .output_async_reset = "none";
defparam \Arena_b_andIN[1]~I .output_power_up = "low";
defparam \Arena_b_andIN[1]~I .output_register_mode = "none";
defparam \Arena_b_andIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_andIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_andIN[0]));
// synopsys translate_off
defparam \Arena_b_andIN[0]~I .input_async_reset = "none";
defparam \Arena_b_andIN[0]~I .input_power_up = "low";
defparam \Arena_b_andIN[0]~I .input_register_mode = "none";
defparam \Arena_b_andIN[0]~I .input_sync_reset = "none";
defparam \Arena_b_andIN[0]~I .oe_async_reset = "none";
defparam \Arena_b_andIN[0]~I .oe_power_up = "low";
defparam \Arena_b_andIN[0]~I .oe_register_mode = "none";
defparam \Arena_b_andIN[0]~I .oe_sync_reset = "none";
defparam \Arena_b_andIN[0]~I .operation_mode = "output";
defparam \Arena_b_andIN[0]~I .output_async_reset = "none";
defparam \Arena_b_andIN[0]~I .output_power_up = "low";
defparam \Arena_b_andIN[0]~I .output_register_mode = "none";
defparam \Arena_b_andIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_orIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_orIN[5]));
// synopsys translate_off
defparam \Arena_b_orIN[5]~I .input_async_reset = "none";
defparam \Arena_b_orIN[5]~I .input_power_up = "low";
defparam \Arena_b_orIN[5]~I .input_register_mode = "none";
defparam \Arena_b_orIN[5]~I .input_sync_reset = "none";
defparam \Arena_b_orIN[5]~I .oe_async_reset = "none";
defparam \Arena_b_orIN[5]~I .oe_power_up = "low";
defparam \Arena_b_orIN[5]~I .oe_register_mode = "none";
defparam \Arena_b_orIN[5]~I .oe_sync_reset = "none";
defparam \Arena_b_orIN[5]~I .operation_mode = "output";
defparam \Arena_b_orIN[5]~I .output_async_reset = "none";
defparam \Arena_b_orIN[5]~I .output_power_up = "low";
defparam \Arena_b_orIN[5]~I .output_register_mode = "none";
defparam \Arena_b_orIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_orIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_orIN[4]));
// synopsys translate_off
defparam \Arena_b_orIN[4]~I .input_async_reset = "none";
defparam \Arena_b_orIN[4]~I .input_power_up = "low";
defparam \Arena_b_orIN[4]~I .input_register_mode = "none";
defparam \Arena_b_orIN[4]~I .input_sync_reset = "none";
defparam \Arena_b_orIN[4]~I .oe_async_reset = "none";
defparam \Arena_b_orIN[4]~I .oe_power_up = "low";
defparam \Arena_b_orIN[4]~I .oe_register_mode = "none";
defparam \Arena_b_orIN[4]~I .oe_sync_reset = "none";
defparam \Arena_b_orIN[4]~I .operation_mode = "output";
defparam \Arena_b_orIN[4]~I .output_async_reset = "none";
defparam \Arena_b_orIN[4]~I .output_power_up = "low";
defparam \Arena_b_orIN[4]~I .output_register_mode = "none";
defparam \Arena_b_orIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_orIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_orIN[3]));
// synopsys translate_off
defparam \Arena_b_orIN[3]~I .input_async_reset = "none";
defparam \Arena_b_orIN[3]~I .input_power_up = "low";
defparam \Arena_b_orIN[3]~I .input_register_mode = "none";
defparam \Arena_b_orIN[3]~I .input_sync_reset = "none";
defparam \Arena_b_orIN[3]~I .oe_async_reset = "none";
defparam \Arena_b_orIN[3]~I .oe_power_up = "low";
defparam \Arena_b_orIN[3]~I .oe_register_mode = "none";
defparam \Arena_b_orIN[3]~I .oe_sync_reset = "none";
defparam \Arena_b_orIN[3]~I .operation_mode = "output";
defparam \Arena_b_orIN[3]~I .output_async_reset = "none";
defparam \Arena_b_orIN[3]~I .output_power_up = "low";
defparam \Arena_b_orIN[3]~I .output_register_mode = "none";
defparam \Arena_b_orIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_orIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_orIN[2]));
// synopsys translate_off
defparam \Arena_b_orIN[2]~I .input_async_reset = "none";
defparam \Arena_b_orIN[2]~I .input_power_up = "low";
defparam \Arena_b_orIN[2]~I .input_register_mode = "none";
defparam \Arena_b_orIN[2]~I .input_sync_reset = "none";
defparam \Arena_b_orIN[2]~I .oe_async_reset = "none";
defparam \Arena_b_orIN[2]~I .oe_power_up = "low";
defparam \Arena_b_orIN[2]~I .oe_register_mode = "none";
defparam \Arena_b_orIN[2]~I .oe_sync_reset = "none";
defparam \Arena_b_orIN[2]~I .operation_mode = "output";
defparam \Arena_b_orIN[2]~I .output_async_reset = "none";
defparam \Arena_b_orIN[2]~I .output_power_up = "low";
defparam \Arena_b_orIN[2]~I .output_register_mode = "none";
defparam \Arena_b_orIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_orIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_orIN[1]));
// synopsys translate_off
defparam \Arena_b_orIN[1]~I .input_async_reset = "none";
defparam \Arena_b_orIN[1]~I .input_power_up = "low";
defparam \Arena_b_orIN[1]~I .input_register_mode = "none";
defparam \Arena_b_orIN[1]~I .input_sync_reset = "none";
defparam \Arena_b_orIN[1]~I .oe_async_reset = "none";
defparam \Arena_b_orIN[1]~I .oe_power_up = "low";
defparam \Arena_b_orIN[1]~I .oe_register_mode = "none";
defparam \Arena_b_orIN[1]~I .oe_sync_reset = "none";
defparam \Arena_b_orIN[1]~I .operation_mode = "output";
defparam \Arena_b_orIN[1]~I .output_async_reset = "none";
defparam \Arena_b_orIN[1]~I .output_power_up = "low";
defparam \Arena_b_orIN[1]~I .output_register_mode = "none";
defparam \Arena_b_orIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_orIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_orIN[0]));
// synopsys translate_off
defparam \Arena_b_orIN[0]~I .input_async_reset = "none";
defparam \Arena_b_orIN[0]~I .input_power_up = "low";
defparam \Arena_b_orIN[0]~I .input_register_mode = "none";
defparam \Arena_b_orIN[0]~I .input_sync_reset = "none";
defparam \Arena_b_orIN[0]~I .oe_async_reset = "none";
defparam \Arena_b_orIN[0]~I .oe_power_up = "low";
defparam \Arena_b_orIN[0]~I .oe_register_mode = "none";
defparam \Arena_b_orIN[0]~I .oe_sync_reset = "none";
defparam \Arena_b_orIN[0]~I .operation_mode = "output";
defparam \Arena_b_orIN[0]~I .output_async_reset = "none";
defparam \Arena_b_orIN[0]~I .output_power_up = "low";
defparam \Arena_b_orIN[0]~I .output_register_mode = "none";
defparam \Arena_b_orIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rlamt_brlIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rlamt_brlIN[5]));
// synopsys translate_off
defparam \Arena_b_rlamt_brlIN[5]~I .input_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[5]~I .input_power_up = "low";
defparam \Arena_b_rlamt_brlIN[5]~I .input_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[5]~I .input_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[5]~I .oe_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[5]~I .oe_power_up = "low";
defparam \Arena_b_rlamt_brlIN[5]~I .oe_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[5]~I .oe_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[5]~I .operation_mode = "output";
defparam \Arena_b_rlamt_brlIN[5]~I .output_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[5]~I .output_power_up = "low";
defparam \Arena_b_rlamt_brlIN[5]~I .output_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rlamt_brlIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rlamt_brlIN[4]));
// synopsys translate_off
defparam \Arena_b_rlamt_brlIN[4]~I .input_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[4]~I .input_power_up = "low";
defparam \Arena_b_rlamt_brlIN[4]~I .input_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[4]~I .input_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[4]~I .oe_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[4]~I .oe_power_up = "low";
defparam \Arena_b_rlamt_brlIN[4]~I .oe_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[4]~I .oe_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[4]~I .operation_mode = "output";
defparam \Arena_b_rlamt_brlIN[4]~I .output_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[4]~I .output_power_up = "low";
defparam \Arena_b_rlamt_brlIN[4]~I .output_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rlamt_brlIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rlamt_brlIN[3]));
// synopsys translate_off
defparam \Arena_b_rlamt_brlIN[3]~I .input_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[3]~I .input_power_up = "low";
defparam \Arena_b_rlamt_brlIN[3]~I .input_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[3]~I .input_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[3]~I .oe_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[3]~I .oe_power_up = "low";
defparam \Arena_b_rlamt_brlIN[3]~I .oe_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[3]~I .oe_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[3]~I .operation_mode = "output";
defparam \Arena_b_rlamt_brlIN[3]~I .output_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[3]~I .output_power_up = "low";
defparam \Arena_b_rlamt_brlIN[3]~I .output_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rlamt_brlIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rlamt_brlIN[2]));
// synopsys translate_off
defparam \Arena_b_rlamt_brlIN[2]~I .input_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[2]~I .input_power_up = "low";
defparam \Arena_b_rlamt_brlIN[2]~I .input_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[2]~I .input_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[2]~I .oe_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[2]~I .oe_power_up = "low";
defparam \Arena_b_rlamt_brlIN[2]~I .oe_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[2]~I .oe_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[2]~I .operation_mode = "output";
defparam \Arena_b_rlamt_brlIN[2]~I .output_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[2]~I .output_power_up = "low";
defparam \Arena_b_rlamt_brlIN[2]~I .output_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rlamt_brlIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rlamt_brlIN[1]));
// synopsys translate_off
defparam \Arena_b_rlamt_brlIN[1]~I .input_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[1]~I .input_power_up = "low";
defparam \Arena_b_rlamt_brlIN[1]~I .input_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[1]~I .input_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[1]~I .oe_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[1]~I .oe_power_up = "low";
defparam \Arena_b_rlamt_brlIN[1]~I .oe_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[1]~I .oe_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[1]~I .operation_mode = "output";
defparam \Arena_b_rlamt_brlIN[1]~I .output_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[1]~I .output_power_up = "low";
defparam \Arena_b_rlamt_brlIN[1]~I .output_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rlamt_brlIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rlamt_brlIN[0]));
// synopsys translate_off
defparam \Arena_b_rlamt_brlIN[0]~I .input_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[0]~I .input_power_up = "low";
defparam \Arena_b_rlamt_brlIN[0]~I .input_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[0]~I .input_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[0]~I .oe_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[0]~I .oe_power_up = "low";
defparam \Arena_b_rlamt_brlIN[0]~I .oe_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[0]~I .oe_sync_reset = "none";
defparam \Arena_b_rlamt_brlIN[0]~I .operation_mode = "output";
defparam \Arena_b_rlamt_brlIN[0]~I .output_async_reset = "none";
defparam \Arena_b_rlamt_brlIN[0]~I .output_power_up = "low";
defparam \Arena_b_rlamt_brlIN[0]~I .output_register_mode = "none";
defparam \Arena_b_rlamt_brlIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rramt_brrIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rramt_brrIN[5]));
// synopsys translate_off
defparam \Arena_b_rramt_brrIN[5]~I .input_async_reset = "none";
defparam \Arena_b_rramt_brrIN[5]~I .input_power_up = "low";
defparam \Arena_b_rramt_brrIN[5]~I .input_register_mode = "none";
defparam \Arena_b_rramt_brrIN[5]~I .input_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[5]~I .oe_async_reset = "none";
defparam \Arena_b_rramt_brrIN[5]~I .oe_power_up = "low";
defparam \Arena_b_rramt_brrIN[5]~I .oe_register_mode = "none";
defparam \Arena_b_rramt_brrIN[5]~I .oe_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[5]~I .operation_mode = "output";
defparam \Arena_b_rramt_brrIN[5]~I .output_async_reset = "none";
defparam \Arena_b_rramt_brrIN[5]~I .output_power_up = "low";
defparam \Arena_b_rramt_brrIN[5]~I .output_register_mode = "none";
defparam \Arena_b_rramt_brrIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rramt_brrIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rramt_brrIN[4]));
// synopsys translate_off
defparam \Arena_b_rramt_brrIN[4]~I .input_async_reset = "none";
defparam \Arena_b_rramt_brrIN[4]~I .input_power_up = "low";
defparam \Arena_b_rramt_brrIN[4]~I .input_register_mode = "none";
defparam \Arena_b_rramt_brrIN[4]~I .input_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[4]~I .oe_async_reset = "none";
defparam \Arena_b_rramt_brrIN[4]~I .oe_power_up = "low";
defparam \Arena_b_rramt_brrIN[4]~I .oe_register_mode = "none";
defparam \Arena_b_rramt_brrIN[4]~I .oe_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[4]~I .operation_mode = "output";
defparam \Arena_b_rramt_brrIN[4]~I .output_async_reset = "none";
defparam \Arena_b_rramt_brrIN[4]~I .output_power_up = "low";
defparam \Arena_b_rramt_brrIN[4]~I .output_register_mode = "none";
defparam \Arena_b_rramt_brrIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rramt_brrIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rramt_brrIN[3]));
// synopsys translate_off
defparam \Arena_b_rramt_brrIN[3]~I .input_async_reset = "none";
defparam \Arena_b_rramt_brrIN[3]~I .input_power_up = "low";
defparam \Arena_b_rramt_brrIN[3]~I .input_register_mode = "none";
defparam \Arena_b_rramt_brrIN[3]~I .input_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[3]~I .oe_async_reset = "none";
defparam \Arena_b_rramt_brrIN[3]~I .oe_power_up = "low";
defparam \Arena_b_rramt_brrIN[3]~I .oe_register_mode = "none";
defparam \Arena_b_rramt_brrIN[3]~I .oe_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[3]~I .operation_mode = "output";
defparam \Arena_b_rramt_brrIN[3]~I .output_async_reset = "none";
defparam \Arena_b_rramt_brrIN[3]~I .output_power_up = "low";
defparam \Arena_b_rramt_brrIN[3]~I .output_register_mode = "none";
defparam \Arena_b_rramt_brrIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rramt_brrIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rramt_brrIN[2]));
// synopsys translate_off
defparam \Arena_b_rramt_brrIN[2]~I .input_async_reset = "none";
defparam \Arena_b_rramt_brrIN[2]~I .input_power_up = "low";
defparam \Arena_b_rramt_brrIN[2]~I .input_register_mode = "none";
defparam \Arena_b_rramt_brrIN[2]~I .input_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[2]~I .oe_async_reset = "none";
defparam \Arena_b_rramt_brrIN[2]~I .oe_power_up = "low";
defparam \Arena_b_rramt_brrIN[2]~I .oe_register_mode = "none";
defparam \Arena_b_rramt_brrIN[2]~I .oe_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[2]~I .operation_mode = "output";
defparam \Arena_b_rramt_brrIN[2]~I .output_async_reset = "none";
defparam \Arena_b_rramt_brrIN[2]~I .output_power_up = "low";
defparam \Arena_b_rramt_brrIN[2]~I .output_register_mode = "none";
defparam \Arena_b_rramt_brrIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rramt_brrIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rramt_brrIN[1]));
// synopsys translate_off
defparam \Arena_b_rramt_brrIN[1]~I .input_async_reset = "none";
defparam \Arena_b_rramt_brrIN[1]~I .input_power_up = "low";
defparam \Arena_b_rramt_brrIN[1]~I .input_register_mode = "none";
defparam \Arena_b_rramt_brrIN[1]~I .input_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[1]~I .oe_async_reset = "none";
defparam \Arena_b_rramt_brrIN[1]~I .oe_power_up = "low";
defparam \Arena_b_rramt_brrIN[1]~I .oe_register_mode = "none";
defparam \Arena_b_rramt_brrIN[1]~I .oe_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[1]~I .operation_mode = "output";
defparam \Arena_b_rramt_brrIN[1]~I .output_async_reset = "none";
defparam \Arena_b_rramt_brrIN[1]~I .output_power_up = "low";
defparam \Arena_b_rramt_brrIN[1]~I .output_register_mode = "none";
defparam \Arena_b_rramt_brrIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_rramt_brrIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_rramt_brrIN[0]));
// synopsys translate_off
defparam \Arena_b_rramt_brrIN[0]~I .input_async_reset = "none";
defparam \Arena_b_rramt_brrIN[0]~I .input_power_up = "low";
defparam \Arena_b_rramt_brrIN[0]~I .input_register_mode = "none";
defparam \Arena_b_rramt_brrIN[0]~I .input_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[0]~I .oe_async_reset = "none";
defparam \Arena_b_rramt_brrIN[0]~I .oe_power_up = "low";
defparam \Arena_b_rramt_brrIN[0]~I .oe_register_mode = "none";
defparam \Arena_b_rramt_brrIN[0]~I .oe_sync_reset = "none";
defparam \Arena_b_rramt_brrIN[0]~I .operation_mode = "output";
defparam \Arena_b_rramt_brrIN[0]~I .output_async_reset = "none";
defparam \Arena_b_rramt_brrIN[0]~I .output_power_up = "low";
defparam \Arena_b_rramt_brrIN[0]~I .output_register_mode = "none";
defparam \Arena_b_rramt_brrIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_slamt_bslIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_slamt_bslIN[5]));
// synopsys translate_off
defparam \Arena_b_slamt_bslIN[5]~I .input_async_reset = "none";
defparam \Arena_b_slamt_bslIN[5]~I .input_power_up = "low";
defparam \Arena_b_slamt_bslIN[5]~I .input_register_mode = "none";
defparam \Arena_b_slamt_bslIN[5]~I .input_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[5]~I .oe_async_reset = "none";
defparam \Arena_b_slamt_bslIN[5]~I .oe_power_up = "low";
defparam \Arena_b_slamt_bslIN[5]~I .oe_register_mode = "none";
defparam \Arena_b_slamt_bslIN[5]~I .oe_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[5]~I .operation_mode = "output";
defparam \Arena_b_slamt_bslIN[5]~I .output_async_reset = "none";
defparam \Arena_b_slamt_bslIN[5]~I .output_power_up = "low";
defparam \Arena_b_slamt_bslIN[5]~I .output_register_mode = "none";
defparam \Arena_b_slamt_bslIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_slamt_bslIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_slamt_bslIN[4]));
// synopsys translate_off
defparam \Arena_b_slamt_bslIN[4]~I .input_async_reset = "none";
defparam \Arena_b_slamt_bslIN[4]~I .input_power_up = "low";
defparam \Arena_b_slamt_bslIN[4]~I .input_register_mode = "none";
defparam \Arena_b_slamt_bslIN[4]~I .input_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[4]~I .oe_async_reset = "none";
defparam \Arena_b_slamt_bslIN[4]~I .oe_power_up = "low";
defparam \Arena_b_slamt_bslIN[4]~I .oe_register_mode = "none";
defparam \Arena_b_slamt_bslIN[4]~I .oe_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[4]~I .operation_mode = "output";
defparam \Arena_b_slamt_bslIN[4]~I .output_async_reset = "none";
defparam \Arena_b_slamt_bslIN[4]~I .output_power_up = "low";
defparam \Arena_b_slamt_bslIN[4]~I .output_register_mode = "none";
defparam \Arena_b_slamt_bslIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_slamt_bslIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_slamt_bslIN[3]));
// synopsys translate_off
defparam \Arena_b_slamt_bslIN[3]~I .input_async_reset = "none";
defparam \Arena_b_slamt_bslIN[3]~I .input_power_up = "low";
defparam \Arena_b_slamt_bslIN[3]~I .input_register_mode = "none";
defparam \Arena_b_slamt_bslIN[3]~I .input_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[3]~I .oe_async_reset = "none";
defparam \Arena_b_slamt_bslIN[3]~I .oe_power_up = "low";
defparam \Arena_b_slamt_bslIN[3]~I .oe_register_mode = "none";
defparam \Arena_b_slamt_bslIN[3]~I .oe_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[3]~I .operation_mode = "output";
defparam \Arena_b_slamt_bslIN[3]~I .output_async_reset = "none";
defparam \Arena_b_slamt_bslIN[3]~I .output_power_up = "low";
defparam \Arena_b_slamt_bslIN[3]~I .output_register_mode = "none";
defparam \Arena_b_slamt_bslIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_slamt_bslIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_slamt_bslIN[2]));
// synopsys translate_off
defparam \Arena_b_slamt_bslIN[2]~I .input_async_reset = "none";
defparam \Arena_b_slamt_bslIN[2]~I .input_power_up = "low";
defparam \Arena_b_slamt_bslIN[2]~I .input_register_mode = "none";
defparam \Arena_b_slamt_bslIN[2]~I .input_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[2]~I .oe_async_reset = "none";
defparam \Arena_b_slamt_bslIN[2]~I .oe_power_up = "low";
defparam \Arena_b_slamt_bslIN[2]~I .oe_register_mode = "none";
defparam \Arena_b_slamt_bslIN[2]~I .oe_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[2]~I .operation_mode = "output";
defparam \Arena_b_slamt_bslIN[2]~I .output_async_reset = "none";
defparam \Arena_b_slamt_bslIN[2]~I .output_power_up = "low";
defparam \Arena_b_slamt_bslIN[2]~I .output_register_mode = "none";
defparam \Arena_b_slamt_bslIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_slamt_bslIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_slamt_bslIN[1]));
// synopsys translate_off
defparam \Arena_b_slamt_bslIN[1]~I .input_async_reset = "none";
defparam \Arena_b_slamt_bslIN[1]~I .input_power_up = "low";
defparam \Arena_b_slamt_bslIN[1]~I .input_register_mode = "none";
defparam \Arena_b_slamt_bslIN[1]~I .input_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[1]~I .oe_async_reset = "none";
defparam \Arena_b_slamt_bslIN[1]~I .oe_power_up = "low";
defparam \Arena_b_slamt_bslIN[1]~I .oe_register_mode = "none";
defparam \Arena_b_slamt_bslIN[1]~I .oe_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[1]~I .operation_mode = "output";
defparam \Arena_b_slamt_bslIN[1]~I .output_async_reset = "none";
defparam \Arena_b_slamt_bslIN[1]~I .output_power_up = "low";
defparam \Arena_b_slamt_bslIN[1]~I .output_register_mode = "none";
defparam \Arena_b_slamt_bslIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_slamt_bslIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_slamt_bslIN[0]));
// synopsys translate_off
defparam \Arena_b_slamt_bslIN[0]~I .input_async_reset = "none";
defparam \Arena_b_slamt_bslIN[0]~I .input_power_up = "low";
defparam \Arena_b_slamt_bslIN[0]~I .input_register_mode = "none";
defparam \Arena_b_slamt_bslIN[0]~I .input_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[0]~I .oe_async_reset = "none";
defparam \Arena_b_slamt_bslIN[0]~I .oe_power_up = "low";
defparam \Arena_b_slamt_bslIN[0]~I .oe_register_mode = "none";
defparam \Arena_b_slamt_bslIN[0]~I .oe_sync_reset = "none";
defparam \Arena_b_slamt_bslIN[0]~I .operation_mode = "output";
defparam \Arena_b_slamt_bslIN[0]~I .output_async_reset = "none";
defparam \Arena_b_slamt_bslIN[0]~I .output_power_up = "low";
defparam \Arena_b_slamt_bslIN[0]~I .output_register_mode = "none";
defparam \Arena_b_slamt_bslIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sramt_bsrIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sramt_bsrIN[5]));
// synopsys translate_off
defparam \Arena_b_sramt_bsrIN[5]~I .input_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[5]~I .input_power_up = "low";
defparam \Arena_b_sramt_bsrIN[5]~I .input_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[5]~I .input_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[5]~I .oe_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[5]~I .oe_power_up = "low";
defparam \Arena_b_sramt_bsrIN[5]~I .oe_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[5]~I .oe_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[5]~I .operation_mode = "output";
defparam \Arena_b_sramt_bsrIN[5]~I .output_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[5]~I .output_power_up = "low";
defparam \Arena_b_sramt_bsrIN[5]~I .output_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sramt_bsrIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sramt_bsrIN[4]));
// synopsys translate_off
defparam \Arena_b_sramt_bsrIN[4]~I .input_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[4]~I .input_power_up = "low";
defparam \Arena_b_sramt_bsrIN[4]~I .input_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[4]~I .input_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[4]~I .oe_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[4]~I .oe_power_up = "low";
defparam \Arena_b_sramt_bsrIN[4]~I .oe_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[4]~I .oe_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[4]~I .operation_mode = "output";
defparam \Arena_b_sramt_bsrIN[4]~I .output_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[4]~I .output_power_up = "low";
defparam \Arena_b_sramt_bsrIN[4]~I .output_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sramt_bsrIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sramt_bsrIN[3]));
// synopsys translate_off
defparam \Arena_b_sramt_bsrIN[3]~I .input_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[3]~I .input_power_up = "low";
defparam \Arena_b_sramt_bsrIN[3]~I .input_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[3]~I .input_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[3]~I .oe_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[3]~I .oe_power_up = "low";
defparam \Arena_b_sramt_bsrIN[3]~I .oe_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[3]~I .oe_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[3]~I .operation_mode = "output";
defparam \Arena_b_sramt_bsrIN[3]~I .output_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[3]~I .output_power_up = "low";
defparam \Arena_b_sramt_bsrIN[3]~I .output_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sramt_bsrIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sramt_bsrIN[2]));
// synopsys translate_off
defparam \Arena_b_sramt_bsrIN[2]~I .input_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[2]~I .input_power_up = "low";
defparam \Arena_b_sramt_bsrIN[2]~I .input_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[2]~I .input_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[2]~I .oe_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[2]~I .oe_power_up = "low";
defparam \Arena_b_sramt_bsrIN[2]~I .oe_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[2]~I .oe_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[2]~I .operation_mode = "output";
defparam \Arena_b_sramt_bsrIN[2]~I .output_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[2]~I .output_power_up = "low";
defparam \Arena_b_sramt_bsrIN[2]~I .output_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sramt_bsrIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sramt_bsrIN[1]));
// synopsys translate_off
defparam \Arena_b_sramt_bsrIN[1]~I .input_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[1]~I .input_power_up = "low";
defparam \Arena_b_sramt_bsrIN[1]~I .input_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[1]~I .input_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[1]~I .oe_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[1]~I .oe_power_up = "low";
defparam \Arena_b_sramt_bsrIN[1]~I .oe_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[1]~I .oe_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[1]~I .operation_mode = "output";
defparam \Arena_b_sramt_bsrIN[1]~I .output_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[1]~I .output_power_up = "low";
defparam \Arena_b_sramt_bsrIN[1]~I .output_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_sramt_bsrIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_sramt_bsrIN[0]));
// synopsys translate_off
defparam \Arena_b_sramt_bsrIN[0]~I .input_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[0]~I .input_power_up = "low";
defparam \Arena_b_sramt_bsrIN[0]~I .input_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[0]~I .input_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[0]~I .oe_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[0]~I .oe_power_up = "low";
defparam \Arena_b_sramt_bsrIN[0]~I .oe_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[0]~I .oe_sync_reset = "none";
defparam \Arena_b_sramt_bsrIN[0]~I .operation_mode = "output";
defparam \Arena_b_sramt_bsrIN[0]~I .output_async_reset = "none";
defparam \Arena_b_sramt_bsrIN[0]~I .output_power_up = "low";
defparam \Arena_b_sramt_bsrIN[0]~I .output_register_mode = "none";
defparam \Arena_b_sramt_bsrIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN[5]));
// synopsys translate_off
defparam \Arena_b_xorIN[5]~I .input_async_reset = "none";
defparam \Arena_b_xorIN[5]~I .input_power_up = "low";
defparam \Arena_b_xorIN[5]~I .input_register_mode = "none";
defparam \Arena_b_xorIN[5]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN[5]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN[5]~I .oe_power_up = "low";
defparam \Arena_b_xorIN[5]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN[5]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN[5]~I .operation_mode = "output";
defparam \Arena_b_xorIN[5]~I .output_async_reset = "none";
defparam \Arena_b_xorIN[5]~I .output_power_up = "low";
defparam \Arena_b_xorIN[5]~I .output_register_mode = "none";
defparam \Arena_b_xorIN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN[4]));
// synopsys translate_off
defparam \Arena_b_xorIN[4]~I .input_async_reset = "none";
defparam \Arena_b_xorIN[4]~I .input_power_up = "low";
defparam \Arena_b_xorIN[4]~I .input_register_mode = "none";
defparam \Arena_b_xorIN[4]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN[4]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN[4]~I .oe_power_up = "low";
defparam \Arena_b_xorIN[4]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN[4]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN[4]~I .operation_mode = "output";
defparam \Arena_b_xorIN[4]~I .output_async_reset = "none";
defparam \Arena_b_xorIN[4]~I .output_power_up = "low";
defparam \Arena_b_xorIN[4]~I .output_register_mode = "none";
defparam \Arena_b_xorIN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN[3]));
// synopsys translate_off
defparam \Arena_b_xorIN[3]~I .input_async_reset = "none";
defparam \Arena_b_xorIN[3]~I .input_power_up = "low";
defparam \Arena_b_xorIN[3]~I .input_register_mode = "none";
defparam \Arena_b_xorIN[3]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN[3]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN[3]~I .oe_power_up = "low";
defparam \Arena_b_xorIN[3]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN[3]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN[3]~I .operation_mode = "output";
defparam \Arena_b_xorIN[3]~I .output_async_reset = "none";
defparam \Arena_b_xorIN[3]~I .output_power_up = "low";
defparam \Arena_b_xorIN[3]~I .output_register_mode = "none";
defparam \Arena_b_xorIN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN[2]));
// synopsys translate_off
defparam \Arena_b_xorIN[2]~I .input_async_reset = "none";
defparam \Arena_b_xorIN[2]~I .input_power_up = "low";
defparam \Arena_b_xorIN[2]~I .input_register_mode = "none";
defparam \Arena_b_xorIN[2]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN[2]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN[2]~I .oe_power_up = "low";
defparam \Arena_b_xorIN[2]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN[2]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN[2]~I .operation_mode = "output";
defparam \Arena_b_xorIN[2]~I .output_async_reset = "none";
defparam \Arena_b_xorIN[2]~I .output_power_up = "low";
defparam \Arena_b_xorIN[2]~I .output_register_mode = "none";
defparam \Arena_b_xorIN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN[1]));
// synopsys translate_off
defparam \Arena_b_xorIN[1]~I .input_async_reset = "none";
defparam \Arena_b_xorIN[1]~I .input_power_up = "low";
defparam \Arena_b_xorIN[1]~I .input_register_mode = "none";
defparam \Arena_b_xorIN[1]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN[1]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN[1]~I .oe_power_up = "low";
defparam \Arena_b_xorIN[1]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN[1]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN[1]~I .operation_mode = "output";
defparam \Arena_b_xorIN[1]~I .output_async_reset = "none";
defparam \Arena_b_xorIN[1]~I .output_power_up = "low";
defparam \Arena_b_xorIN[1]~I .output_register_mode = "none";
defparam \Arena_b_xorIN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN[0]));
// synopsys translate_off
defparam \Arena_b_xorIN[0]~I .input_async_reset = "none";
defparam \Arena_b_xorIN[0]~I .input_power_up = "low";
defparam \Arena_b_xorIN[0]~I .input_register_mode = "none";
defparam \Arena_b_xorIN[0]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN[0]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN[0]~I .oe_power_up = "low";
defparam \Arena_b_xorIN[0]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN[0]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN[0]~I .operation_mode = "output";
defparam \Arena_b_xorIN[0]~I .output_async_reset = "none";
defparam \Arena_b_xorIN[0]~I .output_power_up = "low";
defparam \Arena_b_xorIN[0]~I .output_register_mode = "none";
defparam \Arena_b_xorIN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN63[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN63[5]));
// synopsys translate_off
defparam \Arena_b_xorIN63[5]~I .input_async_reset = "none";
defparam \Arena_b_xorIN63[5]~I .input_power_up = "low";
defparam \Arena_b_xorIN63[5]~I .input_register_mode = "none";
defparam \Arena_b_xorIN63[5]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN63[5]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN63[5]~I .oe_power_up = "low";
defparam \Arena_b_xorIN63[5]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN63[5]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN63[5]~I .operation_mode = "output";
defparam \Arena_b_xorIN63[5]~I .output_async_reset = "none";
defparam \Arena_b_xorIN63[5]~I .output_power_up = "low";
defparam \Arena_b_xorIN63[5]~I .output_register_mode = "none";
defparam \Arena_b_xorIN63[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN64[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN64[4]));
// synopsys translate_off
defparam \Arena_b_xorIN64[4]~I .input_async_reset = "none";
defparam \Arena_b_xorIN64[4]~I .input_power_up = "low";
defparam \Arena_b_xorIN64[4]~I .input_register_mode = "none";
defparam \Arena_b_xorIN64[4]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN64[4]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN64[4]~I .oe_power_up = "low";
defparam \Arena_b_xorIN64[4]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN64[4]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN64[4]~I .operation_mode = "output";
defparam \Arena_b_xorIN64[4]~I .output_async_reset = "none";
defparam \Arena_b_xorIN64[4]~I .output_power_up = "low";
defparam \Arena_b_xorIN64[4]~I .output_register_mode = "none";
defparam \Arena_b_xorIN64[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN65[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN65[3]));
// synopsys translate_off
defparam \Arena_b_xorIN65[3]~I .input_async_reset = "none";
defparam \Arena_b_xorIN65[3]~I .input_power_up = "low";
defparam \Arena_b_xorIN65[3]~I .input_register_mode = "none";
defparam \Arena_b_xorIN65[3]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN65[3]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN65[3]~I .oe_power_up = "low";
defparam \Arena_b_xorIN65[3]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN65[3]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN65[3]~I .operation_mode = "output";
defparam \Arena_b_xorIN65[3]~I .output_async_reset = "none";
defparam \Arena_b_xorIN65[3]~I .output_power_up = "low";
defparam \Arena_b_xorIN65[3]~I .output_register_mode = "none";
defparam \Arena_b_xorIN65[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN66[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN66[2]));
// synopsys translate_off
defparam \Arena_b_xorIN66[2]~I .input_async_reset = "none";
defparam \Arena_b_xorIN66[2]~I .input_power_up = "low";
defparam \Arena_b_xorIN66[2]~I .input_register_mode = "none";
defparam \Arena_b_xorIN66[2]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN66[2]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN66[2]~I .oe_power_up = "low";
defparam \Arena_b_xorIN66[2]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN66[2]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN66[2]~I .operation_mode = "output";
defparam \Arena_b_xorIN66[2]~I .output_async_reset = "none";
defparam \Arena_b_xorIN66[2]~I .output_power_up = "low";
defparam \Arena_b_xorIN66[2]~I .output_register_mode = "none";
defparam \Arena_b_xorIN66[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN67[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN67[1]));
// synopsys translate_off
defparam \Arena_b_xorIN67[1]~I .input_async_reset = "none";
defparam \Arena_b_xorIN67[1]~I .input_power_up = "low";
defparam \Arena_b_xorIN67[1]~I .input_register_mode = "none";
defparam \Arena_b_xorIN67[1]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN67[1]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN67[1]~I .oe_power_up = "low";
defparam \Arena_b_xorIN67[1]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN67[1]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN67[1]~I .operation_mode = "output";
defparam \Arena_b_xorIN67[1]~I .output_async_reset = "none";
defparam \Arena_b_xorIN67[1]~I .output_power_up = "low";
defparam \Arena_b_xorIN67[1]~I .output_register_mode = "none";
defparam \Arena_b_xorIN67[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_b_xorIN68[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_b_xorIN68[0]));
// synopsys translate_off
defparam \Arena_b_xorIN68[0]~I .input_async_reset = "none";
defparam \Arena_b_xorIN68[0]~I .input_power_up = "low";
defparam \Arena_b_xorIN68[0]~I .input_register_mode = "none";
defparam \Arena_b_xorIN68[0]~I .input_sync_reset = "none";
defparam \Arena_b_xorIN68[0]~I .oe_async_reset = "none";
defparam \Arena_b_xorIN68[0]~I .oe_power_up = "low";
defparam \Arena_b_xorIN68[0]~I .oe_register_mode = "none";
defparam \Arena_b_xorIN68[0]~I .oe_sync_reset = "none";
defparam \Arena_b_xorIN68[0]~I .operation_mode = "output";
defparam \Arena_b_xorIN68[0]~I .output_async_reset = "none";
defparam \Arena_b_xorIN68[0]~I .output_power_up = "low";
defparam \Arena_b_xorIN68[0]~I .output_register_mode = "none";
defparam \Arena_b_xorIN68[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ledOUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ledOUT[5]));
// synopsys translate_off
defparam \Arena_ledOUT[5]~I .input_async_reset = "none";
defparam \Arena_ledOUT[5]~I .input_power_up = "low";
defparam \Arena_ledOUT[5]~I .input_register_mode = "none";
defparam \Arena_ledOUT[5]~I .input_sync_reset = "none";
defparam \Arena_ledOUT[5]~I .oe_async_reset = "none";
defparam \Arena_ledOUT[5]~I .oe_power_up = "low";
defparam \Arena_ledOUT[5]~I .oe_register_mode = "none";
defparam \Arena_ledOUT[5]~I .oe_sync_reset = "none";
defparam \Arena_ledOUT[5]~I .operation_mode = "output";
defparam \Arena_ledOUT[5]~I .output_async_reset = "none";
defparam \Arena_ledOUT[5]~I .output_power_up = "low";
defparam \Arena_ledOUT[5]~I .output_register_mode = "none";
defparam \Arena_ledOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ledOUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ledOUT[4]));
// synopsys translate_off
defparam \Arena_ledOUT[4]~I .input_async_reset = "none";
defparam \Arena_ledOUT[4]~I .input_power_up = "low";
defparam \Arena_ledOUT[4]~I .input_register_mode = "none";
defparam \Arena_ledOUT[4]~I .input_sync_reset = "none";
defparam \Arena_ledOUT[4]~I .oe_async_reset = "none";
defparam \Arena_ledOUT[4]~I .oe_power_up = "low";
defparam \Arena_ledOUT[4]~I .oe_register_mode = "none";
defparam \Arena_ledOUT[4]~I .oe_sync_reset = "none";
defparam \Arena_ledOUT[4]~I .operation_mode = "output";
defparam \Arena_ledOUT[4]~I .output_async_reset = "none";
defparam \Arena_ledOUT[4]~I .output_power_up = "low";
defparam \Arena_ledOUT[4]~I .output_register_mode = "none";
defparam \Arena_ledOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ledOUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ledOUT[3]));
// synopsys translate_off
defparam \Arena_ledOUT[3]~I .input_async_reset = "none";
defparam \Arena_ledOUT[3]~I .input_power_up = "low";
defparam \Arena_ledOUT[3]~I .input_register_mode = "none";
defparam \Arena_ledOUT[3]~I .input_sync_reset = "none";
defparam \Arena_ledOUT[3]~I .oe_async_reset = "none";
defparam \Arena_ledOUT[3]~I .oe_power_up = "low";
defparam \Arena_ledOUT[3]~I .oe_register_mode = "none";
defparam \Arena_ledOUT[3]~I .oe_sync_reset = "none";
defparam \Arena_ledOUT[3]~I .operation_mode = "output";
defparam \Arena_ledOUT[3]~I .output_async_reset = "none";
defparam \Arena_ledOUT[3]~I .output_power_up = "low";
defparam \Arena_ledOUT[3]~I .output_register_mode = "none";
defparam \Arena_ledOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ledOUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ledOUT[2]));
// synopsys translate_off
defparam \Arena_ledOUT[2]~I .input_async_reset = "none";
defparam \Arena_ledOUT[2]~I .input_power_up = "low";
defparam \Arena_ledOUT[2]~I .input_register_mode = "none";
defparam \Arena_ledOUT[2]~I .input_sync_reset = "none";
defparam \Arena_ledOUT[2]~I .oe_async_reset = "none";
defparam \Arena_ledOUT[2]~I .oe_power_up = "low";
defparam \Arena_ledOUT[2]~I .oe_register_mode = "none";
defparam \Arena_ledOUT[2]~I .oe_sync_reset = "none";
defparam \Arena_ledOUT[2]~I .operation_mode = "output";
defparam \Arena_ledOUT[2]~I .output_async_reset = "none";
defparam \Arena_ledOUT[2]~I .output_power_up = "low";
defparam \Arena_ledOUT[2]~I .output_register_mode = "none";
defparam \Arena_ledOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ledOUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ledOUT[1]));
// synopsys translate_off
defparam \Arena_ledOUT[1]~I .input_async_reset = "none";
defparam \Arena_ledOUT[1]~I .input_power_up = "low";
defparam \Arena_ledOUT[1]~I .input_register_mode = "none";
defparam \Arena_ledOUT[1]~I .input_sync_reset = "none";
defparam \Arena_ledOUT[1]~I .oe_async_reset = "none";
defparam \Arena_ledOUT[1]~I .oe_power_up = "low";
defparam \Arena_ledOUT[1]~I .oe_register_mode = "none";
defparam \Arena_ledOUT[1]~I .oe_sync_reset = "none";
defparam \Arena_ledOUT[1]~I .operation_mode = "output";
defparam \Arena_ledOUT[1]~I .output_async_reset = "none";
defparam \Arena_ledOUT[1]~I .output_power_up = "low";
defparam \Arena_ledOUT[1]~I .output_register_mode = "none";
defparam \Arena_ledOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_ledOUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_ledOUT[0]));
// synopsys translate_off
defparam \Arena_ledOUT[0]~I .input_async_reset = "none";
defparam \Arena_ledOUT[0]~I .input_power_up = "low";
defparam \Arena_ledOUT[0]~I .input_register_mode = "none";
defparam \Arena_ledOUT[0]~I .input_sync_reset = "none";
defparam \Arena_ledOUT[0]~I .oe_async_reset = "none";
defparam \Arena_ledOUT[0]~I .oe_power_up = "low";
defparam \Arena_ledOUT[0]~I .oe_register_mode = "none";
defparam \Arena_ledOUT[0]~I .oe_sync_reset = "none";
defparam \Arena_ledOUT[0]~I .operation_mode = "output";
defparam \Arena_ledOUT[0]~I .output_async_reset = "none";
defparam \Arena_ledOUT[0]~I .output_power_up = "low";
defparam \Arena_ledOUT[0]~I .output_register_mode = "none";
defparam \Arena_ledOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_button~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_button));
// synopsys translate_off
defparam \Arena_button~I .input_async_reset = "none";
defparam \Arena_button~I .input_power_up = "low";
defparam \Arena_button~I .input_register_mode = "none";
defparam \Arena_button~I .input_sync_reset = "none";
defparam \Arena_button~I .oe_async_reset = "none";
defparam \Arena_button~I .oe_power_up = "low";
defparam \Arena_button~I .oe_register_mode = "none";
defparam \Arena_button~I .oe_sync_reset = "none";
defparam \Arena_button~I .operation_mode = "input";
defparam \Arena_button~I .output_async_reset = "none";
defparam \Arena_button~I .output_power_up = "low";
defparam \Arena_button~I .output_register_mode = "none";
defparam \Arena_button~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_andOUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_andOUT[5]));
// synopsys translate_off
defparam \Arena_result_andOUT[5]~I .input_async_reset = "none";
defparam \Arena_result_andOUT[5]~I .input_power_up = "low";
defparam \Arena_result_andOUT[5]~I .input_register_mode = "none";
defparam \Arena_result_andOUT[5]~I .input_sync_reset = "none";
defparam \Arena_result_andOUT[5]~I .oe_async_reset = "none";
defparam \Arena_result_andOUT[5]~I .oe_power_up = "low";
defparam \Arena_result_andOUT[5]~I .oe_register_mode = "none";
defparam \Arena_result_andOUT[5]~I .oe_sync_reset = "none";
defparam \Arena_result_andOUT[5]~I .operation_mode = "output";
defparam \Arena_result_andOUT[5]~I .output_async_reset = "none";
defparam \Arena_result_andOUT[5]~I .output_power_up = "low";
defparam \Arena_result_andOUT[5]~I .output_register_mode = "none";
defparam \Arena_result_andOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_andOUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_andOUT[4]));
// synopsys translate_off
defparam \Arena_result_andOUT[4]~I .input_async_reset = "none";
defparam \Arena_result_andOUT[4]~I .input_power_up = "low";
defparam \Arena_result_andOUT[4]~I .input_register_mode = "none";
defparam \Arena_result_andOUT[4]~I .input_sync_reset = "none";
defparam \Arena_result_andOUT[4]~I .oe_async_reset = "none";
defparam \Arena_result_andOUT[4]~I .oe_power_up = "low";
defparam \Arena_result_andOUT[4]~I .oe_register_mode = "none";
defparam \Arena_result_andOUT[4]~I .oe_sync_reset = "none";
defparam \Arena_result_andOUT[4]~I .operation_mode = "output";
defparam \Arena_result_andOUT[4]~I .output_async_reset = "none";
defparam \Arena_result_andOUT[4]~I .output_power_up = "low";
defparam \Arena_result_andOUT[4]~I .output_register_mode = "none";
defparam \Arena_result_andOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_andOUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_andOUT[3]));
// synopsys translate_off
defparam \Arena_result_andOUT[3]~I .input_async_reset = "none";
defparam \Arena_result_andOUT[3]~I .input_power_up = "low";
defparam \Arena_result_andOUT[3]~I .input_register_mode = "none";
defparam \Arena_result_andOUT[3]~I .input_sync_reset = "none";
defparam \Arena_result_andOUT[3]~I .oe_async_reset = "none";
defparam \Arena_result_andOUT[3]~I .oe_power_up = "low";
defparam \Arena_result_andOUT[3]~I .oe_register_mode = "none";
defparam \Arena_result_andOUT[3]~I .oe_sync_reset = "none";
defparam \Arena_result_andOUT[3]~I .operation_mode = "output";
defparam \Arena_result_andOUT[3]~I .output_async_reset = "none";
defparam \Arena_result_andOUT[3]~I .output_power_up = "low";
defparam \Arena_result_andOUT[3]~I .output_register_mode = "none";
defparam \Arena_result_andOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_andOUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_andOUT[2]));
// synopsys translate_off
defparam \Arena_result_andOUT[2]~I .input_async_reset = "none";
defparam \Arena_result_andOUT[2]~I .input_power_up = "low";
defparam \Arena_result_andOUT[2]~I .input_register_mode = "none";
defparam \Arena_result_andOUT[2]~I .input_sync_reset = "none";
defparam \Arena_result_andOUT[2]~I .oe_async_reset = "none";
defparam \Arena_result_andOUT[2]~I .oe_power_up = "low";
defparam \Arena_result_andOUT[2]~I .oe_register_mode = "none";
defparam \Arena_result_andOUT[2]~I .oe_sync_reset = "none";
defparam \Arena_result_andOUT[2]~I .operation_mode = "output";
defparam \Arena_result_andOUT[2]~I .output_async_reset = "none";
defparam \Arena_result_andOUT[2]~I .output_power_up = "low";
defparam \Arena_result_andOUT[2]~I .output_register_mode = "none";
defparam \Arena_result_andOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_andOUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_andOUT[1]));
// synopsys translate_off
defparam \Arena_result_andOUT[1]~I .input_async_reset = "none";
defparam \Arena_result_andOUT[1]~I .input_power_up = "low";
defparam \Arena_result_andOUT[1]~I .input_register_mode = "none";
defparam \Arena_result_andOUT[1]~I .input_sync_reset = "none";
defparam \Arena_result_andOUT[1]~I .oe_async_reset = "none";
defparam \Arena_result_andOUT[1]~I .oe_power_up = "low";
defparam \Arena_result_andOUT[1]~I .oe_register_mode = "none";
defparam \Arena_result_andOUT[1]~I .oe_sync_reset = "none";
defparam \Arena_result_andOUT[1]~I .operation_mode = "output";
defparam \Arena_result_andOUT[1]~I .output_async_reset = "none";
defparam \Arena_result_andOUT[1]~I .output_power_up = "low";
defparam \Arena_result_andOUT[1]~I .output_register_mode = "none";
defparam \Arena_result_andOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_andOUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_andOUT[0]));
// synopsys translate_off
defparam \Arena_result_andOUT[0]~I .input_async_reset = "none";
defparam \Arena_result_andOUT[0]~I .input_power_up = "low";
defparam \Arena_result_andOUT[0]~I .input_register_mode = "none";
defparam \Arena_result_andOUT[0]~I .input_sync_reset = "none";
defparam \Arena_result_andOUT[0]~I .oe_async_reset = "none";
defparam \Arena_result_andOUT[0]~I .oe_power_up = "low";
defparam \Arena_result_andOUT[0]~I .oe_register_mode = "none";
defparam \Arena_result_andOUT[0]~I .oe_sync_reset = "none";
defparam \Arena_result_andOUT[0]~I .operation_mode = "output";
defparam \Arena_result_andOUT[0]~I .output_async_reset = "none";
defparam \Arena_result_andOUT[0]~I .output_power_up = "low";
defparam \Arena_result_andOUT[0]~I .output_register_mode = "none";
defparam \Arena_result_andOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_brrOUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_brrOUT[5]));
// synopsys translate_off
defparam \Arena_result_brrOUT[5]~I .input_async_reset = "none";
defparam \Arena_result_brrOUT[5]~I .input_power_up = "low";
defparam \Arena_result_brrOUT[5]~I .input_register_mode = "none";
defparam \Arena_result_brrOUT[5]~I .input_sync_reset = "none";
defparam \Arena_result_brrOUT[5]~I .oe_async_reset = "none";
defparam \Arena_result_brrOUT[5]~I .oe_power_up = "low";
defparam \Arena_result_brrOUT[5]~I .oe_register_mode = "none";
defparam \Arena_result_brrOUT[5]~I .oe_sync_reset = "none";
defparam \Arena_result_brrOUT[5]~I .operation_mode = "output";
defparam \Arena_result_brrOUT[5]~I .output_async_reset = "none";
defparam \Arena_result_brrOUT[5]~I .output_power_up = "low";
defparam \Arena_result_brrOUT[5]~I .output_register_mode = "none";
defparam \Arena_result_brrOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_brrOUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_brrOUT[4]));
// synopsys translate_off
defparam \Arena_result_brrOUT[4]~I .input_async_reset = "none";
defparam \Arena_result_brrOUT[4]~I .input_power_up = "low";
defparam \Arena_result_brrOUT[4]~I .input_register_mode = "none";
defparam \Arena_result_brrOUT[4]~I .input_sync_reset = "none";
defparam \Arena_result_brrOUT[4]~I .oe_async_reset = "none";
defparam \Arena_result_brrOUT[4]~I .oe_power_up = "low";
defparam \Arena_result_brrOUT[4]~I .oe_register_mode = "none";
defparam \Arena_result_brrOUT[4]~I .oe_sync_reset = "none";
defparam \Arena_result_brrOUT[4]~I .operation_mode = "output";
defparam \Arena_result_brrOUT[4]~I .output_async_reset = "none";
defparam \Arena_result_brrOUT[4]~I .output_power_up = "low";
defparam \Arena_result_brrOUT[4]~I .output_register_mode = "none";
defparam \Arena_result_brrOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_brrOUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_brrOUT[3]));
// synopsys translate_off
defparam \Arena_result_brrOUT[3]~I .input_async_reset = "none";
defparam \Arena_result_brrOUT[3]~I .input_power_up = "low";
defparam \Arena_result_brrOUT[3]~I .input_register_mode = "none";
defparam \Arena_result_brrOUT[3]~I .input_sync_reset = "none";
defparam \Arena_result_brrOUT[3]~I .oe_async_reset = "none";
defparam \Arena_result_brrOUT[3]~I .oe_power_up = "low";
defparam \Arena_result_brrOUT[3]~I .oe_register_mode = "none";
defparam \Arena_result_brrOUT[3]~I .oe_sync_reset = "none";
defparam \Arena_result_brrOUT[3]~I .operation_mode = "output";
defparam \Arena_result_brrOUT[3]~I .output_async_reset = "none";
defparam \Arena_result_brrOUT[3]~I .output_power_up = "low";
defparam \Arena_result_brrOUT[3]~I .output_register_mode = "none";
defparam \Arena_result_brrOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_brrOUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_brrOUT[2]));
// synopsys translate_off
defparam \Arena_result_brrOUT[2]~I .input_async_reset = "none";
defparam \Arena_result_brrOUT[2]~I .input_power_up = "low";
defparam \Arena_result_brrOUT[2]~I .input_register_mode = "none";
defparam \Arena_result_brrOUT[2]~I .input_sync_reset = "none";
defparam \Arena_result_brrOUT[2]~I .oe_async_reset = "none";
defparam \Arena_result_brrOUT[2]~I .oe_power_up = "low";
defparam \Arena_result_brrOUT[2]~I .oe_register_mode = "none";
defparam \Arena_result_brrOUT[2]~I .oe_sync_reset = "none";
defparam \Arena_result_brrOUT[2]~I .operation_mode = "output";
defparam \Arena_result_brrOUT[2]~I .output_async_reset = "none";
defparam \Arena_result_brrOUT[2]~I .output_power_up = "low";
defparam \Arena_result_brrOUT[2]~I .output_register_mode = "none";
defparam \Arena_result_brrOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_brrOUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_brrOUT[1]));
// synopsys translate_off
defparam \Arena_result_brrOUT[1]~I .input_async_reset = "none";
defparam \Arena_result_brrOUT[1]~I .input_power_up = "low";
defparam \Arena_result_brrOUT[1]~I .input_register_mode = "none";
defparam \Arena_result_brrOUT[1]~I .input_sync_reset = "none";
defparam \Arena_result_brrOUT[1]~I .oe_async_reset = "none";
defparam \Arena_result_brrOUT[1]~I .oe_power_up = "low";
defparam \Arena_result_brrOUT[1]~I .oe_register_mode = "none";
defparam \Arena_result_brrOUT[1]~I .oe_sync_reset = "none";
defparam \Arena_result_brrOUT[1]~I .operation_mode = "output";
defparam \Arena_result_brrOUT[1]~I .output_async_reset = "none";
defparam \Arena_result_brrOUT[1]~I .output_power_up = "low";
defparam \Arena_result_brrOUT[1]~I .output_register_mode = "none";
defparam \Arena_result_brrOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_brrOUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_brrOUT[0]));
// synopsys translate_off
defparam \Arena_result_brrOUT[0]~I .input_async_reset = "none";
defparam \Arena_result_brrOUT[0]~I .input_power_up = "low";
defparam \Arena_result_brrOUT[0]~I .input_register_mode = "none";
defparam \Arena_result_brrOUT[0]~I .input_sync_reset = "none";
defparam \Arena_result_brrOUT[0]~I .oe_async_reset = "none";
defparam \Arena_result_brrOUT[0]~I .oe_power_up = "low";
defparam \Arena_result_brrOUT[0]~I .oe_register_mode = "none";
defparam \Arena_result_brrOUT[0]~I .oe_sync_reset = "none";
defparam \Arena_result_brrOUT[0]~I .operation_mode = "output";
defparam \Arena_result_brrOUT[0]~I .output_async_reset = "none";
defparam \Arena_result_brrOUT[0]~I .output_power_up = "low";
defparam \Arena_result_brrOUT[0]~I .output_register_mode = "none";
defparam \Arena_result_brrOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bslOUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bslOUT[5]));
// synopsys translate_off
defparam \Arena_result_bslOUT[5]~I .input_async_reset = "none";
defparam \Arena_result_bslOUT[5]~I .input_power_up = "low";
defparam \Arena_result_bslOUT[5]~I .input_register_mode = "none";
defparam \Arena_result_bslOUT[5]~I .input_sync_reset = "none";
defparam \Arena_result_bslOUT[5]~I .oe_async_reset = "none";
defparam \Arena_result_bslOUT[5]~I .oe_power_up = "low";
defparam \Arena_result_bslOUT[5]~I .oe_register_mode = "none";
defparam \Arena_result_bslOUT[5]~I .oe_sync_reset = "none";
defparam \Arena_result_bslOUT[5]~I .operation_mode = "output";
defparam \Arena_result_bslOUT[5]~I .output_async_reset = "none";
defparam \Arena_result_bslOUT[5]~I .output_power_up = "low";
defparam \Arena_result_bslOUT[5]~I .output_register_mode = "none";
defparam \Arena_result_bslOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bslOUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bslOUT[4]));
// synopsys translate_off
defparam \Arena_result_bslOUT[4]~I .input_async_reset = "none";
defparam \Arena_result_bslOUT[4]~I .input_power_up = "low";
defparam \Arena_result_bslOUT[4]~I .input_register_mode = "none";
defparam \Arena_result_bslOUT[4]~I .input_sync_reset = "none";
defparam \Arena_result_bslOUT[4]~I .oe_async_reset = "none";
defparam \Arena_result_bslOUT[4]~I .oe_power_up = "low";
defparam \Arena_result_bslOUT[4]~I .oe_register_mode = "none";
defparam \Arena_result_bslOUT[4]~I .oe_sync_reset = "none";
defparam \Arena_result_bslOUT[4]~I .operation_mode = "output";
defparam \Arena_result_bslOUT[4]~I .output_async_reset = "none";
defparam \Arena_result_bslOUT[4]~I .output_power_up = "low";
defparam \Arena_result_bslOUT[4]~I .output_register_mode = "none";
defparam \Arena_result_bslOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bslOUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bslOUT[3]));
// synopsys translate_off
defparam \Arena_result_bslOUT[3]~I .input_async_reset = "none";
defparam \Arena_result_bslOUT[3]~I .input_power_up = "low";
defparam \Arena_result_bslOUT[3]~I .input_register_mode = "none";
defparam \Arena_result_bslOUT[3]~I .input_sync_reset = "none";
defparam \Arena_result_bslOUT[3]~I .oe_async_reset = "none";
defparam \Arena_result_bslOUT[3]~I .oe_power_up = "low";
defparam \Arena_result_bslOUT[3]~I .oe_register_mode = "none";
defparam \Arena_result_bslOUT[3]~I .oe_sync_reset = "none";
defparam \Arena_result_bslOUT[3]~I .operation_mode = "output";
defparam \Arena_result_bslOUT[3]~I .output_async_reset = "none";
defparam \Arena_result_bslOUT[3]~I .output_power_up = "low";
defparam \Arena_result_bslOUT[3]~I .output_register_mode = "none";
defparam \Arena_result_bslOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bslOUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bslOUT[2]));
// synopsys translate_off
defparam \Arena_result_bslOUT[2]~I .input_async_reset = "none";
defparam \Arena_result_bslOUT[2]~I .input_power_up = "low";
defparam \Arena_result_bslOUT[2]~I .input_register_mode = "none";
defparam \Arena_result_bslOUT[2]~I .input_sync_reset = "none";
defparam \Arena_result_bslOUT[2]~I .oe_async_reset = "none";
defparam \Arena_result_bslOUT[2]~I .oe_power_up = "low";
defparam \Arena_result_bslOUT[2]~I .oe_register_mode = "none";
defparam \Arena_result_bslOUT[2]~I .oe_sync_reset = "none";
defparam \Arena_result_bslOUT[2]~I .operation_mode = "output";
defparam \Arena_result_bslOUT[2]~I .output_async_reset = "none";
defparam \Arena_result_bslOUT[2]~I .output_power_up = "low";
defparam \Arena_result_bslOUT[2]~I .output_register_mode = "none";
defparam \Arena_result_bslOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bslOUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bslOUT[1]));
// synopsys translate_off
defparam \Arena_result_bslOUT[1]~I .input_async_reset = "none";
defparam \Arena_result_bslOUT[1]~I .input_power_up = "low";
defparam \Arena_result_bslOUT[1]~I .input_register_mode = "none";
defparam \Arena_result_bslOUT[1]~I .input_sync_reset = "none";
defparam \Arena_result_bslOUT[1]~I .oe_async_reset = "none";
defparam \Arena_result_bslOUT[1]~I .oe_power_up = "low";
defparam \Arena_result_bslOUT[1]~I .oe_register_mode = "none";
defparam \Arena_result_bslOUT[1]~I .oe_sync_reset = "none";
defparam \Arena_result_bslOUT[1]~I .operation_mode = "output";
defparam \Arena_result_bslOUT[1]~I .output_async_reset = "none";
defparam \Arena_result_bslOUT[1]~I .output_power_up = "low";
defparam \Arena_result_bslOUT[1]~I .output_register_mode = "none";
defparam \Arena_result_bslOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bslOUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bslOUT[0]));
// synopsys translate_off
defparam \Arena_result_bslOUT[0]~I .input_async_reset = "none";
defparam \Arena_result_bslOUT[0]~I .input_power_up = "low";
defparam \Arena_result_bslOUT[0]~I .input_register_mode = "none";
defparam \Arena_result_bslOUT[0]~I .input_sync_reset = "none";
defparam \Arena_result_bslOUT[0]~I .oe_async_reset = "none";
defparam \Arena_result_bslOUT[0]~I .oe_power_up = "low";
defparam \Arena_result_bslOUT[0]~I .oe_register_mode = "none";
defparam \Arena_result_bslOUT[0]~I .oe_sync_reset = "none";
defparam \Arena_result_bslOUT[0]~I .operation_mode = "output";
defparam \Arena_result_bslOUT[0]~I .output_async_reset = "none";
defparam \Arena_result_bslOUT[0]~I .output_power_up = "low";
defparam \Arena_result_bslOUT[0]~I .output_register_mode = "none";
defparam \Arena_result_bslOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bsrOUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bsrOUT[5]));
// synopsys translate_off
defparam \Arena_result_bsrOUT[5]~I .input_async_reset = "none";
defparam \Arena_result_bsrOUT[5]~I .input_power_up = "low";
defparam \Arena_result_bsrOUT[5]~I .input_register_mode = "none";
defparam \Arena_result_bsrOUT[5]~I .input_sync_reset = "none";
defparam \Arena_result_bsrOUT[5]~I .oe_async_reset = "none";
defparam \Arena_result_bsrOUT[5]~I .oe_power_up = "low";
defparam \Arena_result_bsrOUT[5]~I .oe_register_mode = "none";
defparam \Arena_result_bsrOUT[5]~I .oe_sync_reset = "none";
defparam \Arena_result_bsrOUT[5]~I .operation_mode = "output";
defparam \Arena_result_bsrOUT[5]~I .output_async_reset = "none";
defparam \Arena_result_bsrOUT[5]~I .output_power_up = "low";
defparam \Arena_result_bsrOUT[5]~I .output_register_mode = "none";
defparam \Arena_result_bsrOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bsrOUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bsrOUT[4]));
// synopsys translate_off
defparam \Arena_result_bsrOUT[4]~I .input_async_reset = "none";
defparam \Arena_result_bsrOUT[4]~I .input_power_up = "low";
defparam \Arena_result_bsrOUT[4]~I .input_register_mode = "none";
defparam \Arena_result_bsrOUT[4]~I .input_sync_reset = "none";
defparam \Arena_result_bsrOUT[4]~I .oe_async_reset = "none";
defparam \Arena_result_bsrOUT[4]~I .oe_power_up = "low";
defparam \Arena_result_bsrOUT[4]~I .oe_register_mode = "none";
defparam \Arena_result_bsrOUT[4]~I .oe_sync_reset = "none";
defparam \Arena_result_bsrOUT[4]~I .operation_mode = "output";
defparam \Arena_result_bsrOUT[4]~I .output_async_reset = "none";
defparam \Arena_result_bsrOUT[4]~I .output_power_up = "low";
defparam \Arena_result_bsrOUT[4]~I .output_register_mode = "none";
defparam \Arena_result_bsrOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bsrOUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bsrOUT[3]));
// synopsys translate_off
defparam \Arena_result_bsrOUT[3]~I .input_async_reset = "none";
defparam \Arena_result_bsrOUT[3]~I .input_power_up = "low";
defparam \Arena_result_bsrOUT[3]~I .input_register_mode = "none";
defparam \Arena_result_bsrOUT[3]~I .input_sync_reset = "none";
defparam \Arena_result_bsrOUT[3]~I .oe_async_reset = "none";
defparam \Arena_result_bsrOUT[3]~I .oe_power_up = "low";
defparam \Arena_result_bsrOUT[3]~I .oe_register_mode = "none";
defparam \Arena_result_bsrOUT[3]~I .oe_sync_reset = "none";
defparam \Arena_result_bsrOUT[3]~I .operation_mode = "output";
defparam \Arena_result_bsrOUT[3]~I .output_async_reset = "none";
defparam \Arena_result_bsrOUT[3]~I .output_power_up = "low";
defparam \Arena_result_bsrOUT[3]~I .output_register_mode = "none";
defparam \Arena_result_bsrOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bsrOUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bsrOUT[2]));
// synopsys translate_off
defparam \Arena_result_bsrOUT[2]~I .input_async_reset = "none";
defparam \Arena_result_bsrOUT[2]~I .input_power_up = "low";
defparam \Arena_result_bsrOUT[2]~I .input_register_mode = "none";
defparam \Arena_result_bsrOUT[2]~I .input_sync_reset = "none";
defparam \Arena_result_bsrOUT[2]~I .oe_async_reset = "none";
defparam \Arena_result_bsrOUT[2]~I .oe_power_up = "low";
defparam \Arena_result_bsrOUT[2]~I .oe_register_mode = "none";
defparam \Arena_result_bsrOUT[2]~I .oe_sync_reset = "none";
defparam \Arena_result_bsrOUT[2]~I .operation_mode = "output";
defparam \Arena_result_bsrOUT[2]~I .output_async_reset = "none";
defparam \Arena_result_bsrOUT[2]~I .output_power_up = "low";
defparam \Arena_result_bsrOUT[2]~I .output_register_mode = "none";
defparam \Arena_result_bsrOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bsrOUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bsrOUT[1]));
// synopsys translate_off
defparam \Arena_result_bsrOUT[1]~I .input_async_reset = "none";
defparam \Arena_result_bsrOUT[1]~I .input_power_up = "low";
defparam \Arena_result_bsrOUT[1]~I .input_register_mode = "none";
defparam \Arena_result_bsrOUT[1]~I .input_sync_reset = "none";
defparam \Arena_result_bsrOUT[1]~I .oe_async_reset = "none";
defparam \Arena_result_bsrOUT[1]~I .oe_power_up = "low";
defparam \Arena_result_bsrOUT[1]~I .oe_register_mode = "none";
defparam \Arena_result_bsrOUT[1]~I .oe_sync_reset = "none";
defparam \Arena_result_bsrOUT[1]~I .operation_mode = "output";
defparam \Arena_result_bsrOUT[1]~I .output_async_reset = "none";
defparam \Arena_result_bsrOUT[1]~I .output_power_up = "low";
defparam \Arena_result_bsrOUT[1]~I .output_register_mode = "none";
defparam \Arena_result_bsrOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_bsrOUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_bsrOUT[0]));
// synopsys translate_off
defparam \Arena_result_bsrOUT[0]~I .input_async_reset = "none";
defparam \Arena_result_bsrOUT[0]~I .input_power_up = "low";
defparam \Arena_result_bsrOUT[0]~I .input_register_mode = "none";
defparam \Arena_result_bsrOUT[0]~I .input_sync_reset = "none";
defparam \Arena_result_bsrOUT[0]~I .oe_async_reset = "none";
defparam \Arena_result_bsrOUT[0]~I .oe_power_up = "low";
defparam \Arena_result_bsrOUT[0]~I .oe_register_mode = "none";
defparam \Arena_result_bsrOUT[0]~I .oe_sync_reset = "none";
defparam \Arena_result_bsrOUT[0]~I .operation_mode = "output";
defparam \Arena_result_bsrOUT[0]~I .output_async_reset = "none";
defparam \Arena_result_bsrOUT[0]~I .output_power_up = "low";
defparam \Arena_result_bsrOUT[0]~I .output_register_mode = "none";
defparam \Arena_result_bsrOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_orOUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_orOUT[5]));
// synopsys translate_off
defparam \Arena_result_orOUT[5]~I .input_async_reset = "none";
defparam \Arena_result_orOUT[5]~I .input_power_up = "low";
defparam \Arena_result_orOUT[5]~I .input_register_mode = "none";
defparam \Arena_result_orOUT[5]~I .input_sync_reset = "none";
defparam \Arena_result_orOUT[5]~I .oe_async_reset = "none";
defparam \Arena_result_orOUT[5]~I .oe_power_up = "low";
defparam \Arena_result_orOUT[5]~I .oe_register_mode = "none";
defparam \Arena_result_orOUT[5]~I .oe_sync_reset = "none";
defparam \Arena_result_orOUT[5]~I .operation_mode = "output";
defparam \Arena_result_orOUT[5]~I .output_async_reset = "none";
defparam \Arena_result_orOUT[5]~I .output_power_up = "low";
defparam \Arena_result_orOUT[5]~I .output_register_mode = "none";
defparam \Arena_result_orOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_orOUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_orOUT[4]));
// synopsys translate_off
defparam \Arena_result_orOUT[4]~I .input_async_reset = "none";
defparam \Arena_result_orOUT[4]~I .input_power_up = "low";
defparam \Arena_result_orOUT[4]~I .input_register_mode = "none";
defparam \Arena_result_orOUT[4]~I .input_sync_reset = "none";
defparam \Arena_result_orOUT[4]~I .oe_async_reset = "none";
defparam \Arena_result_orOUT[4]~I .oe_power_up = "low";
defparam \Arena_result_orOUT[4]~I .oe_register_mode = "none";
defparam \Arena_result_orOUT[4]~I .oe_sync_reset = "none";
defparam \Arena_result_orOUT[4]~I .operation_mode = "output";
defparam \Arena_result_orOUT[4]~I .output_async_reset = "none";
defparam \Arena_result_orOUT[4]~I .output_power_up = "low";
defparam \Arena_result_orOUT[4]~I .output_register_mode = "none";
defparam \Arena_result_orOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_orOUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_orOUT[3]));
// synopsys translate_off
defparam \Arena_result_orOUT[3]~I .input_async_reset = "none";
defparam \Arena_result_orOUT[3]~I .input_power_up = "low";
defparam \Arena_result_orOUT[3]~I .input_register_mode = "none";
defparam \Arena_result_orOUT[3]~I .input_sync_reset = "none";
defparam \Arena_result_orOUT[3]~I .oe_async_reset = "none";
defparam \Arena_result_orOUT[3]~I .oe_power_up = "low";
defparam \Arena_result_orOUT[3]~I .oe_register_mode = "none";
defparam \Arena_result_orOUT[3]~I .oe_sync_reset = "none";
defparam \Arena_result_orOUT[3]~I .operation_mode = "output";
defparam \Arena_result_orOUT[3]~I .output_async_reset = "none";
defparam \Arena_result_orOUT[3]~I .output_power_up = "low";
defparam \Arena_result_orOUT[3]~I .output_register_mode = "none";
defparam \Arena_result_orOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_orOUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_orOUT[2]));
// synopsys translate_off
defparam \Arena_result_orOUT[2]~I .input_async_reset = "none";
defparam \Arena_result_orOUT[2]~I .input_power_up = "low";
defparam \Arena_result_orOUT[2]~I .input_register_mode = "none";
defparam \Arena_result_orOUT[2]~I .input_sync_reset = "none";
defparam \Arena_result_orOUT[2]~I .oe_async_reset = "none";
defparam \Arena_result_orOUT[2]~I .oe_power_up = "low";
defparam \Arena_result_orOUT[2]~I .oe_register_mode = "none";
defparam \Arena_result_orOUT[2]~I .oe_sync_reset = "none";
defparam \Arena_result_orOUT[2]~I .operation_mode = "output";
defparam \Arena_result_orOUT[2]~I .output_async_reset = "none";
defparam \Arena_result_orOUT[2]~I .output_power_up = "low";
defparam \Arena_result_orOUT[2]~I .output_register_mode = "none";
defparam \Arena_result_orOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_orOUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_orOUT[1]));
// synopsys translate_off
defparam \Arena_result_orOUT[1]~I .input_async_reset = "none";
defparam \Arena_result_orOUT[1]~I .input_power_up = "low";
defparam \Arena_result_orOUT[1]~I .input_register_mode = "none";
defparam \Arena_result_orOUT[1]~I .input_sync_reset = "none";
defparam \Arena_result_orOUT[1]~I .oe_async_reset = "none";
defparam \Arena_result_orOUT[1]~I .oe_power_up = "low";
defparam \Arena_result_orOUT[1]~I .oe_register_mode = "none";
defparam \Arena_result_orOUT[1]~I .oe_sync_reset = "none";
defparam \Arena_result_orOUT[1]~I .operation_mode = "output";
defparam \Arena_result_orOUT[1]~I .output_async_reset = "none";
defparam \Arena_result_orOUT[1]~I .output_power_up = "low";
defparam \Arena_result_orOUT[1]~I .output_register_mode = "none";
defparam \Arena_result_orOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_result_orOUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_result_orOUT[0]));
// synopsys translate_off
defparam \Arena_result_orOUT[0]~I .input_async_reset = "none";
defparam \Arena_result_orOUT[0]~I .input_power_up = "low";
defparam \Arena_result_orOUT[0]~I .input_register_mode = "none";
defparam \Arena_result_orOUT[0]~I .input_sync_reset = "none";
defparam \Arena_result_orOUT[0]~I .oe_async_reset = "none";
defparam \Arena_result_orOUT[0]~I .oe_power_up = "low";
defparam \Arena_result_orOUT[0]~I .oe_register_mode = "none";
defparam \Arena_result_orOUT[0]~I .oe_sync_reset = "none";
defparam \Arena_result_orOUT[0]~I .operation_mode = "output";
defparam \Arena_result_orOUT[0]~I .output_async_reset = "none";
defparam \Arena_result_orOUT[0]~I .output_power_up = "low";
defparam \Arena_result_orOUT[0]~I .output_register_mode = "none";
defparam \Arena_result_orOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT[5]));
// synopsys translate_off
defparam \Arena_resultnotOUT[5]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT[5]~I .input_power_up = "low";
defparam \Arena_resultnotOUT[5]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT[5]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT[5]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT[5]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT[5]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT[5]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT[5]~I .operation_mode = "output";
defparam \Arena_resultnotOUT[5]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT[5]~I .output_power_up = "low";
defparam \Arena_resultnotOUT[5]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT[4]));
// synopsys translate_off
defparam \Arena_resultnotOUT[4]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT[4]~I .input_power_up = "low";
defparam \Arena_resultnotOUT[4]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT[4]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT[4]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT[4]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT[4]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT[4]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT[4]~I .operation_mode = "output";
defparam \Arena_resultnotOUT[4]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT[4]~I .output_power_up = "low";
defparam \Arena_resultnotOUT[4]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT[3]));
// synopsys translate_off
defparam \Arena_resultnotOUT[3]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT[3]~I .input_power_up = "low";
defparam \Arena_resultnotOUT[3]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT[3]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT[3]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT[3]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT[3]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT[3]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT[3]~I .operation_mode = "output";
defparam \Arena_resultnotOUT[3]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT[3]~I .output_power_up = "low";
defparam \Arena_resultnotOUT[3]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT[2]));
// synopsys translate_off
defparam \Arena_resultnotOUT[2]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT[2]~I .input_power_up = "low";
defparam \Arena_resultnotOUT[2]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT[2]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT[2]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT[2]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT[2]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT[2]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT[2]~I .operation_mode = "output";
defparam \Arena_resultnotOUT[2]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT[2]~I .output_power_up = "low";
defparam \Arena_resultnotOUT[2]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT[1]));
// synopsys translate_off
defparam \Arena_resultnotOUT[1]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT[1]~I .input_power_up = "low";
defparam \Arena_resultnotOUT[1]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT[1]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT[1]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT[1]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT[1]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT[1]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT[1]~I .operation_mode = "output";
defparam \Arena_resultnotOUT[1]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT[1]~I .output_power_up = "low";
defparam \Arena_resultnotOUT[1]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT[0]));
// synopsys translate_off
defparam \Arena_resultnotOUT[0]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT[0]~I .input_power_up = "low";
defparam \Arena_resultnotOUT[0]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT[0]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT[0]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT[0]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT[0]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT[0]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT[0]~I .operation_mode = "output";
defparam \Arena_resultnotOUT[0]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT[0]~I .output_power_up = "low";
defparam \Arena_resultnotOUT[0]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT18[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT18[5]));
// synopsys translate_off
defparam \Arena_resultnotOUT18[5]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT18[5]~I .input_power_up = "low";
defparam \Arena_resultnotOUT18[5]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT18[5]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT18[5]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT18[5]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT18[5]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT18[5]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT18[5]~I .operation_mode = "output";
defparam \Arena_resultnotOUT18[5]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT18[5]~I .output_power_up = "low";
defparam \Arena_resultnotOUT18[5]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT18[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT19[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT19[4]));
// synopsys translate_off
defparam \Arena_resultnotOUT19[4]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT19[4]~I .input_power_up = "low";
defparam \Arena_resultnotOUT19[4]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT19[4]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT19[4]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT19[4]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT19[4]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT19[4]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT19[4]~I .operation_mode = "output";
defparam \Arena_resultnotOUT19[4]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT19[4]~I .output_power_up = "low";
defparam \Arena_resultnotOUT19[4]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT19[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT19[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT19[3]));
// synopsys translate_off
defparam \Arena_resultnotOUT19[3]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT19[3]~I .input_power_up = "low";
defparam \Arena_resultnotOUT19[3]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT19[3]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT19[3]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT19[3]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT19[3]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT19[3]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT19[3]~I .operation_mode = "output";
defparam \Arena_resultnotOUT19[3]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT19[3]~I .output_power_up = "low";
defparam \Arena_resultnotOUT19[3]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT19[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT20[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT20[2]));
// synopsys translate_off
defparam \Arena_resultnotOUT20[2]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT20[2]~I .input_power_up = "low";
defparam \Arena_resultnotOUT20[2]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT20[2]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT20[2]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT20[2]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT20[2]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT20[2]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT20[2]~I .operation_mode = "output";
defparam \Arena_resultnotOUT20[2]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT20[2]~I .output_power_up = "low";
defparam \Arena_resultnotOUT20[2]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT20[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT21[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT21[1]));
// synopsys translate_off
defparam \Arena_resultnotOUT21[1]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT21[1]~I .input_power_up = "low";
defparam \Arena_resultnotOUT21[1]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT21[1]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT21[1]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT21[1]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT21[1]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT21[1]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT21[1]~I .operation_mode = "output";
defparam \Arena_resultnotOUT21[1]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT21[1]~I .output_power_up = "low";
defparam \Arena_resultnotOUT21[1]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT21[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Arena_resultnotOUT22[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_resultnotOUT22[0]));
// synopsys translate_off
defparam \Arena_resultnotOUT22[0]~I .input_async_reset = "none";
defparam \Arena_resultnotOUT22[0]~I .input_power_up = "low";
defparam \Arena_resultnotOUT22[0]~I .input_register_mode = "none";
defparam \Arena_resultnotOUT22[0]~I .input_sync_reset = "none";
defparam \Arena_resultnotOUT22[0]~I .oe_async_reset = "none";
defparam \Arena_resultnotOUT22[0]~I .oe_power_up = "low";
defparam \Arena_resultnotOUT22[0]~I .oe_register_mode = "none";
defparam \Arena_resultnotOUT22[0]~I .oe_sync_reset = "none";
defparam \Arena_resultnotOUT22[0]~I .operation_mode = "output";
defparam \Arena_resultnotOUT22[0]~I .output_async_reset = "none";
defparam \Arena_resultnotOUT22[0]~I .output_power_up = "low";
defparam \Arena_resultnotOUT22[0]~I .output_register_mode = "none";
defparam \Arena_resultnotOUT22[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_opcode[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_opcode[3]));
// synopsys translate_off
defparam \Arena_opcode[3]~I .input_async_reset = "none";
defparam \Arena_opcode[3]~I .input_power_up = "low";
defparam \Arena_opcode[3]~I .input_register_mode = "none";
defparam \Arena_opcode[3]~I .input_sync_reset = "none";
defparam \Arena_opcode[3]~I .oe_async_reset = "none";
defparam \Arena_opcode[3]~I .oe_power_up = "low";
defparam \Arena_opcode[3]~I .oe_register_mode = "none";
defparam \Arena_opcode[3]~I .oe_sync_reset = "none";
defparam \Arena_opcode[3]~I .operation_mode = "input";
defparam \Arena_opcode[3]~I .output_async_reset = "none";
defparam \Arena_opcode[3]~I .output_power_up = "low";
defparam \Arena_opcode[3]~I .output_register_mode = "none";
defparam \Arena_opcode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_opcode[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_opcode[2]));
// synopsys translate_off
defparam \Arena_opcode[2]~I .input_async_reset = "none";
defparam \Arena_opcode[2]~I .input_power_up = "low";
defparam \Arena_opcode[2]~I .input_register_mode = "none";
defparam \Arena_opcode[2]~I .input_sync_reset = "none";
defparam \Arena_opcode[2]~I .oe_async_reset = "none";
defparam \Arena_opcode[2]~I .oe_power_up = "low";
defparam \Arena_opcode[2]~I .oe_register_mode = "none";
defparam \Arena_opcode[2]~I .oe_sync_reset = "none";
defparam \Arena_opcode[2]~I .operation_mode = "input";
defparam \Arena_opcode[2]~I .output_async_reset = "none";
defparam \Arena_opcode[2]~I .output_power_up = "low";
defparam \Arena_opcode[2]~I .output_register_mode = "none";
defparam \Arena_opcode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_opcode[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_opcode[1]));
// synopsys translate_off
defparam \Arena_opcode[1]~I .input_async_reset = "none";
defparam \Arena_opcode[1]~I .input_power_up = "low";
defparam \Arena_opcode[1]~I .input_register_mode = "none";
defparam \Arena_opcode[1]~I .input_sync_reset = "none";
defparam \Arena_opcode[1]~I .oe_async_reset = "none";
defparam \Arena_opcode[1]~I .oe_power_up = "low";
defparam \Arena_opcode[1]~I .oe_register_mode = "none";
defparam \Arena_opcode[1]~I .oe_sync_reset = "none";
defparam \Arena_opcode[1]~I .operation_mode = "input";
defparam \Arena_opcode[1]~I .output_async_reset = "none";
defparam \Arena_opcode[1]~I .output_power_up = "low";
defparam \Arena_opcode[1]~I .output_register_mode = "none";
defparam \Arena_opcode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_opcode[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_opcode[0]));
// synopsys translate_off
defparam \Arena_opcode[0]~I .input_async_reset = "none";
defparam \Arena_opcode[0]~I .input_power_up = "low";
defparam \Arena_opcode[0]~I .input_register_mode = "none";
defparam \Arena_opcode[0]~I .input_sync_reset = "none";
defparam \Arena_opcode[0]~I .oe_async_reset = "none";
defparam \Arena_opcode[0]~I .oe_power_up = "low";
defparam \Arena_opcode[0]~I .oe_register_mode = "none";
defparam \Arena_opcode[0]~I .oe_sync_reset = "none";
defparam \Arena_opcode[0]~I .operation_mode = "input";
defparam \Arena_opcode[0]~I .output_async_reset = "none";
defparam \Arena_opcode[0]~I .output_power_up = "low";
defparam \Arena_opcode[0]~I .output_register_mode = "none";
defparam \Arena_opcode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Arena_buttonStart~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Arena_buttonStart));
// synopsys translate_off
defparam \Arena_buttonStart~I .input_async_reset = "none";
defparam \Arena_buttonStart~I .input_power_up = "low";
defparam \Arena_buttonStart~I .input_register_mode = "none";
defparam \Arena_buttonStart~I .input_sync_reset = "none";
defparam \Arena_buttonStart~I .oe_async_reset = "none";
defparam \Arena_buttonStart~I .oe_power_up = "low";
defparam \Arena_buttonStart~I .oe_register_mode = "none";
defparam \Arena_buttonStart~I .oe_sync_reset = "none";
defparam \Arena_buttonStart~I .operation_mode = "input";
defparam \Arena_buttonStart~I .output_async_reset = "none";
defparam \Arena_buttonStart~I .output_power_up = "low";
defparam \Arena_buttonStart~I .output_register_mode = "none";
defparam \Arena_buttonStart~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
