FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 * Marvell OcteonTX CPT driver
 *
/* bench 7669.1.0 503c7c4a8dce */
/* bench 7669.1.1 3b0748b8cc5e */
/* bench 7669.1.2 afbf15ded298 */
/* bench 7669.1.3 962921b33e28 */
/* bench 7669.1.4 d9d31ee888fc */
/* bench 7669.1.5 5edaa8cebacf */
/* bench 7669.1.6 af15aeb4a9c1 */
/* bench 7669.1.7 eb71bc0fa737 */
/* bench 7669.1.8 57c83a536487 */
/* bench 7669.1.9 4aab16d4b687 */
/* bench 7669.1.10 a17992858c28 */
/* bench 7669.1.11 c76f80393485 */
/* bench 7669.1.12 1578244618ed */
/* bench 7669.1.13 a1b8ff34bea5 */
/* bench 7669.1.14 97a5890de47b */
/* bench 7669.1.15 cacd98fd5492 */
/* bench 7669.1.16 6610e78bacef */
/* bench 7669.1.17 ce1dab838a33 */
 * Copyright (C) 2019 Marvell International Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __OTX_CPTPF_H
#define __OTX_CPTPF_H

#include <linux/types.h>
#include <linux/device.h>
#include "otx_cptpf_ucode.h"

/*
 * OcteonTX CPT device structure
 */
struct otx_cpt_device {
	void __iomem *reg_base; /* Register start address */
	struct pci_dev *pdev;	/* Pci device handle */
/* bench 2988.2.0 d2b1d43a908b */
/* bench 2988.2.1 bde7e0118c17 */
/* bench 2988.2.2 9316f1e0ff57 */
/* bench 2988.2.3 b98e399e765c */
/* bench 2988.2.4 9ef042b8de16 */
/* bench 2988.2.5 4a2bfc46f882 */
	u8 max_vfs;	/* Maximum number of VFs supported by the CPT */
	u8 vfs_enabled;	/* Number of enabled VFs */
};

void otx_cpt_mbox_intr_handler(struct otx_cpt_device *cpt, int mbx);
void otx_cpt_disable_all_cores(struct otx_cpt_device *cpt);

#endif /* __OTX_CPTPF_H */
