
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018017                       # Number of seconds simulated
sim_ticks                                 18017347000                       # Number of ticks simulated
final_tick                                18017347000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142372                       # Simulator instruction rate (inst/s)
host_op_rate                                   219186                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              986806285                       # Simulator tick rate (ticks/s)
host_mem_usage                                 675164                       # Number of bytes of host memory used
host_seconds                                    18.26                       # Real time elapsed on the host
sim_insts                                     2599443                       # Number of instructions simulated
sim_ops                                       4001932                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            42304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           308224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              350528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          42304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks        17408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            17408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               661                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              4816                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 5477                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks            272                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 272                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             2347959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            17107069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               19455029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        2347959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2347959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           966180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                966180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           966180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            2347959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           17107069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              20421209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         5477                       # Number of read requests accepted
system.mem_ctrl.avgNetLat                        0.00                       # Average network latency to DRAM controller
system.mem_ctrl.writeReqs                         272                       # Number of write requests accepted
system.mem_ctrl.readBursts                       5477                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       272                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  350464                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    16000                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   350528                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 17408                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                432                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                400                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                492                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                428                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                400                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                342                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                290                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                278                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                325                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                377                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               448                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               344                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               201                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               231                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               253                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 14                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 75                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                62                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                37                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                33                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 2                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    18017272000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   5477                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   272                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     5476                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2115                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     173.026950                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    143.112932                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    161.917731                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           274     12.96%     12.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1656     78.30%     91.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           61      2.88%     94.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           25      1.18%     95.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           21      0.99%     96.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           20      0.95%     97.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      0.19%     97.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      0.52%     97.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           43      2.03%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2115                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      390.500000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     146.089323                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     990.457839                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              6     42.86%     42.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            7     50.00%     92.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3712-3839            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             14                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.857143                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.849200                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.534522                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1      7.14%      7.14% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                13     92.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             14                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                      89126750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                191801750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    27380000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16275.89                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35025.89                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         19.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      19.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.16                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       19.98                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3406                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      201                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  62.20                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 73.90                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     3133983.65                       # Average gap between requests
system.mem_ctrl.pageHitRate                     62.75                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   8211000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4364250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 21862680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  214020                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          378003600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             127377330                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               9047520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       1716379440                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        252269280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3195964500                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              5713693620                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             317.121797                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           17714581000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       6447500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      159960000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   13293506250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    656818750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      136358500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   3764256000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   6918660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   3662175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 17235960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                 1090980                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          321456720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             101285580                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               7033440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1479903540                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        214911840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3355510170                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              5509159275                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             305.769719                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           17776720750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       4193500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      136004000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   13971511250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    559695250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      100390000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3245553000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     18017347000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         36034694                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     2599443                       # Number of instructions committed
system.cpu.committedOps                       4001932                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               3999043                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   2994                       # Number of float alu accesses
system.cpu.num_func_calls                        1196                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       181869                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      3999043                       # number of integer instructions
system.cpu.num_fp_insts                          2994                       # number of float instructions
system.cpu.num_int_register_reads             7918788                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3638096                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 4846                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2293                       # number of times the floating registers were written
system.cpu.num_cc_register_reads              1180516                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1566629                       # number of times the CC registers were written
system.cpu.num_mem_refs                        883286                       # number of memory refs
system.cpu.num_load_insts                      790551                       # Number of load instructions
system.cpu.num_store_insts                      92735                       # Number of store instructions
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_busy_cycles               36034693.998000                       # Number of busy cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.Branches                            351449                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1168      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                   3033413     75.80%     75.83% # Class of executed instruction
system.cpu.op_class::IntMult                    81012      2.02%     77.85% # Class of executed instruction
system.cpu.op_class::IntDiv                      1102      0.03%     77.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1951      0.05%     77.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.93% # Class of executed instruction
system.cpu.op_class::MemRead                   789883     19.74%     97.67% # Class of executed instruction
system.cpu.op_class::MemWrite                   92399      2.31%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 668      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                336      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    4001932                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              3888                       # number of replacements
system.cpu.dcache.tags.tagsinuse           985.503440                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              716889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.674861                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1568019500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   985.503440                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.962406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.056641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1492171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1492171                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       649736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          649736                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        88899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88899                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        738635                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           738635                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       738635                       # number of overall hits
system.cpu.dcache.overall_hits::total          738635                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1141                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3826                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         4967                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4967                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4967                       # number of overall misses
system.cpu.dcache.overall_misses::total          4967                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     89967000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     89967000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    334883500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    334883500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    424850500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    424850500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    424850500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    424850500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       650877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       650877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        92725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       743602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       743602                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       743602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       743602                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001753                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041262                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006680                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006680                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006680                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 78849.255039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78849.255039                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87528.358599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87528.358599                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85534.628548                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85534.628548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85534.628548                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85534.628548                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2894                       # number of writebacks
system.cpu.dcache.writebacks::total              2894                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1141                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1141                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3826                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4967                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4967                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4967                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     88826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     88826000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    331057500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    331057500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    419883500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    419883500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    419883500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    419883500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.041262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006680                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006680                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006680                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006680                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77849.255039                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77849.255039                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86528.358599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86528.358599                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84534.628548                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84534.628548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84534.628548                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84534.628548                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               470                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.397549                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3533758                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               726                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4867.435262                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         445465500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.397549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7069694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7069694                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3533758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3533758                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3533758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3533758                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3533758                       # number of overall hits
system.cpu.icache.overall_hits::total         3533758                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          726                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           726                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          726                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            726                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          726                       # number of overall misses
system.cpu.icache.overall_misses::total           726                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53418000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53418000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53418000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53418000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53418000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53418000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3534484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3534484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3534484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3534484                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3534484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3534484                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000205                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000205                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73578.512397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73578.512397                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 73578.512397                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73578.512397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 73578.512397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73578.512397                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          726                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          726                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          726                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          726                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          726                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          726                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     52692000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52692000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     52692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     52692000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52692000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 72578.512397                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72578.512397                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 72578.512397                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72578.512397                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 72578.512397                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72578.512397                       # average overall mshr miss latency
system.fpga.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga.clk_domain.clock                     3333                       # Clock period in ticks
system.fpga.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.fpga.itb.walker.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.fpga.pwrStateResidencyTicks::ON    18017347000                       # Cumulative time (in ticks) in various power states
system.fpga.numCycles                         5403262                       # number of cpu cycles simulated
system.fpga.numWorkItemsStarted                     0                       # number of work items this cpu started
system.fpga.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.l2bus.snoop_filter.tot_requests         118051                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        78353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests        31655                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              252                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                54000                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               55867                       # Transaction distribution
system.l2bus.trans_dist::WriteReq               54000                       # Transaction distribution
system.l2bus.trans_dist::WriteResp              54000                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          3166                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2576                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3826                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3826                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1867                       # Transaction distribution
system.l2bus.pkt_count_system.fpga.dcache_port::system.l2cache.cpu_side       199664                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1922                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13822                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  215408                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.fpga.dcache_port::system.l2cache.cpu_side       366656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        46464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       503104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   916224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             17720                       # Total snoops (count)
system.l2bus.snoopTraffic                       82752                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             115077                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.286139                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.451957                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    82149     71.39%     71.39% # Request fanout histogram
system.l2bus.snoop_fanout::1                    32928     28.61%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               115077                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            115882588                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           108026536                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1089000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer2.occupancy             7450500                       # Layer occupancy (ticks)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1384                       # number of replacements
system.l2cache.tags.tagsinuse             3795.642991                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  96194                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 5478                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                17.560058                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     0.883529                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   169.623230                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  3625.136233                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000216                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.041412                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.885043                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.926671                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4094                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         4044                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               819166                       # Number of tag accesses
system.l2cache.tags.data_accesses              819166                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadReq_hits::fpga.data          37664                       # number of ReadReq hits
system.l2cache.ReadReq_hits::total              37664                       # number of ReadReq hits
system.l2cache.WriteReq_hits::fpga.data         54000                       # number of WriteReq hits
system.l2cache.WriteReq_hits::total             54000                       # number of WriteReq hits
system.l2cache.WritebackDirty_hits::writebacks         2894                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2894                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            12                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               12                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           65                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          139                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          204                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               65                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              151                       # number of demand (read+write) hits
system.l2cache.demand_hits::fpga.data           91664                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               91880                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              65                       # number of overall hits
system.l2cache.overall_hits::cpu.data             151                       # number of overall hits
system.l2cache.overall_hits::fpga.data          91664                       # number of overall hits
system.l2cache.overall_hits::total              91880                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         3814                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           3814                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          661                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1002                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1663                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            661                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           4816                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              5477                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           661                       # number of overall misses
system.l2cache.overall_misses::cpu.data          4816                       # number of overall misses
system.l2cache.overall_misses::total             5477                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data    309888500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    309888500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     50910000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     81090000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    132000000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     50910000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    390978500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    441888500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     50910000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    390978500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    441888500                       # number of overall miss cycles
system.l2cache.ReadReq_accesses::fpga.data        37664                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_accesses::total          37664                       # number of ReadReq accesses(hits+misses)
system.l2cache.WriteReq_accesses::fpga.data        54000                       # number of WriteReq accesses(hits+misses)
system.l2cache.WriteReq_accesses::total         54000                       # number of WriteReq accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::writebacks         2894                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2894                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         3826                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3826                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          726                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         1141                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1867                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          726                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         4967                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::fpga.data        91664                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           97357                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          726                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         4967                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::fpga.data        91664                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          97357                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.996864                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.996864                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.910468                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.878177                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.890734                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.910468                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.969599                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.056257                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.910468                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.969599                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.056257                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 81250.262192                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81250.262192                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 77019.667171                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80928.143713                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 79374.624173                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 77019.667171                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81183.243355                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80680.755888                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 77019.667171                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81183.243355                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80680.755888                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             272                       # number of writebacks
system.l2cache.writebacks::total                  272                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           39                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           39                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data         3814                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         3814                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          661                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1002                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1663                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          661                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         4816                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         5477                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          661                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         4816                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         5477                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data    271748500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    271748500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     44300000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     71070000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    115370000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     44300000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    342818500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    387118500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     44300000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    342818500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    387118500                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.996864                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.996864                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.910468                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.878177                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.890734                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.910468                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.969599                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.056257                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.910468                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.969599                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.056257                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71250.262192                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 71250.262192                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 67019.667171                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70928.143713                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69374.624173                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67019.667171                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 71183.243355                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 70680.755888                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67019.667171                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 71183.243355                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 70680.755888                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          6647                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1663                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          272                       # Transaction distribution
system.membus.trans_dist::CleanEvict              898                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3814                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1663                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        12124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        12124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       367936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       367936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  367936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5477                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5477    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5477                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3867500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           14585750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.topbus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.topbus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.topbus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.topbus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.topbus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.topbus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.topbus.pwrStateResidencyTicks::UNDEFINED  18017347000                       # Cumulative time (in ticks) in various power states
system.topbus.trans_dist::ReadReq              806890                       # Transaction distribution
system.topbus.trans_dist::ReadResp             790554                       # Transaction distribution
system.topbus.trans_dist::WriteReq             109071                       # Transaction distribution
system.topbus.trans_dist::WriteResp             92735                       # Transaction distribution
system.topbus.trans_dist::WritebackDirty         2894                       # Transaction distribution
system.topbus.trans_dist::CleanEvict              997                       # Transaction distribution
system.topbus.trans_dist::ReadSharedReq             3                       # Transaction distribution
system.topbus.pkt_count_system.cpu.dcache_port::system.cpu.dcache.cpu_side      1487204                       # Packet count per connected master and slave (bytes)
system.topbus.pkt_count_system.cpu.dcache_port::system.fpga.control_port       279374                       # Packet count per connected master and slave (bytes)
system.topbus.pkt_count_system.cpu.dcache_port::total      1766578                       # Packet count per connected master and slave (bytes)
system.topbus.pkt_size_system.cpu.dcache_port::system.cpu.dcache.cpu_side      3829944                       # Cumulative packet size per connected master and slave (bytes)
system.topbus.pkt_size_system.cpu.dcache_port::system.fpga.control_port      1117496                       # Cumulative packet size per connected master and slave (bytes)
system.topbus.pkt_size_system.cpu.dcache_port::total      4947440                       # Cumulative packet size per connected master and slave (bytes)
system.topbus.snoops                            36566                       # Total snoops (count)
system.topbus.snoopTraffic                     250560                       # Total snoop traffic (bytes)
system.topbus.snoop_fanout::samples            919855                       # Request fanout histogram
system.topbus.snoop_fanout::mean                    0                       # Request fanout histogram
system.topbus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.topbus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.topbus.snoop_fanout::0                  919855    100.00%    100.00% # Request fanout histogram
system.topbus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.topbus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.topbus.snoop_fanout::min_value               0                       # Request fanout histogram
system.topbus.snoop_fanout::max_value               0                       # Request fanout histogram
system.topbus.snoop_fanout::total              919855                       # Request fanout histogram
system.topbus.reqLayer0.occupancy           418163500                       # Layer occupancy (ticks)
system.topbus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.topbus.reqLayer1.occupancy            69848500                       # Layer occupancy (ticks)
system.topbus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.topbus.respLayer0.occupancy          877989478                       # Layer occupancy (ticks)
system.topbus.respLayer0.utilization              4.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
