C:/Users/ambig/source/RTL/Verilog/generic_fifo/fifo_testbench.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/generic_fifo/fifo_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fifo_testbench

Top level modules:
	fifo_testbench

} {} {}} C:/Users/ambig/source/RTL/Verilog/generic_fifo/generic_fifo.v {1 {vlog -work work -stats=none C:/Users/ambig/source/RTL/Verilog/generic_fifo/generic_fifo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module generic_fifo

Top level modules:
	generic_fifo

} {} {}}
