m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Verilog/HDL_homework/first_0321/par/simulation/modelsim
T_opt
!s110 1553182959
VTBEH5SDg_oJ2lDP8]ObFU2
04 18 4 work adder_8bit_vlg_tst fast 0
=1-645a0491c2ee-5c93b0ef-2f4-2760
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vadder_8bit
Z1 !s110 1553182958
!i10b 1
!s100 ]dH]^:b3cdmX7Nb_7iU9b3
IJ3nhCXhX;D@:zV9I`XDF52
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1553182010
8E:/Verilog/HDL_homework/first_0321/par/adder_8bit.v
FE:/Verilog/HDL_homework/first_0321/par/adder_8bit.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1553182958.773000
!s107 E:/Verilog/HDL_homework/first_0321/par/adder_8bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Verilog/HDL_homework/first_0321/par|E:/Verilog/HDL_homework/first_0321/par/adder_8bit.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+E:/Verilog/HDL_homework/first_0321/par -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vadder_8bit_vlg_tst
R1
!i10b 1
!s100 =QL:G_6n78YbKm`6F3=[`0
IJ6Xb?n_7jldFea4e;DlCU2
R2
R0
w1553182803
8E:/Verilog/HDL_homework/first_0321/par/simulation/modelsim/adder_8bit.vt
FE:/Verilog/HDL_homework/first_0321/par/simulation/modelsim/adder_8bit.vt
L0 2
R3
r1
!s85 0
31
!s108 1553182958.974000
!s107 E:/Verilog/HDL_homework/first_0321/par/simulation/modelsim/adder_8bit.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Verilog/HDL_homework/first_0321/par/simulation/modelsim|E:/Verilog/HDL_homework/first_0321/par/simulation/modelsim/adder_8bit.vt|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+E:/Verilog/HDL_homework/first_0321/par/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
