D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\synlog\report\aufgabe1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.aufgabe1  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\scratchproject.prs  -multisrs  -ovm  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\aufgabe1.vm   -freq 100.000   -tcl  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\designer\aufgabe1\synthesis.fdc  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\synwork\aufgabe1_prem.srd  -sap  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\aufgabe1.sap  -otap  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\aufgabe1.tap  -omap  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\aufgabe1.map  -devicelib  D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\syntmp\aufgabe1.plg  -osyn  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\aufgabe1.srm  -prjdir  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\  -prjname  aufgabe1_syn  -log  E:\OneDrive\Dokumente\200_Education\220_Study\222_Semester\S5\DISY\11_Projekte\01_Aufgabe\xwork\Aufgabe1\synthesis\synlog\aufgabe1_fpga_mapper.srr  -sn  2021.09  -jobname  "fpga_mapper" 
relcom:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\aufgabe1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.aufgabe1 -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\aufgabe1.vm -freq 100.000 -tcl ..\..\designer\aufgabe1\synthesis.fdc ..\synwork\aufgabe1_prem.srd -sap ..\aufgabe1.sap -otap ..\aufgabe1.tap -omap ..\aufgabe1.map -devicelib D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v -ologparam aufgabe1.plg -osyn ..\aufgabe1.srm -prjdir ..\ -prjname aufgabe1_syn -log ..\synlog\aufgabe1_fpga_mapper.srr -sn 2021.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1668504152|size:2845|exec:0|csum:
file:..\aufgabe1.vm|io:o|time:1669209603|size:11841|exec:0|csum:
file:..\..\designer\aufgabe1\synthesis.fdc|io:i|time:1669209598|size:54|exec:0|csum:D6E20E64ECF3BD4A088C7C7A29F7ADAC
file:..\synwork\aufgabe1_prem.srd|io:i|time:1669209601|size:5122|exec:0|csum:0D69556012C41F9806B69B5D1445E5F2
file:..\aufgabe1.sap|io:o|time:1669209601|size:309|exec:0|csum:
file:..\aufgabe1.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\aufgabe1.map|io:o|time:1669209603|size:28|exec:0|csum:
file:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1655988526|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:aufgabe1.plg|io:o|time:1669209603|size:423|exec:0|csum:
file:..\aufgabe1.srm|io:o|time:1669209602|size:5984|exec:0|csum:
file:..\synlog\aufgabe1_fpga_mapper.srr|io:o|time:1669209603|size:15342|exec:0|csum:
file:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1655988516|size:46325248|exec:1|csum:B10F20517CD2D567431250EEDE58F8A0
