
Pend_Invert.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000554c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040554c  0040554c  0001554c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20000000  00405554  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000fc  200009c8  00405f1c  000209c8  2**2
                  ALLOC
  4 .stack        00003004  20000ac4  00406018  000209c8  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209f6  2**0
                  CONTENTS, READONLY
  7 .debug_info   00012411  00000000  00000000  00020a4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002bd7  00000000  00000000  00032e60  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004111  00000000  00000000  00035a37  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000958  00000000  00000000  00039b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008b8  00000000  00000000  0003a4a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000061d4  00000000  00000000  0003ad58  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000b782  00000000  00000000  00040f2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000448e4  00000000  00000000  0004c6ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001f00  00000000  00000000  00090f94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c8 3a 00 20 b1 05 40 00 ad 05 40 00 ad 05 40 00     .:. ..@...@...@.
  400010:	ad 05 40 00 ad 05 40 00 ad 05 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	ad 05 40 00 ad 05 40 00 00 00 00 00 ad 05 40 00     ..@...@.......@.
  40003c:	ad 05 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  40004c:	ad 05 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  40005c:	ad 05 40 00 39 08 40 00 ad 05 40 00 ad 05 40 00     ..@.9.@...@...@.
  40006c:	b9 01 40 00 cd 01 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  40007c:	ad 05 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  40008c:	ad 05 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  40009c:	99 08 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  4000ac:	ad 05 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  4000bc:	ad 05 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  4000cc:	ad 05 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  4000dc:	ad 05 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.
  4000ec:	ad 05 40 00 ad 05 40 00 ad 05 40 00 ad 05 40 00     ..@...@...@...@.

004000fc <__do_global_dtors_aux>:
  4000fc:	b510      	push	{r4, lr}
  4000fe:	4c05      	ldr	r4, [pc, #20]	; (400114 <__do_global_dtors_aux+0x18>)
  400100:	7823      	ldrb	r3, [r4, #0]
  400102:	b933      	cbnz	r3, 400112 <__do_global_dtors_aux+0x16>
  400104:	4b04      	ldr	r3, [pc, #16]	; (400118 <__do_global_dtors_aux+0x1c>)
  400106:	b113      	cbz	r3, 40010e <__do_global_dtors_aux+0x12>
  400108:	4804      	ldr	r0, [pc, #16]	; (40011c <__do_global_dtors_aux+0x20>)
  40010a:	f3af 8000 	nop.w
  40010e:	2301      	movs	r3, #1
  400110:	7023      	strb	r3, [r4, #0]
  400112:	bd10      	pop	{r4, pc}
  400114:	200009c8 	.word	0x200009c8
  400118:	00000000 	.word	0x00000000
  40011c:	00405554 	.word	0x00405554

00400120 <frame_dummy>:
  400120:	4b0c      	ldr	r3, [pc, #48]	; (400154 <frame_dummy+0x34>)
  400122:	b143      	cbz	r3, 400136 <frame_dummy+0x16>
  400124:	480c      	ldr	r0, [pc, #48]	; (400158 <frame_dummy+0x38>)
  400126:	490d      	ldr	r1, [pc, #52]	; (40015c <frame_dummy+0x3c>)
  400128:	b510      	push	{r4, lr}
  40012a:	f3af 8000 	nop.w
  40012e:	480c      	ldr	r0, [pc, #48]	; (400160 <frame_dummy+0x40>)
  400130:	6803      	ldr	r3, [r0, #0]
  400132:	b923      	cbnz	r3, 40013e <frame_dummy+0x1e>
  400134:	bd10      	pop	{r4, pc}
  400136:	480a      	ldr	r0, [pc, #40]	; (400160 <frame_dummy+0x40>)
  400138:	6803      	ldr	r3, [r0, #0]
  40013a:	b933      	cbnz	r3, 40014a <frame_dummy+0x2a>
  40013c:	4770      	bx	lr
  40013e:	4b09      	ldr	r3, [pc, #36]	; (400164 <frame_dummy+0x44>)
  400140:	2b00      	cmp	r3, #0
  400142:	d0f7      	beq.n	400134 <frame_dummy+0x14>
  400144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400148:	4718      	bx	r3
  40014a:	4b06      	ldr	r3, [pc, #24]	; (400164 <frame_dummy+0x44>)
  40014c:	2b00      	cmp	r3, #0
  40014e:	d0f5      	beq.n	40013c <frame_dummy+0x1c>
  400150:	4718      	bx	r3
  400152:	bf00      	nop
  400154:	00000000 	.word	0x00000000
  400158:	00405554 	.word	0x00405554
  40015c:	200009cc 	.word	0x200009cc
  400160:	00405554 	.word	0x00405554
  400164:	00000000 	.word	0x00000000

00400168 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40016c:	4604      	mov	r4, r0
  40016e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400170:	4b0e      	ldr	r3, [pc, #56]	; (4001ac <pio_handler_process+0x44>)
  400172:	4798      	blx	r3
  400174:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400176:	4620      	mov	r0, r4
  400178:	4b0d      	ldr	r3, [pc, #52]	; (4001b0 <pio_handler_process+0x48>)
  40017a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40017c:	4005      	ands	r5, r0
  40017e:	d013      	beq.n	4001a8 <pio_handler_process+0x40>
  400180:	4c0c      	ldr	r4, [pc, #48]	; (4001b4 <pio_handler_process+0x4c>)
  400182:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400186:	e003      	b.n	400190 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400188:	42b4      	cmp	r4, r6
  40018a:	d00d      	beq.n	4001a8 <pio_handler_process+0x40>
  40018c:	3410      	adds	r4, #16
		while (status != 0) {
  40018e:	b15d      	cbz	r5, 4001a8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400190:	6820      	ldr	r0, [r4, #0]
  400192:	4540      	cmp	r0, r8
  400194:	d1f8      	bne.n	400188 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400196:	6861      	ldr	r1, [r4, #4]
  400198:	4229      	tst	r1, r5
  40019a:	d0f5      	beq.n	400188 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40019c:	68e3      	ldr	r3, [r4, #12]
  40019e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4001a0:	6863      	ldr	r3, [r4, #4]
  4001a2:	ea25 0503 	bic.w	r5, r5, r3
  4001a6:	e7ef      	b.n	400188 <pio_handler_process+0x20>
  4001a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001ac:	00400269 	.word	0x00400269
  4001b0:	0040026d 	.word	0x0040026d
  4001b4:	200009e4 	.word	0x200009e4

004001b8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4001b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4001ba:	210b      	movs	r1, #11
  4001bc:	4801      	ldr	r0, [pc, #4]	; (4001c4 <PIOA_Handler+0xc>)
  4001be:	4b02      	ldr	r3, [pc, #8]	; (4001c8 <PIOA_Handler+0x10>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	400e0e00 	.word	0x400e0e00
  4001c8:	00400169 	.word	0x00400169

004001cc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4001cc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4001ce:	210c      	movs	r1, #12
  4001d0:	4801      	ldr	r0, [pc, #4]	; (4001d8 <PIOB_Handler+0xc>)
  4001d2:	4b02      	ldr	r3, [pc, #8]	; (4001dc <PIOB_Handler+0x10>)
  4001d4:	4798      	blx	r3
  4001d6:	bd08      	pop	{r3, pc}
  4001d8:	400e1000 	.word	0x400e1000
  4001dc:	00400169 	.word	0x00400169

004001e0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4001e0:	6943      	ldr	r3, [r0, #20]
  4001e2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4001e6:	bf1d      	ittte	ne
  4001e8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4001ec:	61c1      	strne	r1, [r0, #28]
	return 0;
  4001ee:	2000      	movne	r0, #0
		return 1;
  4001f0:	2001      	moveq	r0, #1
}
  4001f2:	4770      	bx	lr

004001f4 <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  4001f4:	b362      	cbz	r2, 400250 <usart_serial_write_packet+0x5c>
{
  4001f6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4001fa:	4693      	mov	fp, r2
  4001fc:	4607      	mov	r7, r0
  4001fe:	460e      	mov	r6, r1
  400200:	448b      	add	fp, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400202:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40025c <usart_serial_write_packet+0x68>
		while (uart_write((Uart*)p_usart, c)!=0);
  400206:	4d13      	ldr	r5, [pc, #76]	; (400254 <usart_serial_write_packet+0x60>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400208:	f8df 9054 	ldr.w	r9, [pc, #84]	; 400260 <usart_serial_write_packet+0x6c>
  40020c:	e006      	b.n	40021c <usart_serial_write_packet+0x28>
		while (uart_write((Uart*)p_usart, c)!=0);
  40020e:	4621      	mov	r1, r4
  400210:	4640      	mov	r0, r8
  400212:	47a8      	blx	r5
  400214:	2800      	cmp	r0, #0
  400216:	d1fa      	bne.n	40020e <usart_serial_write_packet+0x1a>
	while (len) {
  400218:	45b3      	cmp	fp, r6
  40021a:	d016      	beq.n	40024a <usart_serial_write_packet+0x56>
		usart_serial_putchar(usart, *data);
  40021c:	f816 4b01 	ldrb.w	r4, [r6], #1
	if (UART0 == (Uart*)p_usart) {
  400220:	4547      	cmp	r7, r8
  400222:	d0f4      	beq.n	40020e <usart_serial_write_packet+0x1a>
	if (UART1 == (Uart*)p_usart) {
  400224:	454f      	cmp	r7, r9
  400226:	d00a      	beq.n	40023e <usart_serial_write_packet+0x4a>
# endif
#endif /* ifdef UART */


#ifdef USART
	if (USART == p_usart) {
  400228:	4b0b      	ldr	r3, [pc, #44]	; (400258 <usart_serial_write_packet+0x64>)
  40022a:	429f      	cmp	r7, r3
  40022c:	d1f4      	bne.n	400218 <usart_serial_write_packet+0x24>
		while (usart_write(p_usart, c)!=0);
  40022e:	f8df a034 	ldr.w	sl, [pc, #52]	; 400264 <usart_serial_write_packet+0x70>
  400232:	4621      	mov	r1, r4
  400234:	4808      	ldr	r0, [pc, #32]	; (400258 <usart_serial_write_packet+0x64>)
  400236:	47d0      	blx	sl
  400238:	2800      	cmp	r0, #0
  40023a:	d1fa      	bne.n	400232 <usart_serial_write_packet+0x3e>
  40023c:	e7ec      	b.n	400218 <usart_serial_write_packet+0x24>
		while (uart_write((Uart*)p_usart, c)!=0);
  40023e:	4621      	mov	r1, r4
  400240:	4648      	mov	r0, r9
  400242:	47a8      	blx	r5
  400244:	2800      	cmp	r0, #0
  400246:	d1fa      	bne.n	40023e <usart_serial_write_packet+0x4a>
  400248:	e7e6      	b.n	400218 <usart_serial_write_packet+0x24>
		len--;
		data++;
	}
	return STATUS_OK;
}
  40024a:	2000      	movs	r0, #0
  40024c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400250:	2000      	movs	r0, #0
  400252:	4770      	bx	lr
  400254:	004003bf 	.word	0x004003bf
  400258:	40024000 	.word	0x40024000
  40025c:	400e0600 	.word	0x400e0600
  400260:	400e0800 	.word	0x400e0800
  400264:	004001e1 	.word	0x004001e1

00400268 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400268:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40026a:	4770      	bx	lr

0040026c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40026c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40026e:	4770      	bx	lr

00400270 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  400270:	b921      	cbnz	r1, 40027c <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400272:	6843      	ldr	r3, [r0, #4]
  400274:	f023 0301 	bic.w	r3, r3, #1
  400278:	6043      	str	r3, [r0, #4]
  40027a:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  40027c:	6843      	ldr	r3, [r0, #4]
  40027e:	f043 0301 	orr.w	r3, r3, #1
  400282:	6043      	str	r3, [r0, #4]
  400284:	4770      	bx	lr

00400286 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  400286:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  400288:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40028a:	6884      	ldr	r4, [r0, #8]
  40028c:	42a5      	cmp	r5, r4
  40028e:	d003      	beq.n	400298 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  400290:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  400292:	6884      	ldr	r4, [r0, #8]
  400294:	42ac      	cmp	r4, r5
  400296:	d1fb      	bne.n	400290 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  400298:	b161      	cbz	r1, 4002b4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40029a:	f3c4 5001 	ubfx	r0, r4, #20, #2
  40029e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4002a2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4002a6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4002aa:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4002ae:	bf18      	it	ne
  4002b0:	300c      	addne	r0, #12
  4002b2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4002b4:	b142      	cbz	r2, 4002c8 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4002b6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4002ba:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4002be:	f3c4 2003 	ubfx	r0, r4, #8, #4
  4002c2:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4002c6:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  4002c8:	b143      	cbz	r3, 4002dc <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4002ca:	f3c4 1202 	ubfx	r2, r4, #4, #3
  4002ce:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4002d2:	f004 040f 	and.w	r4, r4, #15
  4002d6:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  4002da:	601c      	str	r4, [r3, #0]
	}
}
  4002dc:	bc30      	pop	{r4, r5}
  4002de:	4770      	bx	lr

004002e0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4002e0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4002e2:	0189      	lsls	r1, r1, #6
  4002e4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4002e6:	2402      	movs	r4, #2
  4002e8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4002ea:	f04f 31ff 	mov.w	r1, #4294967295
  4002ee:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4002f0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4002f2:	605a      	str	r2, [r3, #4]
}
  4002f4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002f8:	4770      	bx	lr

004002fa <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4002fa:	0189      	lsls	r1, r1, #6
  4002fc:	2305      	movs	r3, #5
  4002fe:	5043      	str	r3, [r0, r1]
  400300:	4770      	bx	lr

00400302 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400302:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400306:	61ca      	str	r2, [r1, #28]
  400308:	4770      	bx	lr

0040030a <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40030a:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40030e:	624a      	str	r2, [r1, #36]	; 0x24
  400310:	4770      	bx	lr

00400312 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400312:	b4f0      	push	{r4, r5, r6, r7}
  400314:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400316:	2402      	movs	r4, #2
  400318:	9401      	str	r4, [sp, #4]
  40031a:	2408      	movs	r4, #8
  40031c:	9402      	str	r4, [sp, #8]
  40031e:	2420      	movs	r4, #32
  400320:	9403      	str	r4, [sp, #12]
  400322:	2480      	movs	r4, #128	; 0x80
  400324:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400326:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400328:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40032a:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40032c:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400330:	d814      	bhi.n	40035c <tc_find_mck_divisor+0x4a>
  400332:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400334:	42a0      	cmp	r0, r4
  400336:	d217      	bcs.n	400368 <tc_find_mck_divisor+0x56>
  400338:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40033a:	af01      	add	r7, sp, #4
  40033c:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400340:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400344:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400346:	4284      	cmp	r4, r0
  400348:	d30a      	bcc.n	400360 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40034a:	4286      	cmp	r6, r0
  40034c:	d90d      	bls.n	40036a <tc_find_mck_divisor+0x58>
			ul_index++) {
  40034e:	3501      	adds	r5, #1
	for (ul_index = 0;
  400350:	2d05      	cmp	r5, #5
  400352:	d1f3      	bne.n	40033c <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400354:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400356:	b006      	add	sp, #24
  400358:	bcf0      	pop	{r4, r5, r6, r7}
  40035a:	4770      	bx	lr
			return 0;
  40035c:	2000      	movs	r0, #0
  40035e:	e7fa      	b.n	400356 <tc_find_mck_divisor+0x44>
  400360:	2000      	movs	r0, #0
  400362:	e7f8      	b.n	400356 <tc_find_mck_divisor+0x44>
	return 1;
  400364:	2001      	movs	r0, #1
  400366:	e7f6      	b.n	400356 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400368:	2500      	movs	r5, #0
	if (p_uldiv) {
  40036a:	b12a      	cbz	r2, 400378 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40036c:	a906      	add	r1, sp, #24
  40036e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400372:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400376:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400378:	2b00      	cmp	r3, #0
  40037a:	d0f3      	beq.n	400364 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40037c:	601d      	str	r5, [r3, #0]
	return 1;
  40037e:	2001      	movs	r0, #1
  400380:	e7e9      	b.n	400356 <tc_find_mck_divisor+0x44>

00400382 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400382:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400384:	23ac      	movs	r3, #172	; 0xac
  400386:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400388:	680b      	ldr	r3, [r1, #0]
  40038a:	684a      	ldr	r2, [r1, #4]
  40038c:	fbb3 f3f2 	udiv	r3, r3, r2
  400390:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400392:	1e5c      	subs	r4, r3, #1
  400394:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400398:	4294      	cmp	r4, r2
  40039a:	d80c      	bhi.n	4003b6 <uart_init+0x34>
		return 1;

	p_uart->UART_BRGR = cd;
  40039c:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40039e:	688b      	ldr	r3, [r1, #8]
  4003a0:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4003a2:	f240 2302 	movw	r3, #514	; 0x202
  4003a6:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4003aa:	2350      	movs	r3, #80	; 0x50
  4003ac:	6003      	str	r3, [r0, #0]

	return 0;
  4003ae:	2000      	movs	r0, #0
}
  4003b0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b4:	4770      	bx	lr
		return 1;
  4003b6:	2001      	movs	r0, #1
  4003b8:	e7fa      	b.n	4003b0 <uart_init+0x2e>

004003ba <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  4003ba:	6081      	str	r1, [r0, #8]
  4003bc:	4770      	bx	lr

004003be <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4003be:	6943      	ldr	r3, [r0, #20]
  4003c0:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4003c4:	bf1a      	itte	ne
  4003c6:	61c1      	strne	r1, [r0, #28]
	return 0;
  4003c8:	2000      	movne	r0, #0
		return 1;
  4003ca:	2001      	moveq	r0, #1
}
  4003cc:	4770      	bx	lr
	...

004003d0 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE
#endif

void sysclk_init(void)
{
  4003d0:	b510      	push	{r4, lr}
	uint32_t unique_id[32];
	uint32_t trim_value;
#endif

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4003d2:	480e      	ldr	r0, [pc, #56]	; (40040c <sysclk_init+0x3c>)
  4003d4:	4b0e      	ldr	r3, [pc, #56]	; (400410 <sysclk_init+0x40>)
  4003d6:	4798      	blx	r3
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4003d8:	2000      	movs	r0, #0
  4003da:	4b0e      	ldr	r3, [pc, #56]	; (400414 <sysclk_init+0x44>)
  4003dc:	4798      	blx	r3
	case OSC_SLCK_32K_RC:
		return 1;

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4003de:	4c0e      	ldr	r4, [pc, #56]	; (400418 <sysclk_init+0x48>)
  4003e0:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4003e2:	2800      	cmp	r0, #0
  4003e4:	d0fc      	beq.n	4003e0 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4003e6:	4b0d      	ldr	r3, [pc, #52]	; (40041c <sysclk_init+0x4c>)
  4003e8:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  4003ea:	4a0d      	ldr	r2, [pc, #52]	; (400420 <sysclk_init+0x50>)
  4003ec:	4b0d      	ldr	r3, [pc, #52]	; (400424 <sysclk_init+0x54>)
  4003ee:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4003f0:	4c0d      	ldr	r4, [pc, #52]	; (400428 <sysclk_init+0x58>)
  4003f2:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003f4:	2800      	cmp	r0, #0
  4003f6:	d0fc      	beq.n	4003f2 <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4003f8:	2000      	movs	r0, #0
  4003fa:	4b0c      	ldr	r3, [pc, #48]	; (40042c <sysclk_init+0x5c>)
  4003fc:	4798      	blx	r3
	}
#endif
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4003fe:	4b0c      	ldr	r3, [pc, #48]	; (400430 <sysclk_init+0x60>)
  400400:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400402:	480c      	ldr	r0, [pc, #48]	; (400434 <sysclk_init+0x64>)
  400404:	4b02      	ldr	r3, [pc, #8]	; (400410 <sysclk_init+0x40>)
  400406:	4798      	blx	r3
  400408:	bd10      	pop	{r4, pc}
  40040a:	bf00      	nop
  40040c:	02dc6c00 	.word	0x02dc6c00
  400410:	00400775 	.word	0x00400775
  400414:	00400519 	.word	0x00400519
  400418:	0040053d 	.word	0x0040053d
  40041c:	0040055d 	.word	0x0040055d
  400420:	05b83f01 	.word	0x05b83f01
  400424:	400e0400 	.word	0x400e0400
  400428:	00400569 	.word	0x00400569
  40042c:	004004b5 	.word	0x004004b5
  400430:	0040068d 	.word	0x0040068d
  400434:	02dc8000 	.word	0x02dc8000

00400438 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
  400438:	b510      	push	{r4, lr}

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  40043a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40043e:	4b1a      	ldr	r3, [pc, #104]	; (4004a8 <system_board_init+0x70>)
  400440:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400442:	200b      	movs	r0, #11
  400444:	4c19      	ldr	r4, [pc, #100]	; (4004ac <system_board_init+0x74>)
  400446:	47a0      	blx	r4
  400448:	200c      	movs	r0, #12
  40044a:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40044c:	4b18      	ldr	r3, [pc, #96]	; (4004b0 <system_board_init+0x78>)
  40044e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400452:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400454:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400458:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40045a:	2204      	movs	r2, #4
  40045c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40045e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400462:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400464:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400468:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40046a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40046c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400470:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400472:	f022 0204 	bic.w	r2, r2, #4
  400476:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400478:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40047a:	f022 0204 	bic.w	r2, r2, #4
  40047e:	675a      	str	r2, [r3, #116]	; 0x74
		base->PIO_PUDR = mask;
  400480:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  400484:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400486:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40048a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40048c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40048e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400492:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400494:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400498:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40049a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40049c:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4004a0:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004a2:	605a      	str	r2, [r3, #4]
  4004a4:	bd10      	pop	{r4, pc}
  4004a6:	bf00      	nop
  4004a8:	400e1450 	.word	0x400e1450
  4004ac:	00400579 	.word	0x00400579
  4004b0:	400e0e00 	.word	0x400e0e00

004004b4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4004b4:	4a17      	ldr	r2, [pc, #92]	; (400514 <pmc_switch_mck_to_pllack+0x60>)
  4004b6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4004b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4004bc:	4318      	orrs	r0, r3
  4004be:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4004c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4004c2:	f013 0f08 	tst.w	r3, #8
  4004c6:	d10a      	bne.n	4004de <pmc_switch_mck_to_pllack+0x2a>
  4004c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4004cc:	4911      	ldr	r1, [pc, #68]	; (400514 <pmc_switch_mck_to_pllack+0x60>)
  4004ce:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4004d0:	f012 0f08 	tst.w	r2, #8
  4004d4:	d103      	bne.n	4004de <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4004d6:	3b01      	subs	r3, #1
  4004d8:	d1f9      	bne.n	4004ce <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4004da:	2001      	movs	r0, #1
  4004dc:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4004de:	4a0d      	ldr	r2, [pc, #52]	; (400514 <pmc_switch_mck_to_pllack+0x60>)
  4004e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4004e2:	f023 0303 	bic.w	r3, r3, #3
  4004e6:	f043 0302 	orr.w	r3, r3, #2
  4004ea:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4004ec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4004ee:	f013 0f08 	tst.w	r3, #8
  4004f2:	d10a      	bne.n	40050a <pmc_switch_mck_to_pllack+0x56>
  4004f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4004f8:	4906      	ldr	r1, [pc, #24]	; (400514 <pmc_switch_mck_to_pllack+0x60>)
  4004fa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4004fc:	f012 0f08 	tst.w	r2, #8
  400500:	d105      	bne.n	40050e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400502:	3b01      	subs	r3, #1
  400504:	d1f9      	bne.n	4004fa <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400506:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400508:	4770      	bx	lr
	return 0;
  40050a:	2000      	movs	r0, #0
  40050c:	4770      	bx	lr
  40050e:	2000      	movs	r0, #0
  400510:	4770      	bx	lr
  400512:	bf00      	nop
  400514:	400e0400 	.word	0x400e0400

00400518 <pmc_switch_sclk_to_32kxtal>:
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400518:	2801      	cmp	r0, #1
  40051a:	d003      	beq.n	400524 <pmc_switch_sclk_to_32kxtal+0xc>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40051c:	4a05      	ldr	r2, [pc, #20]	; (400534 <pmc_switch_sclk_to_32kxtal+0x1c>)
  40051e:	4b06      	ldr	r3, [pc, #24]	; (400538 <pmc_switch_sclk_to_32kxtal+0x20>)
  400520:	601a      	str	r2, [r3, #0]
  400522:	4770      	bx	lr
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400524:	4a04      	ldr	r2, [pc, #16]	; (400538 <pmc_switch_sclk_to_32kxtal+0x20>)
  400526:	6893      	ldr	r3, [r2, #8]
  400528:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  40052c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400530:	6093      	str	r3, [r2, #8]
  400532:	e7f3      	b.n	40051c <pmc_switch_sclk_to_32kxtal+0x4>
  400534:	a5000008 	.word	0xa5000008
  400538:	400e1410 	.word	0x400e1410

0040053c <pmc_osc_is_ready_32kxtal>:
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40053c:	4b05      	ldr	r3, [pc, #20]	; (400554 <pmc_osc_is_ready_32kxtal+0x18>)
  40053e:	695b      	ldr	r3, [r3, #20]
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400540:	f013 0f80 	tst.w	r3, #128	; 0x80
  400544:	bf1d      	ittte	ne
  400546:	4b04      	ldrne	r3, [pc, #16]	; (400558 <pmc_osc_is_ready_32kxtal+0x1c>)
  400548:	6e98      	ldrne	r0, [r3, #104]	; 0x68
  40054a:	f3c0 10c0 	ubfxne	r0, r0, #7, #1
  40054e:	2000      	moveq	r0, #0
}
  400550:	4770      	bx	lr
  400552:	bf00      	nop
  400554:	400e1410 	.word	0x400e1410
  400558:	400e0400 	.word	0x400e0400

0040055c <pmc_disable_pllack>:
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  40055c:	2200      	movs	r2, #0
  40055e:	4b01      	ldr	r3, [pc, #4]	; (400564 <pmc_disable_pllack+0x8>)
  400560:	629a      	str	r2, [r3, #40]	; 0x28
  400562:	4770      	bx	lr
  400564:	400e0400 	.word	0x400e0400

00400568 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400568:	4b02      	ldr	r3, [pc, #8]	; (400574 <pmc_is_locked_pllack+0xc>)
  40056a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40056c:	f000 0002 	and.w	r0, r0, #2
  400570:	4770      	bx	lr
  400572:	bf00      	nop
  400574:	400e0400 	.word	0x400e0400

00400578 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400578:	282f      	cmp	r0, #47	; 0x2f
  40057a:	d80e      	bhi.n	40059a <pmc_enable_periph_clk+0x22>
		return 1;
	}

	if (ul_id < 32) {
  40057c:	281f      	cmp	r0, #31
  40057e:	d80e      	bhi.n	40059e <pmc_enable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400580:	4b09      	ldr	r3, [pc, #36]	; (4005a8 <pmc_enable_periph_clk+0x30>)
  400582:	699a      	ldr	r2, [r3, #24]
  400584:	2301      	movs	r3, #1
  400586:	4083      	lsls	r3, r0
  400588:	4393      	bics	r3, r2
  40058a:	d00a      	beq.n	4005a2 <pmc_enable_periph_clk+0x2a>
			PMC->PMC_PCER0 = 1 << ul_id;
  40058c:	2301      	movs	r3, #1
  40058e:	fa03 f000 	lsl.w	r0, r3, r0
  400592:	4b05      	ldr	r3, [pc, #20]	; (4005a8 <pmc_enable_periph_clk+0x30>)
  400594:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400596:	2000      	movs	r0, #0
  400598:	4770      	bx	lr
		return 1;
  40059a:	2001      	movs	r0, #1
  40059c:	4770      	bx	lr
	return 0;
  40059e:	2000      	movs	r0, #0
  4005a0:	4770      	bx	lr
  4005a2:	2000      	movs	r0, #0
}
  4005a4:	4770      	bx	lr
  4005a6:	bf00      	nop
  4005a8:	400e0400 	.word	0x400e0400

004005ac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4005ac:	e7fe      	b.n	4005ac <Dummy_Handler>
	...

004005b0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4005b0:	b500      	push	{lr}
  4005b2:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4005b4:	4b2a      	ldr	r3, [pc, #168]	; (400660 <Reset_Handler+0xb0>)
  4005b6:	4a2b      	ldr	r2, [pc, #172]	; (400664 <Reset_Handler+0xb4>)
  4005b8:	429a      	cmp	r2, r3
  4005ba:	d010      	beq.n	4005de <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  4005bc:	4b2a      	ldr	r3, [pc, #168]	; (400668 <Reset_Handler+0xb8>)
  4005be:	4a28      	ldr	r2, [pc, #160]	; (400660 <Reset_Handler+0xb0>)
  4005c0:	429a      	cmp	r2, r3
  4005c2:	d20c      	bcs.n	4005de <Reset_Handler+0x2e>
  4005c4:	3b01      	subs	r3, #1
  4005c6:	1a9b      	subs	r3, r3, r2
  4005c8:	f023 0303 	bic.w	r3, r3, #3
  4005cc:	3304      	adds	r3, #4
  4005ce:	4413      	add	r3, r2
  4005d0:	4924      	ldr	r1, [pc, #144]	; (400664 <Reset_Handler+0xb4>)
			*pDest++ = *pSrc++;
  4005d2:	f851 0b04 	ldr.w	r0, [r1], #4
  4005d6:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4005da:	429a      	cmp	r2, r3
  4005dc:	d1f9      	bne.n	4005d2 <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4005de:	4b23      	ldr	r3, [pc, #140]	; (40066c <Reset_Handler+0xbc>)
  4005e0:	4a23      	ldr	r2, [pc, #140]	; (400670 <Reset_Handler+0xc0>)
  4005e2:	429a      	cmp	r2, r3
  4005e4:	d20a      	bcs.n	4005fc <Reset_Handler+0x4c>
  4005e6:	3b01      	subs	r3, #1
  4005e8:	1a9b      	subs	r3, r3, r2
  4005ea:	f023 0303 	bic.w	r3, r3, #3
  4005ee:	3304      	adds	r3, #4
  4005f0:	4413      	add	r3, r2
		*pDest++ = 0;
  4005f2:	2100      	movs	r1, #0
  4005f4:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  4005f8:	4293      	cmp	r3, r2
  4005fa:	d1fb      	bne.n	4005f4 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4005fc:	4a1d      	ldr	r2, [pc, #116]	; (400674 <Reset_Handler+0xc4>)
  4005fe:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
  400602:	4b1d      	ldr	r3, [pc, #116]	; (400678 <Reset_Handler+0xc8>)
  400604:	6099      	str	r1, [r3, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400606:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40060a:	fab3 f383 	clz	r3, r3
  40060e:	095b      	lsrs	r3, r3, #5
  400610:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400612:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400614:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400618:	2100      	movs	r1, #0
  40061a:	4b18      	ldr	r3, [pc, #96]	; (40067c <Reset_Handler+0xcc>)
  40061c:	7019      	strb	r1, [r3, #0]
	return flags;
  40061e:	9801      	ldr	r0, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400620:	4917      	ldr	r1, [pc, #92]	; (400680 <Reset_Handler+0xd0>)
  400622:	680b      	ldr	r3, [r1, #0]
  400624:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400628:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb");
  40062a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40062e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400632:	b128      	cbz	r0, 400640 <Reset_Handler+0x90>
		cpu_irq_enable();
  400634:	2101      	movs	r1, #1
  400636:	4b11      	ldr	r3, [pc, #68]	; (40067c <Reset_Handler+0xcc>)
  400638:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("dmb");
  40063a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40063e:	b662      	cpsie	i

#if __FPU_USED
	fpu_enable();
#endif

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  400640:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  400644:	f5b2 3fc0 	cmp.w	r2, #98304	; 0x18000
  400648:	d204      	bcs.n	400654 <Reset_Handler+0xa4>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40064a:	4a0b      	ldr	r2, [pc, #44]	; (400678 <Reset_Handler+0xc8>)
  40064c:	6893      	ldr	r3, [r2, #8]
  40064e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400652:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  400654:	4b0b      	ldr	r3, [pc, #44]	; (400684 <Reset_Handler+0xd4>)
  400656:	4798      	blx	r3

	/* Branch to main function */
	main();
  400658:	4b0b      	ldr	r3, [pc, #44]	; (400688 <Reset_Handler+0xd8>)
  40065a:	4798      	blx	r3
  40065c:	e7fe      	b.n	40065c <Reset_Handler+0xac>
  40065e:	bf00      	nop
  400660:	20000000 	.word	0x20000000
  400664:	00405554 	.word	0x00405554
  400668:	200009c8 	.word	0x200009c8
  40066c:	20000ac4 	.word	0x20000ac4
  400670:	200009c8 	.word	0x200009c8
  400674:	00400000 	.word	0x00400000
  400678:	e000ed00 	.word	0xe000ed00
  40067c:	20000000 	.word	0x20000000
  400680:	e000ed88 	.word	0xe000ed88
  400684:	00400981 	.word	0x00400981
  400688:	0040089d 	.word	0x0040089d

0040068c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  40068c:	4b31      	ldr	r3, [pc, #196]	; (400754 <SystemCoreClockUpdate+0xc8>)
  40068e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400690:	f003 0303 	and.w	r3, r3, #3
  400694:	2b01      	cmp	r3, #1
  400696:	d01d      	beq.n	4006d4 <SystemCoreClockUpdate+0x48>
  400698:	b183      	cbz	r3, 4006bc <SystemCoreClockUpdate+0x30>
  40069a:	2b02      	cmp	r3, #2
  40069c:	d036      	beq.n	40070c <SystemCoreClockUpdate+0x80>
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  40069e:	4b2d      	ldr	r3, [pc, #180]	; (400754 <SystemCoreClockUpdate+0xc8>)
  4006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4006a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4006a6:	2b70      	cmp	r3, #112	; 0x70
  4006a8:	d04b      	beq.n	400742 <SystemCoreClockUpdate+0xb6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4006aa:	4b2a      	ldr	r3, [pc, #168]	; (400754 <SystemCoreClockUpdate+0xc8>)
  4006ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4006ae:	492a      	ldr	r1, [pc, #168]	; (400758 <SystemCoreClockUpdate+0xcc>)
  4006b0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4006b4:	680b      	ldr	r3, [r1, #0]
  4006b6:	40d3      	lsrs	r3, r2
  4006b8:	600b      	str	r3, [r1, #0]
  4006ba:	4770      	bx	lr
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4006bc:	4b27      	ldr	r3, [pc, #156]	; (40075c <SystemCoreClockUpdate+0xd0>)
  4006be:	695b      	ldr	r3, [r3, #20]
  4006c0:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4006c4:	bf14      	ite	ne
  4006c6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4006ca:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4006ce:	4b22      	ldr	r3, [pc, #136]	; (400758 <SystemCoreClockUpdate+0xcc>)
  4006d0:	601a      	str	r2, [r3, #0]
  4006d2:	e7e4      	b.n	40069e <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4006d4:	4b1f      	ldr	r3, [pc, #124]	; (400754 <SystemCoreClockUpdate+0xc8>)
  4006d6:	6a1b      	ldr	r3, [r3, #32]
  4006d8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4006dc:	d003      	beq.n	4006e6 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4006de:	4a20      	ldr	r2, [pc, #128]	; (400760 <SystemCoreClockUpdate+0xd4>)
  4006e0:	4b1d      	ldr	r3, [pc, #116]	; (400758 <SystemCoreClockUpdate+0xcc>)
  4006e2:	601a      	str	r2, [r3, #0]
  4006e4:	e7db      	b.n	40069e <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4006e6:	4a1f      	ldr	r2, [pc, #124]	; (400764 <SystemCoreClockUpdate+0xd8>)
  4006e8:	4b1b      	ldr	r3, [pc, #108]	; (400758 <SystemCoreClockUpdate+0xcc>)
  4006ea:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4006ec:	4b19      	ldr	r3, [pc, #100]	; (400754 <SystemCoreClockUpdate+0xc8>)
  4006ee:	6a1b      	ldr	r3, [r3, #32]
  4006f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4006f4:	2b10      	cmp	r3, #16
  4006f6:	d005      	beq.n	400704 <SystemCoreClockUpdate+0x78>
  4006f8:	2b20      	cmp	r3, #32
  4006fa:	d1d0      	bne.n	40069e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  4006fc:	4a1a      	ldr	r2, [pc, #104]	; (400768 <SystemCoreClockUpdate+0xdc>)
  4006fe:	4b16      	ldr	r3, [pc, #88]	; (400758 <SystemCoreClockUpdate+0xcc>)
  400700:	601a      	str	r2, [r3, #0]
				break;
  400702:	e7cc      	b.n	40069e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  400704:	4a19      	ldr	r2, [pc, #100]	; (40076c <SystemCoreClockUpdate+0xe0>)
  400706:	4b14      	ldr	r3, [pc, #80]	; (400758 <SystemCoreClockUpdate+0xcc>)
  400708:	601a      	str	r2, [r3, #0]
				break;
  40070a:	e7c8      	b.n	40069e <SystemCoreClockUpdate+0x12>
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  40070c:	4b13      	ldr	r3, [pc, #76]	; (40075c <SystemCoreClockUpdate+0xd0>)
  40070e:	695b      	ldr	r3, [r3, #20]
  400710:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400714:	bf14      	ite	ne
  400716:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40071a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40071e:	4b0e      	ldr	r3, [pc, #56]	; (400758 <SystemCoreClockUpdate+0xcc>)
  400720:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  400722:	4b0c      	ldr	r3, [pc, #48]	; (400754 <SystemCoreClockUpdate+0xc8>)
  400724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400726:	f003 0303 	and.w	r3, r3, #3
  40072a:	2b02      	cmp	r3, #2
  40072c:	d1b7      	bne.n	40069e <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40072e:	4b09      	ldr	r3, [pc, #36]	; (400754 <SystemCoreClockUpdate+0xc8>)
  400730:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400732:	4909      	ldr	r1, [pc, #36]	; (400758 <SystemCoreClockUpdate+0xcc>)
  400734:	f3c2 420b 	ubfx	r2, r2, #16, #12
  400738:	680b      	ldr	r3, [r1, #0]
  40073a:	fb02 3303 	mla	r3, r2, r3, r3
  40073e:	600b      	str	r3, [r1, #0]
  400740:	e7ad      	b.n	40069e <SystemCoreClockUpdate+0x12>
		SystemCoreClock /= 3U;
  400742:	4a05      	ldr	r2, [pc, #20]	; (400758 <SystemCoreClockUpdate+0xcc>)
  400744:	6813      	ldr	r3, [r2, #0]
  400746:	490a      	ldr	r1, [pc, #40]	; (400770 <SystemCoreClockUpdate+0xe4>)
  400748:	fba1 1303 	umull	r1, r3, r1, r3
  40074c:	085b      	lsrs	r3, r3, #1
  40074e:	6013      	str	r3, [r2, #0]
  400750:	4770      	bx	lr
  400752:	bf00      	nop
  400754:	400e0400 	.word	0x400e0400
  400758:	20000004 	.word	0x20000004
  40075c:	400e1410 	.word	0x400e1410
  400760:	00b71b00 	.word	0x00b71b00
  400764:	007a1200 	.word	0x007a1200
  400768:	016e3600 	.word	0x016e3600
  40076c:	00f42400 	.word	0x00f42400
  400770:	aaaaaaab 	.word	0xaaaaaaab

00400774 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  400774:	4b0b      	ldr	r3, [pc, #44]	; (4007a4 <system_init_flash+0x30>)
  400776:	4298      	cmp	r0, r3
  400778:	d90a      	bls.n	400790 <system_init_flash+0x1c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  40077a:	4b0b      	ldr	r3, [pc, #44]	; (4007a8 <system_init_flash+0x34>)
  40077c:	4298      	cmp	r0, r3
  40077e:	d90c      	bls.n	40079a <system_init_flash+0x26>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  400780:	4b0a      	ldr	r3, [pc, #40]	; (4007ac <system_init_flash+0x38>)
  400782:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400784:	bf94      	ite	ls
  400786:	4a0a      	ldrls	r2, [pc, #40]	; (4007b0 <system_init_flash+0x3c>)
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400788:	4a0a      	ldrhi	r2, [pc, #40]	; (4007b4 <system_init_flash+0x40>)
  40078a:	4b0b      	ldr	r3, [pc, #44]	; (4007b8 <system_init_flash+0x44>)
  40078c:	601a      	str	r2, [r3, #0]
  40078e:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400790:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400794:	4b08      	ldr	r3, [pc, #32]	; (4007b8 <system_init_flash+0x44>)
  400796:	601a      	str	r2, [r3, #0]
  400798:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40079a:	4a08      	ldr	r2, [pc, #32]	; (4007bc <system_init_flash+0x48>)
  40079c:	4b06      	ldr	r3, [pc, #24]	; (4007b8 <system_init_flash+0x44>)
  40079e:	601a      	str	r2, [r3, #0]
  4007a0:	4770      	bx	lr
  4007a2:	bf00      	nop
  4007a4:	00b71aff 	.word	0x00b71aff
  4007a8:	017d783f 	.word	0x017d783f
  4007ac:	0243d57f 	.word	0x0243d57f
  4007b0:	04000200 	.word	0x04000200
  4007b4:	04000300 	.word	0x04000300
  4007b8:	400e0a00 	.word	0x400e0a00
  4007bc:	04000100 	.word	0x04000100

004007c0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4007c0:	4b0a      	ldr	r3, [pc, #40]	; (4007ec <_sbrk+0x2c>)
  4007c2:	681b      	ldr	r3, [r3, #0]
  4007c4:	b153      	cbz	r3, 4007dc <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4007c6:	4b09      	ldr	r3, [pc, #36]	; (4007ec <_sbrk+0x2c>)
  4007c8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4007ca:	181a      	adds	r2, r3, r0
  4007cc:	4908      	ldr	r1, [pc, #32]	; (4007f0 <_sbrk+0x30>)
  4007ce:	4291      	cmp	r1, r2
  4007d0:	db08      	blt.n	4007e4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4007d2:	4610      	mov	r0, r2
  4007d4:	4a05      	ldr	r2, [pc, #20]	; (4007ec <_sbrk+0x2c>)
  4007d6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4007d8:	4618      	mov	r0, r3
  4007da:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4007dc:	4a05      	ldr	r2, [pc, #20]	; (4007f4 <_sbrk+0x34>)
  4007de:	4b03      	ldr	r3, [pc, #12]	; (4007ec <_sbrk+0x2c>)
  4007e0:	601a      	str	r2, [r3, #0]
  4007e2:	e7f0      	b.n	4007c6 <_sbrk+0x6>
		return (caddr_t) -1;	
  4007e4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4007e8:	4770      	bx	lr
  4007ea:	bf00      	nop
  4007ec:	20000a54 	.word	0x20000a54
  4007f0:	20017ffc 	.word	0x20017ffc
  4007f4:	20003ac8 	.word	0x20003ac8

004007f8 <printl>:
#include <string.h>
#include <conf_board.h>
#include <stdarg.h>


void printl(const char * format, ...) {
  4007f8:	b40f      	push	{r0, r1, r2, r3}
  4007fa:	b500      	push	{lr}
  4007fc:	b0c3      	sub	sp, #268	; 0x10c
  4007fe:	aa44      	add	r2, sp, #272	; 0x110
  400800:	f852 1b04 	ldr.w	r1, [r2], #4
	char buffer[256];
	va_list args;
	va_start(args, format);
  400804:	9201      	str	r2, [sp, #4]
	vsprintf(buffer, format, args);
  400806:	a802      	add	r0, sp, #8
  400808:	4b07      	ldr	r3, [pc, #28]	; (400828 <printl+0x30>)
  40080a:	4798      	blx	r3
	usart_serial_write_packet(CONF_UART, buffer, strlen(buffer));
  40080c:	a802      	add	r0, sp, #8
  40080e:	4b07      	ldr	r3, [pc, #28]	; (40082c <printl+0x34>)
  400810:	4798      	blx	r3
  400812:	4602      	mov	r2, r0
  400814:	a902      	add	r1, sp, #8
  400816:	4806      	ldr	r0, [pc, #24]	; (400830 <printl+0x38>)
  400818:	4b06      	ldr	r3, [pc, #24]	; (400834 <printl+0x3c>)
  40081a:	4798      	blx	r3
	va_end(args);
}
  40081c:	b043      	add	sp, #268	; 0x10c
  40081e:	f85d eb04 	ldr.w	lr, [sp], #4
  400822:	b004      	add	sp, #16
  400824:	4770      	bx	lr
  400826:	bf00      	nop
  400828:	00400b91 	.word	0x00400b91
  40082c:	00400a81 	.word	0x00400a81
  400830:	400e0600 	.word	0x400e0600
  400834:	004001f5 	.word	0x004001f5

00400838 <UART0_Handler>:

//==============================================================================================

// Funo Handler da interrupo da Serial.
void UART0_Handler(void)
{
  400838:	4770      	bx	lr
	...

0040083c <config_ensaio>:
	tc_enable_interrupt(TC0, TC_CHANNEL, TC_IER_CPCS);
	tc_start(TC0, TC_CHANNEL);
}

// config ensaio
void config_ensaio(void){
  40083c:	b538      	push	{r3, r4, r5, lr}
		base->PIO_PUDR = mask;
  40083e:	4b0f      	ldr	r3, [pc, #60]	; (40087c <config_ensaio+0x40>)
  400840:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  400844:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400846:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40084a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40084c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40084e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400852:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400854:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400858:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40085a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40085c:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400860:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400862:	605a      	str	r2, [r3, #4]
	// configure UART pins
	ioport_set_port_mode(IOPORT_PIOA, PIO_PA9A_URXD0 | PIO_PA10A_UTXD0, IOPORT_MODE_MUX_A);
	ioport_disable_port(IOPORT_PIOA, PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
	
	//Configurar a hora do teste
	rtc_get_time(RTC,&hora,&minuto,&seg);
  400864:	4c06      	ldr	r4, [pc, #24]	; (400880 <config_ensaio+0x44>)
  400866:	4b07      	ldr	r3, [pc, #28]	; (400884 <config_ensaio+0x48>)
  400868:	4a07      	ldr	r2, [pc, #28]	; (400888 <config_ensaio+0x4c>)
  40086a:	4908      	ldr	r1, [pc, #32]	; (40088c <config_ensaio+0x50>)
  40086c:	4620      	mov	r0, r4
  40086e:	4d08      	ldr	r5, [pc, #32]	; (400890 <config_ensaio+0x54>)
  400870:	47a8      	blx	r5
	//Modo de aparecer as horas 24h
	rtc_set_hour_mode(RTC, 0);
  400872:	2100      	movs	r1, #0
  400874:	4620      	mov	r0, r4
  400876:	4b07      	ldr	r3, [pc, #28]	; (400894 <config_ensaio+0x58>)
  400878:	4798      	blx	r3
  40087a:	bd38      	pop	{r3, r4, r5, pc}
  40087c:	400e0e00 	.word	0x400e0e00
  400880:	400e1460 	.word	0x400e1460
  400884:	20000a98 	.word	0x20000a98
  400888:	20000a8c 	.word	0x20000a8c
  40088c:	20000a90 	.word	0x20000a90
  400890:	00400287 	.word	0x00400287
  400894:	00400271 	.word	0x00400271

00400898 <TC0_Handler>:
	
};

//Interrupo do TC a cada 1 ms.
void TC0_Handler(void){
  400898:	4770      	bx	lr
	...

0040089c <main>:

	//printl("Teste de variavel = %i \n",id);
}

int main (void)
{
  40089c:	b580      	push	{r7, lr}
  40089e:	b086      	sub	sp, #24
	sysclk_init();
  4008a0:	4b25      	ldr	r3, [pc, #148]	; (400938 <main+0x9c>)
  4008a2:	4798      	blx	r3
	board_init();
  4008a4:	4b25      	ldr	r3, [pc, #148]	; (40093c <main+0xa0>)
  4008a6:	4798      	blx	r3
  4008a8:	2008      	movs	r0, #8
  4008aa:	4d25      	ldr	r5, [pc, #148]	; (400940 <main+0xa4>)
  4008ac:	47a8      	blx	r5
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4008ae:	4c25      	ldr	r4, [pc, #148]	; (400944 <main+0xa8>)
  4008b0:	9403      	str	r4, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  4008b2:	4b25      	ldr	r3, [pc, #148]	; (400948 <main+0xac>)
  4008b4:	681a      	ldr	r2, [r3, #0]
  4008b6:	9204      	str	r2, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  4008b8:	689b      	ldr	r3, [r3, #8]
  4008ba:	9305      	str	r3, [sp, #20]
  4008bc:	2008      	movs	r0, #8
  4008be:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
  4008c0:	4e22      	ldr	r6, [pc, #136]	; (40094c <main+0xb0>)
  4008c2:	a903      	add	r1, sp, #12
  4008c4:	4630      	mov	r0, r6
  4008c6:	4b22      	ldr	r3, [pc, #136]	; (400950 <main+0xb4>)
  4008c8:	4798      	blx	r3
	uart_enable_interrupt(CONF_UART, UART_IER_RXRDY);
  4008ca:	2101      	movs	r1, #1
  4008cc:	4630      	mov	r0, r6
  4008ce:	4b21      	ldr	r3, [pc, #132]	; (400954 <main+0xb8>)
  4008d0:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4008d2:	4e21      	ldr	r6, [pc, #132]	; (400958 <main+0xbc>)
  4008d4:	f44f 7380 	mov.w	r3, #256	; 0x100
  4008d8:	6033      	str	r3, [r6, #0]
	delay_init(F_CPU);

//Funo de configurao da UART
	conf_uart();	
//Funo de configurao do ensaio	
	config_ensaio();
  4008da:	4b20      	ldr	r3, [pc, #128]	; (40095c <main+0xc0>)
  4008dc:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC0);
  4008de:	2017      	movs	r0, #23
  4008e0:	47a8      	blx	r5
	tc_find_mck_divisor(4,tc_sysclk, &tc_div, &tc_tcclks, tc_sysclk);
  4008e2:	9400      	str	r4, [sp, #0]
  4008e4:	ab03      	add	r3, sp, #12
  4008e6:	aa02      	add	r2, sp, #8
  4008e8:	4621      	mov	r1, r4
  4008ea:	2004      	movs	r0, #4
  4008ec:	4d1c      	ldr	r5, [pc, #112]	; (400960 <main+0xc4>)
  4008ee:	47a8      	blx	r5
	tc_init(TC0, TC_CHANNEL , tc_tcclks | TC_CMR_CPCTRG);
  4008f0:	4d1c      	ldr	r5, [pc, #112]	; (400964 <main+0xc8>)
  4008f2:	9a03      	ldr	r2, [sp, #12]
  4008f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4008f8:	2100      	movs	r1, #0
  4008fa:	4628      	mov	r0, r5
  4008fc:	4b1a      	ldr	r3, [pc, #104]	; (400968 <main+0xcc>)
  4008fe:	4798      	blx	r3
	printl("div = %i ; clk = %i ; sysclk = %i \n\n",tc_div,tc_tcclks,tc_sysclk);
  400900:	4623      	mov	r3, r4
  400902:	9a03      	ldr	r2, [sp, #12]
  400904:	9902      	ldr	r1, [sp, #8]
  400906:	4819      	ldr	r0, [pc, #100]	; (40096c <main+0xd0>)
  400908:	4f19      	ldr	r7, [pc, #100]	; (400970 <main+0xd4>)
  40090a:	47b8      	blx	r7
	tc_write_rc(TC0, TC_CHANNEL, (tc_sysclk/tc_div)*2);
  40090c:	9a02      	ldr	r2, [sp, #8]
  40090e:	fbb4 f2f2 	udiv	r2, r4, r2
  400912:	0052      	lsls	r2, r2, #1
  400914:	2100      	movs	r1, #0
  400916:	4628      	mov	r0, r5
  400918:	4b16      	ldr	r3, [pc, #88]	; (400974 <main+0xd8>)
  40091a:	4798      	blx	r3
  40091c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  400920:	6033      	str	r3, [r6, #0]
	tc_enable_interrupt(TC0, TC_CHANNEL, TC_IER_CPCS);
  400922:	2210      	movs	r2, #16
  400924:	2100      	movs	r1, #0
  400926:	4628      	mov	r0, r5
  400928:	4b13      	ldr	r3, [pc, #76]	; (400978 <main+0xdc>)
  40092a:	4798      	blx	r3
	tc_start(TC0, TC_CHANNEL);
  40092c:	2100      	movs	r1, #0
  40092e:	4628      	mov	r0, r5
  400930:	4b12      	ldr	r3, [pc, #72]	; (40097c <main+0xe0>)
  400932:	4798      	blx	r3
  400934:	e7fe      	b.n	400934 <main+0x98>
  400936:	bf00      	nop
  400938:	004003d1 	.word	0x004003d1
  40093c:	00400439 	.word	0x00400439
  400940:	00400579 	.word	0x00400579
  400944:	02dc8000 	.word	0x02dc8000
  400948:	20000008 	.word	0x20000008
  40094c:	400e0600 	.word	0x400e0600
  400950:	00400383 	.word	0x00400383
  400954:	004003bb 	.word	0x004003bb
  400958:	e000e100 	.word	0xe000e100
  40095c:	0040083d 	.word	0x0040083d
  400960:	00400313 	.word	0x00400313
  400964:	40010000 	.word	0x40010000
  400968:	004002e1 	.word	0x004002e1
  40096c:	00405278 	.word	0x00405278
  400970:	004007f9 	.word	0x004007f9
  400974:	00400303 	.word	0x00400303
  400978:	0040030b 	.word	0x0040030b
  40097c:	004002fb 	.word	0x004002fb

00400980 <__libc_init_array>:
  400980:	b570      	push	{r4, r5, r6, lr}
  400982:	4e0f      	ldr	r6, [pc, #60]	; (4009c0 <__libc_init_array+0x40>)
  400984:	4d0f      	ldr	r5, [pc, #60]	; (4009c4 <__libc_init_array+0x44>)
  400986:	1b76      	subs	r6, r6, r5
  400988:	10b6      	asrs	r6, r6, #2
  40098a:	bf18      	it	ne
  40098c:	2400      	movne	r4, #0
  40098e:	d005      	beq.n	40099c <__libc_init_array+0x1c>
  400990:	3401      	adds	r4, #1
  400992:	f855 3b04 	ldr.w	r3, [r5], #4
  400996:	4798      	blx	r3
  400998:	42a6      	cmp	r6, r4
  40099a:	d1f9      	bne.n	400990 <__libc_init_array+0x10>
  40099c:	4e0a      	ldr	r6, [pc, #40]	; (4009c8 <__libc_init_array+0x48>)
  40099e:	4d0b      	ldr	r5, [pc, #44]	; (4009cc <__libc_init_array+0x4c>)
  4009a0:	1b76      	subs	r6, r6, r5
  4009a2:	f004 fdc1 	bl	405528 <_init>
  4009a6:	10b6      	asrs	r6, r6, #2
  4009a8:	bf18      	it	ne
  4009aa:	2400      	movne	r4, #0
  4009ac:	d006      	beq.n	4009bc <__libc_init_array+0x3c>
  4009ae:	3401      	adds	r4, #1
  4009b0:	f855 3b04 	ldr.w	r3, [r5], #4
  4009b4:	4798      	blx	r3
  4009b6:	42a6      	cmp	r6, r4
  4009b8:	d1f9      	bne.n	4009ae <__libc_init_array+0x2e>
  4009ba:	bd70      	pop	{r4, r5, r6, pc}
  4009bc:	bd70      	pop	{r4, r5, r6, pc}
  4009be:	bf00      	nop
  4009c0:	00405534 	.word	0x00405534
  4009c4:	00405534 	.word	0x00405534
  4009c8:	0040553c 	.word	0x0040553c
  4009cc:	00405534 	.word	0x00405534

004009d0 <memset>:
  4009d0:	b470      	push	{r4, r5, r6}
  4009d2:	0786      	lsls	r6, r0, #30
  4009d4:	d046      	beq.n	400a64 <memset+0x94>
  4009d6:	1e54      	subs	r4, r2, #1
  4009d8:	2a00      	cmp	r2, #0
  4009da:	d041      	beq.n	400a60 <memset+0x90>
  4009dc:	b2ca      	uxtb	r2, r1
  4009de:	4603      	mov	r3, r0
  4009e0:	e002      	b.n	4009e8 <memset+0x18>
  4009e2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4009e6:	d33b      	bcc.n	400a60 <memset+0x90>
  4009e8:	f803 2b01 	strb.w	r2, [r3], #1
  4009ec:	079d      	lsls	r5, r3, #30
  4009ee:	d1f8      	bne.n	4009e2 <memset+0x12>
  4009f0:	2c03      	cmp	r4, #3
  4009f2:	d92e      	bls.n	400a52 <memset+0x82>
  4009f4:	b2cd      	uxtb	r5, r1
  4009f6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4009fa:	2c0f      	cmp	r4, #15
  4009fc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400a00:	d919      	bls.n	400a36 <memset+0x66>
  400a02:	f103 0210 	add.w	r2, r3, #16
  400a06:	4626      	mov	r6, r4
  400a08:	3e10      	subs	r6, #16
  400a0a:	2e0f      	cmp	r6, #15
  400a0c:	f842 5c10 	str.w	r5, [r2, #-16]
  400a10:	f842 5c0c 	str.w	r5, [r2, #-12]
  400a14:	f842 5c08 	str.w	r5, [r2, #-8]
  400a18:	f842 5c04 	str.w	r5, [r2, #-4]
  400a1c:	f102 0210 	add.w	r2, r2, #16
  400a20:	d8f2      	bhi.n	400a08 <memset+0x38>
  400a22:	f1a4 0210 	sub.w	r2, r4, #16
  400a26:	f022 020f 	bic.w	r2, r2, #15
  400a2a:	f004 040f 	and.w	r4, r4, #15
  400a2e:	3210      	adds	r2, #16
  400a30:	2c03      	cmp	r4, #3
  400a32:	4413      	add	r3, r2
  400a34:	d90d      	bls.n	400a52 <memset+0x82>
  400a36:	461e      	mov	r6, r3
  400a38:	4622      	mov	r2, r4
  400a3a:	3a04      	subs	r2, #4
  400a3c:	2a03      	cmp	r2, #3
  400a3e:	f846 5b04 	str.w	r5, [r6], #4
  400a42:	d8fa      	bhi.n	400a3a <memset+0x6a>
  400a44:	1f22      	subs	r2, r4, #4
  400a46:	f022 0203 	bic.w	r2, r2, #3
  400a4a:	3204      	adds	r2, #4
  400a4c:	4413      	add	r3, r2
  400a4e:	f004 0403 	and.w	r4, r4, #3
  400a52:	b12c      	cbz	r4, 400a60 <memset+0x90>
  400a54:	b2c9      	uxtb	r1, r1
  400a56:	441c      	add	r4, r3
  400a58:	f803 1b01 	strb.w	r1, [r3], #1
  400a5c:	429c      	cmp	r4, r3
  400a5e:	d1fb      	bne.n	400a58 <memset+0x88>
  400a60:	bc70      	pop	{r4, r5, r6}
  400a62:	4770      	bx	lr
  400a64:	4614      	mov	r4, r2
  400a66:	4603      	mov	r3, r0
  400a68:	e7c2      	b.n	4009f0 <memset+0x20>
  400a6a:	bf00      	nop
	...

00400a80 <strlen>:
  400a80:	f890 f000 	pld	[r0]
  400a84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  400a88:	f020 0107 	bic.w	r1, r0, #7
  400a8c:	f06f 0c00 	mvn.w	ip, #0
  400a90:	f010 0407 	ands.w	r4, r0, #7
  400a94:	f891 f020 	pld	[r1, #32]
  400a98:	f040 8049 	bne.w	400b2e <strlen+0xae>
  400a9c:	f04f 0400 	mov.w	r4, #0
  400aa0:	f06f 0007 	mvn.w	r0, #7
  400aa4:	e9d1 2300 	ldrd	r2, r3, [r1]
  400aa8:	f891 f040 	pld	[r1, #64]	; 0x40
  400aac:	f100 0008 	add.w	r0, r0, #8
  400ab0:	fa82 f24c 	uadd8	r2, r2, ip
  400ab4:	faa4 f28c 	sel	r2, r4, ip
  400ab8:	fa83 f34c 	uadd8	r3, r3, ip
  400abc:	faa2 f38c 	sel	r3, r2, ip
  400ac0:	bb4b      	cbnz	r3, 400b16 <strlen+0x96>
  400ac2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  400ac6:	fa82 f24c 	uadd8	r2, r2, ip
  400aca:	f100 0008 	add.w	r0, r0, #8
  400ace:	faa4 f28c 	sel	r2, r4, ip
  400ad2:	fa83 f34c 	uadd8	r3, r3, ip
  400ad6:	faa2 f38c 	sel	r3, r2, ip
  400ada:	b9e3      	cbnz	r3, 400b16 <strlen+0x96>
  400adc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  400ae0:	fa82 f24c 	uadd8	r2, r2, ip
  400ae4:	f100 0008 	add.w	r0, r0, #8
  400ae8:	faa4 f28c 	sel	r2, r4, ip
  400aec:	fa83 f34c 	uadd8	r3, r3, ip
  400af0:	faa2 f38c 	sel	r3, r2, ip
  400af4:	b97b      	cbnz	r3, 400b16 <strlen+0x96>
  400af6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  400afa:	f101 0120 	add.w	r1, r1, #32
  400afe:	fa82 f24c 	uadd8	r2, r2, ip
  400b02:	f100 0008 	add.w	r0, r0, #8
  400b06:	faa4 f28c 	sel	r2, r4, ip
  400b0a:	fa83 f34c 	uadd8	r3, r3, ip
  400b0e:	faa2 f38c 	sel	r3, r2, ip
  400b12:	2b00      	cmp	r3, #0
  400b14:	d0c6      	beq.n	400aa4 <strlen+0x24>
  400b16:	2a00      	cmp	r2, #0
  400b18:	bf04      	itt	eq
  400b1a:	3004      	addeq	r0, #4
  400b1c:	461a      	moveq	r2, r3
  400b1e:	ba12      	rev	r2, r2
  400b20:	fab2 f282 	clz	r2, r2
  400b24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  400b28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  400b2c:	4770      	bx	lr
  400b2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  400b32:	f004 0503 	and.w	r5, r4, #3
  400b36:	f1c4 0000 	rsb	r0, r4, #0
  400b3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  400b3e:	f014 0f04 	tst.w	r4, #4
  400b42:	f891 f040 	pld	[r1, #64]	; 0x40
  400b46:	fa0c f505 	lsl.w	r5, ip, r5
  400b4a:	ea62 0205 	orn	r2, r2, r5
  400b4e:	bf1c      	itt	ne
  400b50:	ea63 0305 	ornne	r3, r3, r5
  400b54:	4662      	movne	r2, ip
  400b56:	f04f 0400 	mov.w	r4, #0
  400b5a:	e7a9      	b.n	400ab0 <strlen+0x30>

00400b5c <_vsprintf_r>:
  400b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400b5e:	b09b      	sub	sp, #108	; 0x6c
  400b60:	460d      	mov	r5, r1
  400b62:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  400b66:	f44f 7702 	mov.w	r7, #520	; 0x208
  400b6a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  400b6e:	4669      	mov	r1, sp
  400b70:	9500      	str	r5, [sp, #0]
  400b72:	9504      	str	r5, [sp, #16]
  400b74:	f8ad 700c 	strh.w	r7, [sp, #12]
  400b78:	9402      	str	r4, [sp, #8]
  400b7a:	9405      	str	r4, [sp, #20]
  400b7c:	f8ad 600e 	strh.w	r6, [sp, #14]
  400b80:	f000 f840 	bl	400c04 <_svfprintf_r>
  400b84:	9b00      	ldr	r3, [sp, #0]
  400b86:	2200      	movs	r2, #0
  400b88:	701a      	strb	r2, [r3, #0]
  400b8a:	b01b      	add	sp, #108	; 0x6c
  400b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b8e:	bf00      	nop

00400b90 <vsprintf>:
  400b90:	b410      	push	{r4}
  400b92:	4c04      	ldr	r4, [pc, #16]	; (400ba4 <vsprintf+0x14>)
  400b94:	4613      	mov	r3, r2
  400b96:	460a      	mov	r2, r1
  400b98:	4601      	mov	r1, r0
  400b9a:	6820      	ldr	r0, [r4, #0]
  400b9c:	bc10      	pop	{r4}
  400b9e:	f7ff bfdd 	b.w	400b5c <_vsprintf_r>
  400ba2:	bf00      	nop
  400ba4:	20000018 	.word	0x20000018

00400ba8 <register_fini>:
  400ba8:	4b02      	ldr	r3, [pc, #8]	; (400bb4 <register_fini+0xc>)
  400baa:	b113      	cbz	r3, 400bb2 <register_fini+0xa>
  400bac:	4802      	ldr	r0, [pc, #8]	; (400bb8 <register_fini+0x10>)
  400bae:	f000 b805 	b.w	400bbc <atexit>
  400bb2:	4770      	bx	lr
  400bb4:	00000000 	.word	0x00000000
  400bb8:	00400bc9 	.word	0x00400bc9

00400bbc <atexit>:
  400bbc:	2300      	movs	r3, #0
  400bbe:	4601      	mov	r1, r0
  400bc0:	461a      	mov	r2, r3
  400bc2:	4618      	mov	r0, r3
  400bc4:	f001 ba4c 	b.w	402060 <__register_exitproc>

00400bc8 <__libc_fini_array>:
  400bc8:	b538      	push	{r3, r4, r5, lr}
  400bca:	4c0a      	ldr	r4, [pc, #40]	; (400bf4 <__libc_fini_array+0x2c>)
  400bcc:	4d0a      	ldr	r5, [pc, #40]	; (400bf8 <__libc_fini_array+0x30>)
  400bce:	1b64      	subs	r4, r4, r5
  400bd0:	10a4      	asrs	r4, r4, #2
  400bd2:	d00a      	beq.n	400bea <__libc_fini_array+0x22>
  400bd4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  400bd8:	3b01      	subs	r3, #1
  400bda:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  400bde:	3c01      	subs	r4, #1
  400be0:	f855 3904 	ldr.w	r3, [r5], #-4
  400be4:	4798      	blx	r3
  400be6:	2c00      	cmp	r4, #0
  400be8:	d1f9      	bne.n	400bde <__libc_fini_array+0x16>
  400bea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  400bee:	f004 bca5 	b.w	40553c <_fini>
  400bf2:	bf00      	nop
  400bf4:	0040554c 	.word	0x0040554c
  400bf8:	00405548 	.word	0x00405548

00400bfc <__retarget_lock_acquire_recursive>:
  400bfc:	4770      	bx	lr
  400bfe:	bf00      	nop

00400c00 <__retarget_lock_release_recursive>:
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop

00400c04 <_svfprintf_r>:
  400c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c08:	b0c3      	sub	sp, #268	; 0x10c
  400c0a:	460c      	mov	r4, r1
  400c0c:	910b      	str	r1, [sp, #44]	; 0x2c
  400c0e:	4692      	mov	sl, r2
  400c10:	930f      	str	r3, [sp, #60]	; 0x3c
  400c12:	900c      	str	r0, [sp, #48]	; 0x30
  400c14:	f002 fa46 	bl	4030a4 <_localeconv_r>
  400c18:	6803      	ldr	r3, [r0, #0]
  400c1a:	931a      	str	r3, [sp, #104]	; 0x68
  400c1c:	4618      	mov	r0, r3
  400c1e:	f7ff ff2f 	bl	400a80 <strlen>
  400c22:	89a3      	ldrh	r3, [r4, #12]
  400c24:	9019      	str	r0, [sp, #100]	; 0x64
  400c26:	0619      	lsls	r1, r3, #24
  400c28:	d503      	bpl.n	400c32 <_svfprintf_r+0x2e>
  400c2a:	6923      	ldr	r3, [r4, #16]
  400c2c:	2b00      	cmp	r3, #0
  400c2e:	f001 8003 	beq.w	401c38 <_svfprintf_r+0x1034>
  400c32:	2300      	movs	r3, #0
  400c34:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  400c38:	9313      	str	r3, [sp, #76]	; 0x4c
  400c3a:	9315      	str	r3, [sp, #84]	; 0x54
  400c3c:	9314      	str	r3, [sp, #80]	; 0x50
  400c3e:	9327      	str	r3, [sp, #156]	; 0x9c
  400c40:	9326      	str	r3, [sp, #152]	; 0x98
  400c42:	9318      	str	r3, [sp, #96]	; 0x60
  400c44:	931b      	str	r3, [sp, #108]	; 0x6c
  400c46:	9309      	str	r3, [sp, #36]	; 0x24
  400c48:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  400c4c:	46c8      	mov	r8, r9
  400c4e:	9316      	str	r3, [sp, #88]	; 0x58
  400c50:	9317      	str	r3, [sp, #92]	; 0x5c
  400c52:	f89a 3000 	ldrb.w	r3, [sl]
  400c56:	4654      	mov	r4, sl
  400c58:	b1e3      	cbz	r3, 400c94 <_svfprintf_r+0x90>
  400c5a:	2b25      	cmp	r3, #37	; 0x25
  400c5c:	d102      	bne.n	400c64 <_svfprintf_r+0x60>
  400c5e:	e019      	b.n	400c94 <_svfprintf_r+0x90>
  400c60:	2b25      	cmp	r3, #37	; 0x25
  400c62:	d003      	beq.n	400c6c <_svfprintf_r+0x68>
  400c64:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d1f9      	bne.n	400c60 <_svfprintf_r+0x5c>
  400c6c:	eba4 050a 	sub.w	r5, r4, sl
  400c70:	b185      	cbz	r5, 400c94 <_svfprintf_r+0x90>
  400c72:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400c74:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  400c76:	f8c8 a000 	str.w	sl, [r8]
  400c7a:	3301      	adds	r3, #1
  400c7c:	442a      	add	r2, r5
  400c7e:	2b07      	cmp	r3, #7
  400c80:	f8c8 5004 	str.w	r5, [r8, #4]
  400c84:	9227      	str	r2, [sp, #156]	; 0x9c
  400c86:	9326      	str	r3, [sp, #152]	; 0x98
  400c88:	dc7f      	bgt.n	400d8a <_svfprintf_r+0x186>
  400c8a:	f108 0808 	add.w	r8, r8, #8
  400c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  400c90:	442b      	add	r3, r5
  400c92:	9309      	str	r3, [sp, #36]	; 0x24
  400c94:	7823      	ldrb	r3, [r4, #0]
  400c96:	2b00      	cmp	r3, #0
  400c98:	d07f      	beq.n	400d9a <_svfprintf_r+0x196>
  400c9a:	2300      	movs	r3, #0
  400c9c:	461a      	mov	r2, r3
  400c9e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  400ca2:	4619      	mov	r1, r3
  400ca4:	930d      	str	r3, [sp, #52]	; 0x34
  400ca6:	469b      	mov	fp, r3
  400ca8:	f04f 30ff 	mov.w	r0, #4294967295
  400cac:	7863      	ldrb	r3, [r4, #1]
  400cae:	900a      	str	r0, [sp, #40]	; 0x28
  400cb0:	f104 0a01 	add.w	sl, r4, #1
  400cb4:	f10a 0a01 	add.w	sl, sl, #1
  400cb8:	f1a3 0020 	sub.w	r0, r3, #32
  400cbc:	2858      	cmp	r0, #88	; 0x58
  400cbe:	f200 83c1 	bhi.w	401444 <_svfprintf_r+0x840>
  400cc2:	e8df f010 	tbh	[pc, r0, lsl #1]
  400cc6:	0238      	.short	0x0238
  400cc8:	03bf03bf 	.word	0x03bf03bf
  400ccc:	03bf0240 	.word	0x03bf0240
  400cd0:	03bf03bf 	.word	0x03bf03bf
  400cd4:	03bf03bf 	.word	0x03bf03bf
  400cd8:	024503bf 	.word	0x024503bf
  400cdc:	03bf0203 	.word	0x03bf0203
  400ce0:	026b005d 	.word	0x026b005d
  400ce4:	028603bf 	.word	0x028603bf
  400ce8:	039d039d 	.word	0x039d039d
  400cec:	039d039d 	.word	0x039d039d
  400cf0:	039d039d 	.word	0x039d039d
  400cf4:	039d039d 	.word	0x039d039d
  400cf8:	03bf039d 	.word	0x03bf039d
  400cfc:	03bf03bf 	.word	0x03bf03bf
  400d00:	03bf03bf 	.word	0x03bf03bf
  400d04:	03bf03bf 	.word	0x03bf03bf
  400d08:	03bf03bf 	.word	0x03bf03bf
  400d0c:	033703bf 	.word	0x033703bf
  400d10:	03bf0357 	.word	0x03bf0357
  400d14:	03bf0357 	.word	0x03bf0357
  400d18:	03bf03bf 	.word	0x03bf03bf
  400d1c:	039803bf 	.word	0x039803bf
  400d20:	03bf03bf 	.word	0x03bf03bf
  400d24:	03bf03ad 	.word	0x03bf03ad
  400d28:	03bf03bf 	.word	0x03bf03bf
  400d2c:	03bf03bf 	.word	0x03bf03bf
  400d30:	03bf0259 	.word	0x03bf0259
  400d34:	031e03bf 	.word	0x031e03bf
  400d38:	03bf03bf 	.word	0x03bf03bf
  400d3c:	03bf03bf 	.word	0x03bf03bf
  400d40:	03bf03bf 	.word	0x03bf03bf
  400d44:	03bf03bf 	.word	0x03bf03bf
  400d48:	03bf03bf 	.word	0x03bf03bf
  400d4c:	02db02c6 	.word	0x02db02c6
  400d50:	03570357 	.word	0x03570357
  400d54:	028b0357 	.word	0x028b0357
  400d58:	03bf02db 	.word	0x03bf02db
  400d5c:	029003bf 	.word	0x029003bf
  400d60:	029d03bf 	.word	0x029d03bf
  400d64:	02b401cc 	.word	0x02b401cc
  400d68:	03bf0208 	.word	0x03bf0208
  400d6c:	03bf01e1 	.word	0x03bf01e1
  400d70:	03bf007e 	.word	0x03bf007e
  400d74:	020d03bf 	.word	0x020d03bf
  400d78:	980d      	ldr	r0, [sp, #52]	; 0x34
  400d7a:	930f      	str	r3, [sp, #60]	; 0x3c
  400d7c:	4240      	negs	r0, r0
  400d7e:	900d      	str	r0, [sp, #52]	; 0x34
  400d80:	f04b 0b04 	orr.w	fp, fp, #4
  400d84:	f89a 3000 	ldrb.w	r3, [sl]
  400d88:	e794      	b.n	400cb4 <_svfprintf_r+0xb0>
  400d8a:	aa25      	add	r2, sp, #148	; 0x94
  400d8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  400d8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  400d90:	f003 f848 	bl	403e24 <__ssprint_r>
  400d94:	b940      	cbnz	r0, 400da8 <_svfprintf_r+0x1a4>
  400d96:	46c8      	mov	r8, r9
  400d98:	e779      	b.n	400c8e <_svfprintf_r+0x8a>
  400d9a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  400d9c:	b123      	cbz	r3, 400da8 <_svfprintf_r+0x1a4>
  400d9e:	980c      	ldr	r0, [sp, #48]	; 0x30
  400da0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  400da2:	aa25      	add	r2, sp, #148	; 0x94
  400da4:	f003 f83e 	bl	403e24 <__ssprint_r>
  400da8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400daa:	899b      	ldrh	r3, [r3, #12]
  400dac:	f013 0f40 	tst.w	r3, #64	; 0x40
  400db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  400db2:	bf18      	it	ne
  400db4:	f04f 33ff 	movne.w	r3, #4294967295
  400db8:	9309      	str	r3, [sp, #36]	; 0x24
  400dba:	9809      	ldr	r0, [sp, #36]	; 0x24
  400dbc:	b043      	add	sp, #268	; 0x10c
  400dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400dc2:	f01b 0f20 	tst.w	fp, #32
  400dc6:	9311      	str	r3, [sp, #68]	; 0x44
  400dc8:	f040 81dd 	bne.w	401186 <_svfprintf_r+0x582>
  400dcc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  400dce:	f01b 0f10 	tst.w	fp, #16
  400dd2:	4613      	mov	r3, r2
  400dd4:	f040 856e 	bne.w	4018b4 <_svfprintf_r+0xcb0>
  400dd8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  400ddc:	f000 856a 	beq.w	4018b4 <_svfprintf_r+0xcb0>
  400de0:	8814      	ldrh	r4, [r2, #0]
  400de2:	3204      	adds	r2, #4
  400de4:	2500      	movs	r5, #0
  400de6:	2301      	movs	r3, #1
  400de8:	920f      	str	r2, [sp, #60]	; 0x3c
  400dea:	2700      	movs	r7, #0
  400dec:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  400df0:	990a      	ldr	r1, [sp, #40]	; 0x28
  400df2:	1c4a      	adds	r2, r1, #1
  400df4:	f000 8265 	beq.w	4012c2 <_svfprintf_r+0x6be>
  400df8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  400dfc:	9207      	str	r2, [sp, #28]
  400dfe:	ea54 0205 	orrs.w	r2, r4, r5
  400e02:	f040 8264 	bne.w	4012ce <_svfprintf_r+0x6ca>
  400e06:	2900      	cmp	r1, #0
  400e08:	f040 843c 	bne.w	401684 <_svfprintf_r+0xa80>
  400e0c:	2b00      	cmp	r3, #0
  400e0e:	f040 84d7 	bne.w	4017c0 <_svfprintf_r+0xbbc>
  400e12:	f01b 0301 	ands.w	r3, fp, #1
  400e16:	930e      	str	r3, [sp, #56]	; 0x38
  400e18:	f000 8604 	beq.w	401a24 <_svfprintf_r+0xe20>
  400e1c:	ae42      	add	r6, sp, #264	; 0x108
  400e1e:	2330      	movs	r3, #48	; 0x30
  400e20:	f806 3d41 	strb.w	r3, [r6, #-65]!
  400e24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400e26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  400e28:	4293      	cmp	r3, r2
  400e2a:	bfb8      	it	lt
  400e2c:	4613      	movlt	r3, r2
  400e2e:	9308      	str	r3, [sp, #32]
  400e30:	2300      	movs	r3, #0
  400e32:	9312      	str	r3, [sp, #72]	; 0x48
  400e34:	b117      	cbz	r7, 400e3c <_svfprintf_r+0x238>
  400e36:	9b08      	ldr	r3, [sp, #32]
  400e38:	3301      	adds	r3, #1
  400e3a:	9308      	str	r3, [sp, #32]
  400e3c:	9b07      	ldr	r3, [sp, #28]
  400e3e:	f013 0302 	ands.w	r3, r3, #2
  400e42:	9310      	str	r3, [sp, #64]	; 0x40
  400e44:	d002      	beq.n	400e4c <_svfprintf_r+0x248>
  400e46:	9b08      	ldr	r3, [sp, #32]
  400e48:	3302      	adds	r3, #2
  400e4a:	9308      	str	r3, [sp, #32]
  400e4c:	9b07      	ldr	r3, [sp, #28]
  400e4e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  400e52:	f040 830e 	bne.w	401472 <_svfprintf_r+0x86e>
  400e56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  400e58:	9a08      	ldr	r2, [sp, #32]
  400e5a:	eba3 0b02 	sub.w	fp, r3, r2
  400e5e:	f1bb 0f00 	cmp.w	fp, #0
  400e62:	f340 8306 	ble.w	401472 <_svfprintf_r+0x86e>
  400e66:	f1bb 0f10 	cmp.w	fp, #16
  400e6a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  400e6c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  400e6e:	dd29      	ble.n	400ec4 <_svfprintf_r+0x2c0>
  400e70:	4643      	mov	r3, r8
  400e72:	4621      	mov	r1, r4
  400e74:	46a8      	mov	r8, r5
  400e76:	2710      	movs	r7, #16
  400e78:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  400e7a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  400e7c:	e006      	b.n	400e8c <_svfprintf_r+0x288>
  400e7e:	f1ab 0b10 	sub.w	fp, fp, #16
  400e82:	f1bb 0f10 	cmp.w	fp, #16
  400e86:	f103 0308 	add.w	r3, r3, #8
  400e8a:	dd18      	ble.n	400ebe <_svfprintf_r+0x2ba>
  400e8c:	3201      	adds	r2, #1
  400e8e:	48b7      	ldr	r0, [pc, #732]	; (40116c <_svfprintf_r+0x568>)
  400e90:	9226      	str	r2, [sp, #152]	; 0x98
  400e92:	3110      	adds	r1, #16
  400e94:	2a07      	cmp	r2, #7
  400e96:	9127      	str	r1, [sp, #156]	; 0x9c
  400e98:	e883 0081 	stmia.w	r3, {r0, r7}
  400e9c:	ddef      	ble.n	400e7e <_svfprintf_r+0x27a>
  400e9e:	aa25      	add	r2, sp, #148	; 0x94
  400ea0:	4629      	mov	r1, r5
  400ea2:	4620      	mov	r0, r4
  400ea4:	f002 ffbe 	bl	403e24 <__ssprint_r>
  400ea8:	2800      	cmp	r0, #0
  400eaa:	f47f af7d 	bne.w	400da8 <_svfprintf_r+0x1a4>
  400eae:	f1ab 0b10 	sub.w	fp, fp, #16
  400eb2:	f1bb 0f10 	cmp.w	fp, #16
  400eb6:	9927      	ldr	r1, [sp, #156]	; 0x9c
  400eb8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  400eba:	464b      	mov	r3, r9
  400ebc:	dce6      	bgt.n	400e8c <_svfprintf_r+0x288>
  400ebe:	4645      	mov	r5, r8
  400ec0:	460c      	mov	r4, r1
  400ec2:	4698      	mov	r8, r3
  400ec4:	3201      	adds	r2, #1
  400ec6:	4ba9      	ldr	r3, [pc, #676]	; (40116c <_svfprintf_r+0x568>)
  400ec8:	9226      	str	r2, [sp, #152]	; 0x98
  400eca:	445c      	add	r4, fp
  400ecc:	2a07      	cmp	r2, #7
  400ece:	9427      	str	r4, [sp, #156]	; 0x9c
  400ed0:	e888 0808 	stmia.w	r8, {r3, fp}
  400ed4:	f300 8498 	bgt.w	401808 <_svfprintf_r+0xc04>
  400ed8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  400edc:	f108 0808 	add.w	r8, r8, #8
  400ee0:	b177      	cbz	r7, 400f00 <_svfprintf_r+0x2fc>
  400ee2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400ee4:	3301      	adds	r3, #1
  400ee6:	3401      	adds	r4, #1
  400ee8:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  400eec:	2201      	movs	r2, #1
  400eee:	2b07      	cmp	r3, #7
  400ef0:	9427      	str	r4, [sp, #156]	; 0x9c
  400ef2:	9326      	str	r3, [sp, #152]	; 0x98
  400ef4:	e888 0006 	stmia.w	r8, {r1, r2}
  400ef8:	f300 83db 	bgt.w	4016b2 <_svfprintf_r+0xaae>
  400efc:	f108 0808 	add.w	r8, r8, #8
  400f00:	9b10      	ldr	r3, [sp, #64]	; 0x40
  400f02:	b16b      	cbz	r3, 400f20 <_svfprintf_r+0x31c>
  400f04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400f06:	3301      	adds	r3, #1
  400f08:	3402      	adds	r4, #2
  400f0a:	a91e      	add	r1, sp, #120	; 0x78
  400f0c:	2202      	movs	r2, #2
  400f0e:	2b07      	cmp	r3, #7
  400f10:	9427      	str	r4, [sp, #156]	; 0x9c
  400f12:	9326      	str	r3, [sp, #152]	; 0x98
  400f14:	e888 0006 	stmia.w	r8, {r1, r2}
  400f18:	f300 83d6 	bgt.w	4016c8 <_svfprintf_r+0xac4>
  400f1c:	f108 0808 	add.w	r8, r8, #8
  400f20:	2d80      	cmp	r5, #128	; 0x80
  400f22:	f000 8315 	beq.w	401550 <_svfprintf_r+0x94c>
  400f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400f28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  400f2a:	1a9f      	subs	r7, r3, r2
  400f2c:	2f00      	cmp	r7, #0
  400f2e:	dd36      	ble.n	400f9e <_svfprintf_r+0x39a>
  400f30:	2f10      	cmp	r7, #16
  400f32:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400f34:	4d8e      	ldr	r5, [pc, #568]	; (401170 <_svfprintf_r+0x56c>)
  400f36:	dd27      	ble.n	400f88 <_svfprintf_r+0x384>
  400f38:	4642      	mov	r2, r8
  400f3a:	4621      	mov	r1, r4
  400f3c:	46b0      	mov	r8, r6
  400f3e:	f04f 0b10 	mov.w	fp, #16
  400f42:	462e      	mov	r6, r5
  400f44:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  400f46:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  400f48:	e004      	b.n	400f54 <_svfprintf_r+0x350>
  400f4a:	3f10      	subs	r7, #16
  400f4c:	2f10      	cmp	r7, #16
  400f4e:	f102 0208 	add.w	r2, r2, #8
  400f52:	dd15      	ble.n	400f80 <_svfprintf_r+0x37c>
  400f54:	3301      	adds	r3, #1
  400f56:	3110      	adds	r1, #16
  400f58:	2b07      	cmp	r3, #7
  400f5a:	9127      	str	r1, [sp, #156]	; 0x9c
  400f5c:	9326      	str	r3, [sp, #152]	; 0x98
  400f5e:	e882 0840 	stmia.w	r2, {r6, fp}
  400f62:	ddf2      	ble.n	400f4a <_svfprintf_r+0x346>
  400f64:	aa25      	add	r2, sp, #148	; 0x94
  400f66:	4629      	mov	r1, r5
  400f68:	4620      	mov	r0, r4
  400f6a:	f002 ff5b 	bl	403e24 <__ssprint_r>
  400f6e:	2800      	cmp	r0, #0
  400f70:	f47f af1a 	bne.w	400da8 <_svfprintf_r+0x1a4>
  400f74:	3f10      	subs	r7, #16
  400f76:	2f10      	cmp	r7, #16
  400f78:	9927      	ldr	r1, [sp, #156]	; 0x9c
  400f7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400f7c:	464a      	mov	r2, r9
  400f7e:	dce9      	bgt.n	400f54 <_svfprintf_r+0x350>
  400f80:	4635      	mov	r5, r6
  400f82:	460c      	mov	r4, r1
  400f84:	4646      	mov	r6, r8
  400f86:	4690      	mov	r8, r2
  400f88:	3301      	adds	r3, #1
  400f8a:	443c      	add	r4, r7
  400f8c:	2b07      	cmp	r3, #7
  400f8e:	9427      	str	r4, [sp, #156]	; 0x9c
  400f90:	9326      	str	r3, [sp, #152]	; 0x98
  400f92:	e888 00a0 	stmia.w	r8, {r5, r7}
  400f96:	f300 8381 	bgt.w	40169c <_svfprintf_r+0xa98>
  400f9a:	f108 0808 	add.w	r8, r8, #8
  400f9e:	9b07      	ldr	r3, [sp, #28]
  400fa0:	05df      	lsls	r7, r3, #23
  400fa2:	f100 8268 	bmi.w	401476 <_svfprintf_r+0x872>
  400fa6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400fa8:	990e      	ldr	r1, [sp, #56]	; 0x38
  400faa:	f8c8 6000 	str.w	r6, [r8]
  400fae:	3301      	adds	r3, #1
  400fb0:	440c      	add	r4, r1
  400fb2:	2b07      	cmp	r3, #7
  400fb4:	9427      	str	r4, [sp, #156]	; 0x9c
  400fb6:	f8c8 1004 	str.w	r1, [r8, #4]
  400fba:	9326      	str	r3, [sp, #152]	; 0x98
  400fbc:	f300 834d 	bgt.w	40165a <_svfprintf_r+0xa56>
  400fc0:	f108 0808 	add.w	r8, r8, #8
  400fc4:	9b07      	ldr	r3, [sp, #28]
  400fc6:	075b      	lsls	r3, r3, #29
  400fc8:	d53a      	bpl.n	401040 <_svfprintf_r+0x43c>
  400fca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  400fcc:	9a08      	ldr	r2, [sp, #32]
  400fce:	1a9d      	subs	r5, r3, r2
  400fd0:	2d00      	cmp	r5, #0
  400fd2:	dd35      	ble.n	401040 <_svfprintf_r+0x43c>
  400fd4:	2d10      	cmp	r5, #16
  400fd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400fd8:	dd20      	ble.n	40101c <_svfprintf_r+0x418>
  400fda:	2610      	movs	r6, #16
  400fdc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  400fde:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  400fe2:	e004      	b.n	400fee <_svfprintf_r+0x3ea>
  400fe4:	3d10      	subs	r5, #16
  400fe6:	2d10      	cmp	r5, #16
  400fe8:	f108 0808 	add.w	r8, r8, #8
  400fec:	dd16      	ble.n	40101c <_svfprintf_r+0x418>
  400fee:	3301      	adds	r3, #1
  400ff0:	4a5e      	ldr	r2, [pc, #376]	; (40116c <_svfprintf_r+0x568>)
  400ff2:	9326      	str	r3, [sp, #152]	; 0x98
  400ff4:	3410      	adds	r4, #16
  400ff6:	2b07      	cmp	r3, #7
  400ff8:	9427      	str	r4, [sp, #156]	; 0x9c
  400ffa:	e888 0044 	stmia.w	r8, {r2, r6}
  400ffe:	ddf1      	ble.n	400fe4 <_svfprintf_r+0x3e0>
  401000:	aa25      	add	r2, sp, #148	; 0x94
  401002:	4659      	mov	r1, fp
  401004:	4638      	mov	r0, r7
  401006:	f002 ff0d 	bl	403e24 <__ssprint_r>
  40100a:	2800      	cmp	r0, #0
  40100c:	f47f aecc 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401010:	3d10      	subs	r5, #16
  401012:	2d10      	cmp	r5, #16
  401014:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401016:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401018:	46c8      	mov	r8, r9
  40101a:	dce8      	bgt.n	400fee <_svfprintf_r+0x3ea>
  40101c:	3301      	adds	r3, #1
  40101e:	4a53      	ldr	r2, [pc, #332]	; (40116c <_svfprintf_r+0x568>)
  401020:	9326      	str	r3, [sp, #152]	; 0x98
  401022:	442c      	add	r4, r5
  401024:	2b07      	cmp	r3, #7
  401026:	9427      	str	r4, [sp, #156]	; 0x9c
  401028:	e888 0024 	stmia.w	r8, {r2, r5}
  40102c:	dd08      	ble.n	401040 <_svfprintf_r+0x43c>
  40102e:	aa25      	add	r2, sp, #148	; 0x94
  401030:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401032:	980c      	ldr	r0, [sp, #48]	; 0x30
  401034:	f002 fef6 	bl	403e24 <__ssprint_r>
  401038:	2800      	cmp	r0, #0
  40103a:	f47f aeb5 	bne.w	400da8 <_svfprintf_r+0x1a4>
  40103e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401040:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401042:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401044:	9908      	ldr	r1, [sp, #32]
  401046:	428a      	cmp	r2, r1
  401048:	bfac      	ite	ge
  40104a:	189b      	addge	r3, r3, r2
  40104c:	185b      	addlt	r3, r3, r1
  40104e:	9309      	str	r3, [sp, #36]	; 0x24
  401050:	2c00      	cmp	r4, #0
  401052:	f040 830d 	bne.w	401670 <_svfprintf_r+0xa6c>
  401056:	2300      	movs	r3, #0
  401058:	9326      	str	r3, [sp, #152]	; 0x98
  40105a:	46c8      	mov	r8, r9
  40105c:	e5f9      	b.n	400c52 <_svfprintf_r+0x4e>
  40105e:	9311      	str	r3, [sp, #68]	; 0x44
  401060:	f01b 0320 	ands.w	r3, fp, #32
  401064:	f040 81e3 	bne.w	40142e <_svfprintf_r+0x82a>
  401068:	f01b 0210 	ands.w	r2, fp, #16
  40106c:	f040 842e 	bne.w	4018cc <_svfprintf_r+0xcc8>
  401070:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401074:	f000 842a 	beq.w	4018cc <_svfprintf_r+0xcc8>
  401078:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40107a:	4613      	mov	r3, r2
  40107c:	460a      	mov	r2, r1
  40107e:	3204      	adds	r2, #4
  401080:	880c      	ldrh	r4, [r1, #0]
  401082:	920f      	str	r2, [sp, #60]	; 0x3c
  401084:	2500      	movs	r5, #0
  401086:	e6b0      	b.n	400dea <_svfprintf_r+0x1e6>
  401088:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40108a:	9311      	str	r3, [sp, #68]	; 0x44
  40108c:	6816      	ldr	r6, [r2, #0]
  40108e:	2400      	movs	r4, #0
  401090:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401094:	1d15      	adds	r5, r2, #4
  401096:	2e00      	cmp	r6, #0
  401098:	f000 86a7 	beq.w	401dea <_svfprintf_r+0x11e6>
  40109c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40109e:	1c53      	adds	r3, r2, #1
  4010a0:	f000 8609 	beq.w	401cb6 <_svfprintf_r+0x10b2>
  4010a4:	4621      	mov	r1, r4
  4010a6:	4630      	mov	r0, r6
  4010a8:	f002 faba 	bl	403620 <memchr>
  4010ac:	2800      	cmp	r0, #0
  4010ae:	f000 86e1 	beq.w	401e74 <_svfprintf_r+0x1270>
  4010b2:	1b83      	subs	r3, r0, r6
  4010b4:	930e      	str	r3, [sp, #56]	; 0x38
  4010b6:	940a      	str	r4, [sp, #40]	; 0x28
  4010b8:	950f      	str	r5, [sp, #60]	; 0x3c
  4010ba:	f8cd b01c 	str.w	fp, [sp, #28]
  4010be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4010c2:	9308      	str	r3, [sp, #32]
  4010c4:	9412      	str	r4, [sp, #72]	; 0x48
  4010c6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4010ca:	e6b3      	b.n	400e34 <_svfprintf_r+0x230>
  4010cc:	f89a 3000 	ldrb.w	r3, [sl]
  4010d0:	2201      	movs	r2, #1
  4010d2:	212b      	movs	r1, #43	; 0x2b
  4010d4:	e5ee      	b.n	400cb4 <_svfprintf_r+0xb0>
  4010d6:	f04b 0b20 	orr.w	fp, fp, #32
  4010da:	f89a 3000 	ldrb.w	r3, [sl]
  4010de:	e5e9      	b.n	400cb4 <_svfprintf_r+0xb0>
  4010e0:	9311      	str	r3, [sp, #68]	; 0x44
  4010e2:	2a00      	cmp	r2, #0
  4010e4:	f040 8795 	bne.w	402012 <_svfprintf_r+0x140e>
  4010e8:	4b22      	ldr	r3, [pc, #136]	; (401174 <_svfprintf_r+0x570>)
  4010ea:	9318      	str	r3, [sp, #96]	; 0x60
  4010ec:	f01b 0f20 	tst.w	fp, #32
  4010f0:	f040 8111 	bne.w	401316 <_svfprintf_r+0x712>
  4010f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4010f6:	f01b 0f10 	tst.w	fp, #16
  4010fa:	4613      	mov	r3, r2
  4010fc:	f040 83e1 	bne.w	4018c2 <_svfprintf_r+0xcbe>
  401100:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401104:	f000 83dd 	beq.w	4018c2 <_svfprintf_r+0xcbe>
  401108:	3304      	adds	r3, #4
  40110a:	8814      	ldrh	r4, [r2, #0]
  40110c:	930f      	str	r3, [sp, #60]	; 0x3c
  40110e:	2500      	movs	r5, #0
  401110:	f01b 0f01 	tst.w	fp, #1
  401114:	f000 810c 	beq.w	401330 <_svfprintf_r+0x72c>
  401118:	ea54 0305 	orrs.w	r3, r4, r5
  40111c:	f000 8108 	beq.w	401330 <_svfprintf_r+0x72c>
  401120:	2330      	movs	r3, #48	; 0x30
  401122:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401126:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40112a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40112e:	f04b 0b02 	orr.w	fp, fp, #2
  401132:	2302      	movs	r3, #2
  401134:	e659      	b.n	400dea <_svfprintf_r+0x1e6>
  401136:	f89a 3000 	ldrb.w	r3, [sl]
  40113a:	2900      	cmp	r1, #0
  40113c:	f47f adba 	bne.w	400cb4 <_svfprintf_r+0xb0>
  401140:	2201      	movs	r2, #1
  401142:	2120      	movs	r1, #32
  401144:	e5b6      	b.n	400cb4 <_svfprintf_r+0xb0>
  401146:	f04b 0b01 	orr.w	fp, fp, #1
  40114a:	f89a 3000 	ldrb.w	r3, [sl]
  40114e:	e5b1      	b.n	400cb4 <_svfprintf_r+0xb0>
  401150:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401152:	6823      	ldr	r3, [r4, #0]
  401154:	930d      	str	r3, [sp, #52]	; 0x34
  401156:	4618      	mov	r0, r3
  401158:	2800      	cmp	r0, #0
  40115a:	4623      	mov	r3, r4
  40115c:	f103 0304 	add.w	r3, r3, #4
  401160:	f6ff ae0a 	blt.w	400d78 <_svfprintf_r+0x174>
  401164:	930f      	str	r3, [sp, #60]	; 0x3c
  401166:	f89a 3000 	ldrb.w	r3, [sl]
  40116a:	e5a3      	b.n	400cb4 <_svfprintf_r+0xb0>
  40116c:	004052e8 	.word	0x004052e8
  401170:	004052f8 	.word	0x004052f8
  401174:	004052c8 	.word	0x004052c8
  401178:	f04b 0b10 	orr.w	fp, fp, #16
  40117c:	f01b 0f20 	tst.w	fp, #32
  401180:	9311      	str	r3, [sp, #68]	; 0x44
  401182:	f43f ae23 	beq.w	400dcc <_svfprintf_r+0x1c8>
  401186:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401188:	3507      	adds	r5, #7
  40118a:	f025 0307 	bic.w	r3, r5, #7
  40118e:	f103 0208 	add.w	r2, r3, #8
  401192:	e9d3 4500 	ldrd	r4, r5, [r3]
  401196:	920f      	str	r2, [sp, #60]	; 0x3c
  401198:	2301      	movs	r3, #1
  40119a:	e626      	b.n	400dea <_svfprintf_r+0x1e6>
  40119c:	f89a 3000 	ldrb.w	r3, [sl]
  4011a0:	2b2a      	cmp	r3, #42	; 0x2a
  4011a2:	f10a 0401 	add.w	r4, sl, #1
  4011a6:	f000 8727 	beq.w	401ff8 <_svfprintf_r+0x13f4>
  4011aa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4011ae:	2809      	cmp	r0, #9
  4011b0:	46a2      	mov	sl, r4
  4011b2:	f200 86ad 	bhi.w	401f10 <_svfprintf_r+0x130c>
  4011b6:	2300      	movs	r3, #0
  4011b8:	461c      	mov	r4, r3
  4011ba:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4011be:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4011c2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4011c6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4011ca:	2809      	cmp	r0, #9
  4011cc:	d9f5      	bls.n	4011ba <_svfprintf_r+0x5b6>
  4011ce:	940a      	str	r4, [sp, #40]	; 0x28
  4011d0:	e572      	b.n	400cb8 <_svfprintf_r+0xb4>
  4011d2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4011d6:	f89a 3000 	ldrb.w	r3, [sl]
  4011da:	e56b      	b.n	400cb4 <_svfprintf_r+0xb0>
  4011dc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4011e0:	f89a 3000 	ldrb.w	r3, [sl]
  4011e4:	e566      	b.n	400cb4 <_svfprintf_r+0xb0>
  4011e6:	f89a 3000 	ldrb.w	r3, [sl]
  4011ea:	2b6c      	cmp	r3, #108	; 0x6c
  4011ec:	bf03      	ittte	eq
  4011ee:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4011f2:	f04b 0b20 	orreq.w	fp, fp, #32
  4011f6:	f10a 0a01 	addeq.w	sl, sl, #1
  4011fa:	f04b 0b10 	orrne.w	fp, fp, #16
  4011fe:	e559      	b.n	400cb4 <_svfprintf_r+0xb0>
  401200:	2a00      	cmp	r2, #0
  401202:	f040 8711 	bne.w	402028 <_svfprintf_r+0x1424>
  401206:	f01b 0f20 	tst.w	fp, #32
  40120a:	f040 84f9 	bne.w	401c00 <_svfprintf_r+0xffc>
  40120e:	f01b 0f10 	tst.w	fp, #16
  401212:	f040 84ac 	bne.w	401b6e <_svfprintf_r+0xf6a>
  401216:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40121a:	f000 84a8 	beq.w	401b6e <_svfprintf_r+0xf6a>
  40121e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401220:	6813      	ldr	r3, [r2, #0]
  401222:	3204      	adds	r2, #4
  401224:	920f      	str	r2, [sp, #60]	; 0x3c
  401226:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40122a:	801a      	strh	r2, [r3, #0]
  40122c:	e511      	b.n	400c52 <_svfprintf_r+0x4e>
  40122e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401230:	4bb3      	ldr	r3, [pc, #716]	; (401500 <_svfprintf_r+0x8fc>)
  401232:	680c      	ldr	r4, [r1, #0]
  401234:	9318      	str	r3, [sp, #96]	; 0x60
  401236:	2230      	movs	r2, #48	; 0x30
  401238:	2378      	movs	r3, #120	; 0x78
  40123a:	3104      	adds	r1, #4
  40123c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401240:	9311      	str	r3, [sp, #68]	; 0x44
  401242:	f04b 0b02 	orr.w	fp, fp, #2
  401246:	910f      	str	r1, [sp, #60]	; 0x3c
  401248:	2500      	movs	r5, #0
  40124a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40124e:	2302      	movs	r3, #2
  401250:	e5cb      	b.n	400dea <_svfprintf_r+0x1e6>
  401252:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401254:	9311      	str	r3, [sp, #68]	; 0x44
  401256:	680a      	ldr	r2, [r1, #0]
  401258:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40125c:	2300      	movs	r3, #0
  40125e:	460a      	mov	r2, r1
  401260:	461f      	mov	r7, r3
  401262:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401266:	3204      	adds	r2, #4
  401268:	2301      	movs	r3, #1
  40126a:	9308      	str	r3, [sp, #32]
  40126c:	f8cd b01c 	str.w	fp, [sp, #28]
  401270:	970a      	str	r7, [sp, #40]	; 0x28
  401272:	9712      	str	r7, [sp, #72]	; 0x48
  401274:	920f      	str	r2, [sp, #60]	; 0x3c
  401276:	930e      	str	r3, [sp, #56]	; 0x38
  401278:	ae28      	add	r6, sp, #160	; 0xa0
  40127a:	e5df      	b.n	400e3c <_svfprintf_r+0x238>
  40127c:	9311      	str	r3, [sp, #68]	; 0x44
  40127e:	2a00      	cmp	r2, #0
  401280:	f040 86ea 	bne.w	402058 <_svfprintf_r+0x1454>
  401284:	f01b 0f20 	tst.w	fp, #32
  401288:	d15d      	bne.n	401346 <_svfprintf_r+0x742>
  40128a:	f01b 0f10 	tst.w	fp, #16
  40128e:	f040 8308 	bne.w	4018a2 <_svfprintf_r+0xc9e>
  401292:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401296:	f000 8304 	beq.w	4018a2 <_svfprintf_r+0xc9e>
  40129a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40129c:	f9b1 4000 	ldrsh.w	r4, [r1]
  4012a0:	3104      	adds	r1, #4
  4012a2:	17e5      	asrs	r5, r4, #31
  4012a4:	4622      	mov	r2, r4
  4012a6:	462b      	mov	r3, r5
  4012a8:	910f      	str	r1, [sp, #60]	; 0x3c
  4012aa:	2a00      	cmp	r2, #0
  4012ac:	f173 0300 	sbcs.w	r3, r3, #0
  4012b0:	db58      	blt.n	401364 <_svfprintf_r+0x760>
  4012b2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4012b4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4012b8:	1c4a      	adds	r2, r1, #1
  4012ba:	f04f 0301 	mov.w	r3, #1
  4012be:	f47f ad9b 	bne.w	400df8 <_svfprintf_r+0x1f4>
  4012c2:	ea54 0205 	orrs.w	r2, r4, r5
  4012c6:	f000 81df 	beq.w	401688 <_svfprintf_r+0xa84>
  4012ca:	f8cd b01c 	str.w	fp, [sp, #28]
  4012ce:	2b01      	cmp	r3, #1
  4012d0:	f000 827b 	beq.w	4017ca <_svfprintf_r+0xbc6>
  4012d4:	2b02      	cmp	r3, #2
  4012d6:	f040 8206 	bne.w	4016e6 <_svfprintf_r+0xae2>
  4012da:	9818      	ldr	r0, [sp, #96]	; 0x60
  4012dc:	464e      	mov	r6, r9
  4012de:	0923      	lsrs	r3, r4, #4
  4012e0:	f004 010f 	and.w	r1, r4, #15
  4012e4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4012e8:	092a      	lsrs	r2, r5, #4
  4012ea:	461c      	mov	r4, r3
  4012ec:	4615      	mov	r5, r2
  4012ee:	5c43      	ldrb	r3, [r0, r1]
  4012f0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4012f4:	ea54 0305 	orrs.w	r3, r4, r5
  4012f8:	d1f1      	bne.n	4012de <_svfprintf_r+0x6da>
  4012fa:	eba9 0306 	sub.w	r3, r9, r6
  4012fe:	930e      	str	r3, [sp, #56]	; 0x38
  401300:	e590      	b.n	400e24 <_svfprintf_r+0x220>
  401302:	9311      	str	r3, [sp, #68]	; 0x44
  401304:	2a00      	cmp	r2, #0
  401306:	f040 86a3 	bne.w	402050 <_svfprintf_r+0x144c>
  40130a:	4b7e      	ldr	r3, [pc, #504]	; (401504 <_svfprintf_r+0x900>)
  40130c:	9318      	str	r3, [sp, #96]	; 0x60
  40130e:	f01b 0f20 	tst.w	fp, #32
  401312:	f43f aeef 	beq.w	4010f4 <_svfprintf_r+0x4f0>
  401316:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401318:	3507      	adds	r5, #7
  40131a:	f025 0307 	bic.w	r3, r5, #7
  40131e:	f103 0208 	add.w	r2, r3, #8
  401322:	f01b 0f01 	tst.w	fp, #1
  401326:	920f      	str	r2, [sp, #60]	; 0x3c
  401328:	e9d3 4500 	ldrd	r4, r5, [r3]
  40132c:	f47f aef4 	bne.w	401118 <_svfprintf_r+0x514>
  401330:	2302      	movs	r3, #2
  401332:	e55a      	b.n	400dea <_svfprintf_r+0x1e6>
  401334:	9311      	str	r3, [sp, #68]	; 0x44
  401336:	2a00      	cmp	r2, #0
  401338:	f040 8686 	bne.w	402048 <_svfprintf_r+0x1444>
  40133c:	f04b 0b10 	orr.w	fp, fp, #16
  401340:	f01b 0f20 	tst.w	fp, #32
  401344:	d0a1      	beq.n	40128a <_svfprintf_r+0x686>
  401346:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401348:	3507      	adds	r5, #7
  40134a:	f025 0507 	bic.w	r5, r5, #7
  40134e:	e9d5 2300 	ldrd	r2, r3, [r5]
  401352:	2a00      	cmp	r2, #0
  401354:	f105 0108 	add.w	r1, r5, #8
  401358:	461d      	mov	r5, r3
  40135a:	f173 0300 	sbcs.w	r3, r3, #0
  40135e:	910f      	str	r1, [sp, #60]	; 0x3c
  401360:	4614      	mov	r4, r2
  401362:	daa6      	bge.n	4012b2 <_svfprintf_r+0x6ae>
  401364:	272d      	movs	r7, #45	; 0x2d
  401366:	4264      	negs	r4, r4
  401368:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40136c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401370:	2301      	movs	r3, #1
  401372:	e53d      	b.n	400df0 <_svfprintf_r+0x1ec>
  401374:	9311      	str	r3, [sp, #68]	; 0x44
  401376:	2a00      	cmp	r2, #0
  401378:	f040 8662 	bne.w	402040 <_svfprintf_r+0x143c>
  40137c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40137e:	3507      	adds	r5, #7
  401380:	f025 0307 	bic.w	r3, r5, #7
  401384:	f103 0208 	add.w	r2, r3, #8
  401388:	920f      	str	r2, [sp, #60]	; 0x3c
  40138a:	681a      	ldr	r2, [r3, #0]
  40138c:	9215      	str	r2, [sp, #84]	; 0x54
  40138e:	685b      	ldr	r3, [r3, #4]
  401390:	9314      	str	r3, [sp, #80]	; 0x50
  401392:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401394:	9d15      	ldr	r5, [sp, #84]	; 0x54
  401396:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40139a:	4628      	mov	r0, r5
  40139c:	4621      	mov	r1, r4
  40139e:	f04f 32ff 	mov.w	r2, #4294967295
  4013a2:	4b59      	ldr	r3, [pc, #356]	; (401508 <_svfprintf_r+0x904>)
  4013a4:	f003 fda2 	bl	404eec <__aeabi_dcmpun>
  4013a8:	2800      	cmp	r0, #0
  4013aa:	f040 834a 	bne.w	401a42 <_svfprintf_r+0xe3e>
  4013ae:	4628      	mov	r0, r5
  4013b0:	4621      	mov	r1, r4
  4013b2:	f04f 32ff 	mov.w	r2, #4294967295
  4013b6:	4b54      	ldr	r3, [pc, #336]	; (401508 <_svfprintf_r+0x904>)
  4013b8:	f003 fd7a 	bl	404eb0 <__aeabi_dcmple>
  4013bc:	2800      	cmp	r0, #0
  4013be:	f040 8340 	bne.w	401a42 <_svfprintf_r+0xe3e>
  4013c2:	a815      	add	r0, sp, #84	; 0x54
  4013c4:	c80d      	ldmia	r0, {r0, r2, r3}
  4013c6:	9914      	ldr	r1, [sp, #80]	; 0x50
  4013c8:	f003 fd68 	bl	404e9c <__aeabi_dcmplt>
  4013cc:	2800      	cmp	r0, #0
  4013ce:	f040 8530 	bne.w	401e32 <_svfprintf_r+0x122e>
  4013d2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4013d6:	4e4d      	ldr	r6, [pc, #308]	; (40150c <_svfprintf_r+0x908>)
  4013d8:	4b4d      	ldr	r3, [pc, #308]	; (401510 <_svfprintf_r+0x90c>)
  4013da:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4013de:	9007      	str	r0, [sp, #28]
  4013e0:	9811      	ldr	r0, [sp, #68]	; 0x44
  4013e2:	2203      	movs	r2, #3
  4013e4:	2100      	movs	r1, #0
  4013e6:	9208      	str	r2, [sp, #32]
  4013e8:	910a      	str	r1, [sp, #40]	; 0x28
  4013ea:	2847      	cmp	r0, #71	; 0x47
  4013ec:	bfd8      	it	le
  4013ee:	461e      	movle	r6, r3
  4013f0:	920e      	str	r2, [sp, #56]	; 0x38
  4013f2:	9112      	str	r1, [sp, #72]	; 0x48
  4013f4:	e51e      	b.n	400e34 <_svfprintf_r+0x230>
  4013f6:	f04b 0b08 	orr.w	fp, fp, #8
  4013fa:	f89a 3000 	ldrb.w	r3, [sl]
  4013fe:	e459      	b.n	400cb4 <_svfprintf_r+0xb0>
  401400:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401404:	2300      	movs	r3, #0
  401406:	461c      	mov	r4, r3
  401408:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40140c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401410:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401414:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401418:	2809      	cmp	r0, #9
  40141a:	d9f5      	bls.n	401408 <_svfprintf_r+0x804>
  40141c:	940d      	str	r4, [sp, #52]	; 0x34
  40141e:	e44b      	b.n	400cb8 <_svfprintf_r+0xb4>
  401420:	f04b 0b10 	orr.w	fp, fp, #16
  401424:	9311      	str	r3, [sp, #68]	; 0x44
  401426:	f01b 0320 	ands.w	r3, fp, #32
  40142a:	f43f ae1d 	beq.w	401068 <_svfprintf_r+0x464>
  40142e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401430:	3507      	adds	r5, #7
  401432:	f025 0307 	bic.w	r3, r5, #7
  401436:	f103 0208 	add.w	r2, r3, #8
  40143a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40143e:	920f      	str	r2, [sp, #60]	; 0x3c
  401440:	2300      	movs	r3, #0
  401442:	e4d2      	b.n	400dea <_svfprintf_r+0x1e6>
  401444:	9311      	str	r3, [sp, #68]	; 0x44
  401446:	2a00      	cmp	r2, #0
  401448:	f040 85e7 	bne.w	40201a <_svfprintf_r+0x1416>
  40144c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40144e:	2a00      	cmp	r2, #0
  401450:	f43f aca3 	beq.w	400d9a <_svfprintf_r+0x196>
  401454:	2300      	movs	r3, #0
  401456:	2101      	movs	r1, #1
  401458:	461f      	mov	r7, r3
  40145a:	9108      	str	r1, [sp, #32]
  40145c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401460:	f8cd b01c 	str.w	fp, [sp, #28]
  401464:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401468:	930a      	str	r3, [sp, #40]	; 0x28
  40146a:	9312      	str	r3, [sp, #72]	; 0x48
  40146c:	910e      	str	r1, [sp, #56]	; 0x38
  40146e:	ae28      	add	r6, sp, #160	; 0xa0
  401470:	e4e4      	b.n	400e3c <_svfprintf_r+0x238>
  401472:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401474:	e534      	b.n	400ee0 <_svfprintf_r+0x2dc>
  401476:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401478:	2b65      	cmp	r3, #101	; 0x65
  40147a:	f340 80a7 	ble.w	4015cc <_svfprintf_r+0x9c8>
  40147e:	a815      	add	r0, sp, #84	; 0x54
  401480:	c80d      	ldmia	r0, {r0, r2, r3}
  401482:	9914      	ldr	r1, [sp, #80]	; 0x50
  401484:	f003 fd00 	bl	404e88 <__aeabi_dcmpeq>
  401488:	2800      	cmp	r0, #0
  40148a:	f000 8150 	beq.w	40172e <_svfprintf_r+0xb2a>
  40148e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401490:	4a20      	ldr	r2, [pc, #128]	; (401514 <_svfprintf_r+0x910>)
  401492:	f8c8 2000 	str.w	r2, [r8]
  401496:	3301      	adds	r3, #1
  401498:	3401      	adds	r4, #1
  40149a:	2201      	movs	r2, #1
  40149c:	2b07      	cmp	r3, #7
  40149e:	9427      	str	r4, [sp, #156]	; 0x9c
  4014a0:	9326      	str	r3, [sp, #152]	; 0x98
  4014a2:	f8c8 2004 	str.w	r2, [r8, #4]
  4014a6:	f300 836a 	bgt.w	401b7e <_svfprintf_r+0xf7a>
  4014aa:	f108 0808 	add.w	r8, r8, #8
  4014ae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4014b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4014b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4014b4:	4293      	cmp	r3, r2
  4014b6:	db03      	blt.n	4014c0 <_svfprintf_r+0x8bc>
  4014b8:	9b07      	ldr	r3, [sp, #28]
  4014ba:	07dd      	lsls	r5, r3, #31
  4014bc:	f57f ad82 	bpl.w	400fc4 <_svfprintf_r+0x3c0>
  4014c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4014c2:	9919      	ldr	r1, [sp, #100]	; 0x64
  4014c4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4014c6:	f8c8 2000 	str.w	r2, [r8]
  4014ca:	3301      	adds	r3, #1
  4014cc:	440c      	add	r4, r1
  4014ce:	2b07      	cmp	r3, #7
  4014d0:	f8c8 1004 	str.w	r1, [r8, #4]
  4014d4:	9427      	str	r4, [sp, #156]	; 0x9c
  4014d6:	9326      	str	r3, [sp, #152]	; 0x98
  4014d8:	f300 839e 	bgt.w	401c18 <_svfprintf_r+0x1014>
  4014dc:	f108 0808 	add.w	r8, r8, #8
  4014e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4014e2:	1e5e      	subs	r6, r3, #1
  4014e4:	2e00      	cmp	r6, #0
  4014e6:	f77f ad6d 	ble.w	400fc4 <_svfprintf_r+0x3c0>
  4014ea:	2e10      	cmp	r6, #16
  4014ec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4014ee:	4d0a      	ldr	r5, [pc, #40]	; (401518 <_svfprintf_r+0x914>)
  4014f0:	f340 81f5 	ble.w	4018de <_svfprintf_r+0xcda>
  4014f4:	4622      	mov	r2, r4
  4014f6:	2710      	movs	r7, #16
  4014f8:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4014fc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4014fe:	e013      	b.n	401528 <_svfprintf_r+0x924>
  401500:	004052c8 	.word	0x004052c8
  401504:	004052b4 	.word	0x004052b4
  401508:	7fefffff 	.word	0x7fefffff
  40150c:	004052a8 	.word	0x004052a8
  401510:	004052a4 	.word	0x004052a4
  401514:	004052e4 	.word	0x004052e4
  401518:	004052f8 	.word	0x004052f8
  40151c:	f108 0808 	add.w	r8, r8, #8
  401520:	3e10      	subs	r6, #16
  401522:	2e10      	cmp	r6, #16
  401524:	f340 81da 	ble.w	4018dc <_svfprintf_r+0xcd8>
  401528:	3301      	adds	r3, #1
  40152a:	3210      	adds	r2, #16
  40152c:	2b07      	cmp	r3, #7
  40152e:	9227      	str	r2, [sp, #156]	; 0x9c
  401530:	9326      	str	r3, [sp, #152]	; 0x98
  401532:	e888 00a0 	stmia.w	r8, {r5, r7}
  401536:	ddf1      	ble.n	40151c <_svfprintf_r+0x918>
  401538:	aa25      	add	r2, sp, #148	; 0x94
  40153a:	4621      	mov	r1, r4
  40153c:	4658      	mov	r0, fp
  40153e:	f002 fc71 	bl	403e24 <__ssprint_r>
  401542:	2800      	cmp	r0, #0
  401544:	f47f ac30 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401548:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40154a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40154c:	46c8      	mov	r8, r9
  40154e:	e7e7      	b.n	401520 <_svfprintf_r+0x91c>
  401550:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401552:	9a08      	ldr	r2, [sp, #32]
  401554:	1a9f      	subs	r7, r3, r2
  401556:	2f00      	cmp	r7, #0
  401558:	f77f ace5 	ble.w	400f26 <_svfprintf_r+0x322>
  40155c:	2f10      	cmp	r7, #16
  40155e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401560:	4db6      	ldr	r5, [pc, #728]	; (40183c <_svfprintf_r+0xc38>)
  401562:	dd27      	ble.n	4015b4 <_svfprintf_r+0x9b0>
  401564:	4642      	mov	r2, r8
  401566:	4621      	mov	r1, r4
  401568:	46b0      	mov	r8, r6
  40156a:	f04f 0b10 	mov.w	fp, #16
  40156e:	462e      	mov	r6, r5
  401570:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401572:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401574:	e004      	b.n	401580 <_svfprintf_r+0x97c>
  401576:	3f10      	subs	r7, #16
  401578:	2f10      	cmp	r7, #16
  40157a:	f102 0208 	add.w	r2, r2, #8
  40157e:	dd15      	ble.n	4015ac <_svfprintf_r+0x9a8>
  401580:	3301      	adds	r3, #1
  401582:	3110      	adds	r1, #16
  401584:	2b07      	cmp	r3, #7
  401586:	9127      	str	r1, [sp, #156]	; 0x9c
  401588:	9326      	str	r3, [sp, #152]	; 0x98
  40158a:	e882 0840 	stmia.w	r2, {r6, fp}
  40158e:	ddf2      	ble.n	401576 <_svfprintf_r+0x972>
  401590:	aa25      	add	r2, sp, #148	; 0x94
  401592:	4629      	mov	r1, r5
  401594:	4620      	mov	r0, r4
  401596:	f002 fc45 	bl	403e24 <__ssprint_r>
  40159a:	2800      	cmp	r0, #0
  40159c:	f47f ac04 	bne.w	400da8 <_svfprintf_r+0x1a4>
  4015a0:	3f10      	subs	r7, #16
  4015a2:	2f10      	cmp	r7, #16
  4015a4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4015a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4015a8:	464a      	mov	r2, r9
  4015aa:	dce9      	bgt.n	401580 <_svfprintf_r+0x97c>
  4015ac:	4635      	mov	r5, r6
  4015ae:	460c      	mov	r4, r1
  4015b0:	4646      	mov	r6, r8
  4015b2:	4690      	mov	r8, r2
  4015b4:	3301      	adds	r3, #1
  4015b6:	443c      	add	r4, r7
  4015b8:	2b07      	cmp	r3, #7
  4015ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4015bc:	9326      	str	r3, [sp, #152]	; 0x98
  4015be:	e888 00a0 	stmia.w	r8, {r5, r7}
  4015c2:	f300 8232 	bgt.w	401a2a <_svfprintf_r+0xe26>
  4015c6:	f108 0808 	add.w	r8, r8, #8
  4015ca:	e4ac      	b.n	400f26 <_svfprintf_r+0x322>
  4015cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4015ce:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4015d0:	2b01      	cmp	r3, #1
  4015d2:	f340 81fe 	ble.w	4019d2 <_svfprintf_r+0xdce>
  4015d6:	3701      	adds	r7, #1
  4015d8:	3401      	adds	r4, #1
  4015da:	2301      	movs	r3, #1
  4015dc:	2f07      	cmp	r7, #7
  4015de:	9427      	str	r4, [sp, #156]	; 0x9c
  4015e0:	9726      	str	r7, [sp, #152]	; 0x98
  4015e2:	f8c8 6000 	str.w	r6, [r8]
  4015e6:	f8c8 3004 	str.w	r3, [r8, #4]
  4015ea:	f300 8203 	bgt.w	4019f4 <_svfprintf_r+0xdf0>
  4015ee:	f108 0808 	add.w	r8, r8, #8
  4015f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4015f4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4015f6:	f8c8 3000 	str.w	r3, [r8]
  4015fa:	3701      	adds	r7, #1
  4015fc:	4414      	add	r4, r2
  4015fe:	2f07      	cmp	r7, #7
  401600:	9427      	str	r4, [sp, #156]	; 0x9c
  401602:	9726      	str	r7, [sp, #152]	; 0x98
  401604:	f8c8 2004 	str.w	r2, [r8, #4]
  401608:	f300 8200 	bgt.w	401a0c <_svfprintf_r+0xe08>
  40160c:	f108 0808 	add.w	r8, r8, #8
  401610:	a815      	add	r0, sp, #84	; 0x54
  401612:	c80d      	ldmia	r0, {r0, r2, r3}
  401614:	9914      	ldr	r1, [sp, #80]	; 0x50
  401616:	f003 fc37 	bl	404e88 <__aeabi_dcmpeq>
  40161a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40161c:	2800      	cmp	r0, #0
  40161e:	f040 8101 	bne.w	401824 <_svfprintf_r+0xc20>
  401622:	3b01      	subs	r3, #1
  401624:	3701      	adds	r7, #1
  401626:	3601      	adds	r6, #1
  401628:	441c      	add	r4, r3
  40162a:	2f07      	cmp	r7, #7
  40162c:	9726      	str	r7, [sp, #152]	; 0x98
  40162e:	9427      	str	r4, [sp, #156]	; 0x9c
  401630:	f8c8 6000 	str.w	r6, [r8]
  401634:	f8c8 3004 	str.w	r3, [r8, #4]
  401638:	f300 8127 	bgt.w	40188a <_svfprintf_r+0xc86>
  40163c:	f108 0808 	add.w	r8, r8, #8
  401640:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  401642:	f8c8 2004 	str.w	r2, [r8, #4]
  401646:	3701      	adds	r7, #1
  401648:	4414      	add	r4, r2
  40164a:	ab21      	add	r3, sp, #132	; 0x84
  40164c:	2f07      	cmp	r7, #7
  40164e:	9427      	str	r4, [sp, #156]	; 0x9c
  401650:	9726      	str	r7, [sp, #152]	; 0x98
  401652:	f8c8 3000 	str.w	r3, [r8]
  401656:	f77f acb3 	ble.w	400fc0 <_svfprintf_r+0x3bc>
  40165a:	aa25      	add	r2, sp, #148	; 0x94
  40165c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40165e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401660:	f002 fbe0 	bl	403e24 <__ssprint_r>
  401664:	2800      	cmp	r0, #0
  401666:	f47f ab9f 	bne.w	400da8 <_svfprintf_r+0x1a4>
  40166a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40166c:	46c8      	mov	r8, r9
  40166e:	e4a9      	b.n	400fc4 <_svfprintf_r+0x3c0>
  401670:	aa25      	add	r2, sp, #148	; 0x94
  401672:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401674:	980c      	ldr	r0, [sp, #48]	; 0x30
  401676:	f002 fbd5 	bl	403e24 <__ssprint_r>
  40167a:	2800      	cmp	r0, #0
  40167c:	f43f aceb 	beq.w	401056 <_svfprintf_r+0x452>
  401680:	f7ff bb92 	b.w	400da8 <_svfprintf_r+0x1a4>
  401684:	f8dd b01c 	ldr.w	fp, [sp, #28]
  401688:	2b01      	cmp	r3, #1
  40168a:	f000 8134 	beq.w	4018f6 <_svfprintf_r+0xcf2>
  40168e:	2b02      	cmp	r3, #2
  401690:	d125      	bne.n	4016de <_svfprintf_r+0xada>
  401692:	f8cd b01c 	str.w	fp, [sp, #28]
  401696:	2400      	movs	r4, #0
  401698:	2500      	movs	r5, #0
  40169a:	e61e      	b.n	4012da <_svfprintf_r+0x6d6>
  40169c:	aa25      	add	r2, sp, #148	; 0x94
  40169e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4016a0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4016a2:	f002 fbbf 	bl	403e24 <__ssprint_r>
  4016a6:	2800      	cmp	r0, #0
  4016a8:	f47f ab7e 	bne.w	400da8 <_svfprintf_r+0x1a4>
  4016ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4016ae:	46c8      	mov	r8, r9
  4016b0:	e475      	b.n	400f9e <_svfprintf_r+0x39a>
  4016b2:	aa25      	add	r2, sp, #148	; 0x94
  4016b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4016b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4016b8:	f002 fbb4 	bl	403e24 <__ssprint_r>
  4016bc:	2800      	cmp	r0, #0
  4016be:	f47f ab73 	bne.w	400da8 <_svfprintf_r+0x1a4>
  4016c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4016c4:	46c8      	mov	r8, r9
  4016c6:	e41b      	b.n	400f00 <_svfprintf_r+0x2fc>
  4016c8:	aa25      	add	r2, sp, #148	; 0x94
  4016ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4016cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4016ce:	f002 fba9 	bl	403e24 <__ssprint_r>
  4016d2:	2800      	cmp	r0, #0
  4016d4:	f47f ab68 	bne.w	400da8 <_svfprintf_r+0x1a4>
  4016d8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4016da:	46c8      	mov	r8, r9
  4016dc:	e420      	b.n	400f20 <_svfprintf_r+0x31c>
  4016de:	f8cd b01c 	str.w	fp, [sp, #28]
  4016e2:	2400      	movs	r4, #0
  4016e4:	2500      	movs	r5, #0
  4016e6:	4649      	mov	r1, r9
  4016e8:	e000      	b.n	4016ec <_svfprintf_r+0xae8>
  4016ea:	4631      	mov	r1, r6
  4016ec:	08e2      	lsrs	r2, r4, #3
  4016ee:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4016f2:	08e8      	lsrs	r0, r5, #3
  4016f4:	f004 0307 	and.w	r3, r4, #7
  4016f8:	4605      	mov	r5, r0
  4016fa:	4614      	mov	r4, r2
  4016fc:	3330      	adds	r3, #48	; 0x30
  4016fe:	ea54 0205 	orrs.w	r2, r4, r5
  401702:	f801 3c01 	strb.w	r3, [r1, #-1]
  401706:	f101 36ff 	add.w	r6, r1, #4294967295
  40170a:	d1ee      	bne.n	4016ea <_svfprintf_r+0xae6>
  40170c:	9a07      	ldr	r2, [sp, #28]
  40170e:	07d2      	lsls	r2, r2, #31
  401710:	f57f adf3 	bpl.w	4012fa <_svfprintf_r+0x6f6>
  401714:	2b30      	cmp	r3, #48	; 0x30
  401716:	f43f adf0 	beq.w	4012fa <_svfprintf_r+0x6f6>
  40171a:	3902      	subs	r1, #2
  40171c:	2330      	movs	r3, #48	; 0x30
  40171e:	f806 3c01 	strb.w	r3, [r6, #-1]
  401722:	eba9 0301 	sub.w	r3, r9, r1
  401726:	930e      	str	r3, [sp, #56]	; 0x38
  401728:	460e      	mov	r6, r1
  40172a:	f7ff bb7b 	b.w	400e24 <_svfprintf_r+0x220>
  40172e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  401730:	2900      	cmp	r1, #0
  401732:	f340 822e 	ble.w	401b92 <_svfprintf_r+0xf8e>
  401736:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401738:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40173a:	4293      	cmp	r3, r2
  40173c:	bfa8      	it	ge
  40173e:	4613      	movge	r3, r2
  401740:	2b00      	cmp	r3, #0
  401742:	461f      	mov	r7, r3
  401744:	dd0d      	ble.n	401762 <_svfprintf_r+0xb5e>
  401746:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401748:	f8c8 6000 	str.w	r6, [r8]
  40174c:	3301      	adds	r3, #1
  40174e:	443c      	add	r4, r7
  401750:	2b07      	cmp	r3, #7
  401752:	9427      	str	r4, [sp, #156]	; 0x9c
  401754:	f8c8 7004 	str.w	r7, [r8, #4]
  401758:	9326      	str	r3, [sp, #152]	; 0x98
  40175a:	f300 831f 	bgt.w	401d9c <_svfprintf_r+0x1198>
  40175e:	f108 0808 	add.w	r8, r8, #8
  401762:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401764:	2f00      	cmp	r7, #0
  401766:	bfa8      	it	ge
  401768:	1bdb      	subge	r3, r3, r7
  40176a:	2b00      	cmp	r3, #0
  40176c:	461f      	mov	r7, r3
  40176e:	f340 80d6 	ble.w	40191e <_svfprintf_r+0xd1a>
  401772:	2f10      	cmp	r7, #16
  401774:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401776:	4d31      	ldr	r5, [pc, #196]	; (40183c <_svfprintf_r+0xc38>)
  401778:	f340 81ed 	ble.w	401b56 <_svfprintf_r+0xf52>
  40177c:	4642      	mov	r2, r8
  40177e:	4621      	mov	r1, r4
  401780:	46b0      	mov	r8, r6
  401782:	f04f 0b10 	mov.w	fp, #16
  401786:	462e      	mov	r6, r5
  401788:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40178a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40178c:	e004      	b.n	401798 <_svfprintf_r+0xb94>
  40178e:	3208      	adds	r2, #8
  401790:	3f10      	subs	r7, #16
  401792:	2f10      	cmp	r7, #16
  401794:	f340 81db 	ble.w	401b4e <_svfprintf_r+0xf4a>
  401798:	3301      	adds	r3, #1
  40179a:	3110      	adds	r1, #16
  40179c:	2b07      	cmp	r3, #7
  40179e:	9127      	str	r1, [sp, #156]	; 0x9c
  4017a0:	9326      	str	r3, [sp, #152]	; 0x98
  4017a2:	e882 0840 	stmia.w	r2, {r6, fp}
  4017a6:	ddf2      	ble.n	40178e <_svfprintf_r+0xb8a>
  4017a8:	aa25      	add	r2, sp, #148	; 0x94
  4017aa:	4629      	mov	r1, r5
  4017ac:	4620      	mov	r0, r4
  4017ae:	f002 fb39 	bl	403e24 <__ssprint_r>
  4017b2:	2800      	cmp	r0, #0
  4017b4:	f47f aaf8 	bne.w	400da8 <_svfprintf_r+0x1a4>
  4017b8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4017ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4017bc:	464a      	mov	r2, r9
  4017be:	e7e7      	b.n	401790 <_svfprintf_r+0xb8c>
  4017c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4017c2:	930e      	str	r3, [sp, #56]	; 0x38
  4017c4:	464e      	mov	r6, r9
  4017c6:	f7ff bb2d 	b.w	400e24 <_svfprintf_r+0x220>
  4017ca:	2d00      	cmp	r5, #0
  4017cc:	bf08      	it	eq
  4017ce:	2c0a      	cmpeq	r4, #10
  4017d0:	f0c0 808f 	bcc.w	4018f2 <_svfprintf_r+0xcee>
  4017d4:	464e      	mov	r6, r9
  4017d6:	4620      	mov	r0, r4
  4017d8:	4629      	mov	r1, r5
  4017da:	220a      	movs	r2, #10
  4017dc:	2300      	movs	r3, #0
  4017de:	f003 fbc3 	bl	404f68 <__aeabi_uldivmod>
  4017e2:	3230      	adds	r2, #48	; 0x30
  4017e4:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4017e8:	4620      	mov	r0, r4
  4017ea:	4629      	mov	r1, r5
  4017ec:	2300      	movs	r3, #0
  4017ee:	220a      	movs	r2, #10
  4017f0:	f003 fbba 	bl	404f68 <__aeabi_uldivmod>
  4017f4:	4604      	mov	r4, r0
  4017f6:	460d      	mov	r5, r1
  4017f8:	ea54 0305 	orrs.w	r3, r4, r5
  4017fc:	d1eb      	bne.n	4017d6 <_svfprintf_r+0xbd2>
  4017fe:	eba9 0306 	sub.w	r3, r9, r6
  401802:	930e      	str	r3, [sp, #56]	; 0x38
  401804:	f7ff bb0e 	b.w	400e24 <_svfprintf_r+0x220>
  401808:	aa25      	add	r2, sp, #148	; 0x94
  40180a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40180c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40180e:	f002 fb09 	bl	403e24 <__ssprint_r>
  401812:	2800      	cmp	r0, #0
  401814:	f47f aac8 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401818:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40181c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40181e:	46c8      	mov	r8, r9
  401820:	f7ff bb5e 	b.w	400ee0 <_svfprintf_r+0x2dc>
  401824:	1e5e      	subs	r6, r3, #1
  401826:	2e00      	cmp	r6, #0
  401828:	f77f af0a 	ble.w	401640 <_svfprintf_r+0xa3c>
  40182c:	2e10      	cmp	r6, #16
  40182e:	4d03      	ldr	r5, [pc, #12]	; (40183c <_svfprintf_r+0xc38>)
  401830:	dd22      	ble.n	401878 <_svfprintf_r+0xc74>
  401832:	4622      	mov	r2, r4
  401834:	f04f 0b10 	mov.w	fp, #16
  401838:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40183a:	e006      	b.n	40184a <_svfprintf_r+0xc46>
  40183c:	004052f8 	.word	0x004052f8
  401840:	3e10      	subs	r6, #16
  401842:	2e10      	cmp	r6, #16
  401844:	f108 0808 	add.w	r8, r8, #8
  401848:	dd15      	ble.n	401876 <_svfprintf_r+0xc72>
  40184a:	3701      	adds	r7, #1
  40184c:	3210      	adds	r2, #16
  40184e:	2f07      	cmp	r7, #7
  401850:	9227      	str	r2, [sp, #156]	; 0x9c
  401852:	9726      	str	r7, [sp, #152]	; 0x98
  401854:	e888 0820 	stmia.w	r8, {r5, fp}
  401858:	ddf2      	ble.n	401840 <_svfprintf_r+0xc3c>
  40185a:	aa25      	add	r2, sp, #148	; 0x94
  40185c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40185e:	4620      	mov	r0, r4
  401860:	f002 fae0 	bl	403e24 <__ssprint_r>
  401864:	2800      	cmp	r0, #0
  401866:	f47f aa9f 	bne.w	400da8 <_svfprintf_r+0x1a4>
  40186a:	3e10      	subs	r6, #16
  40186c:	2e10      	cmp	r6, #16
  40186e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401870:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401872:	46c8      	mov	r8, r9
  401874:	dce9      	bgt.n	40184a <_svfprintf_r+0xc46>
  401876:	4614      	mov	r4, r2
  401878:	3701      	adds	r7, #1
  40187a:	4434      	add	r4, r6
  40187c:	2f07      	cmp	r7, #7
  40187e:	9427      	str	r4, [sp, #156]	; 0x9c
  401880:	9726      	str	r7, [sp, #152]	; 0x98
  401882:	e888 0060 	stmia.w	r8, {r5, r6}
  401886:	f77f aed9 	ble.w	40163c <_svfprintf_r+0xa38>
  40188a:	aa25      	add	r2, sp, #148	; 0x94
  40188c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40188e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401890:	f002 fac8 	bl	403e24 <__ssprint_r>
  401894:	2800      	cmp	r0, #0
  401896:	f47f aa87 	bne.w	400da8 <_svfprintf_r+0x1a4>
  40189a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40189c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40189e:	46c8      	mov	r8, r9
  4018a0:	e6ce      	b.n	401640 <_svfprintf_r+0xa3c>
  4018a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4018a4:	6814      	ldr	r4, [r2, #0]
  4018a6:	4613      	mov	r3, r2
  4018a8:	3304      	adds	r3, #4
  4018aa:	17e5      	asrs	r5, r4, #31
  4018ac:	930f      	str	r3, [sp, #60]	; 0x3c
  4018ae:	4622      	mov	r2, r4
  4018b0:	462b      	mov	r3, r5
  4018b2:	e4fa      	b.n	4012aa <_svfprintf_r+0x6a6>
  4018b4:	3204      	adds	r2, #4
  4018b6:	681c      	ldr	r4, [r3, #0]
  4018b8:	920f      	str	r2, [sp, #60]	; 0x3c
  4018ba:	2301      	movs	r3, #1
  4018bc:	2500      	movs	r5, #0
  4018be:	f7ff ba94 	b.w	400dea <_svfprintf_r+0x1e6>
  4018c2:	681c      	ldr	r4, [r3, #0]
  4018c4:	3304      	adds	r3, #4
  4018c6:	930f      	str	r3, [sp, #60]	; 0x3c
  4018c8:	2500      	movs	r5, #0
  4018ca:	e421      	b.n	401110 <_svfprintf_r+0x50c>
  4018cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4018ce:	460a      	mov	r2, r1
  4018d0:	3204      	adds	r2, #4
  4018d2:	680c      	ldr	r4, [r1, #0]
  4018d4:	920f      	str	r2, [sp, #60]	; 0x3c
  4018d6:	2500      	movs	r5, #0
  4018d8:	f7ff ba87 	b.w	400dea <_svfprintf_r+0x1e6>
  4018dc:	4614      	mov	r4, r2
  4018de:	3301      	adds	r3, #1
  4018e0:	4434      	add	r4, r6
  4018e2:	2b07      	cmp	r3, #7
  4018e4:	9427      	str	r4, [sp, #156]	; 0x9c
  4018e6:	9326      	str	r3, [sp, #152]	; 0x98
  4018e8:	e888 0060 	stmia.w	r8, {r5, r6}
  4018ec:	f77f ab68 	ble.w	400fc0 <_svfprintf_r+0x3bc>
  4018f0:	e6b3      	b.n	40165a <_svfprintf_r+0xa56>
  4018f2:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4018f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4018fa:	ae42      	add	r6, sp, #264	; 0x108
  4018fc:	3430      	adds	r4, #48	; 0x30
  4018fe:	2301      	movs	r3, #1
  401900:	f806 4d41 	strb.w	r4, [r6, #-65]!
  401904:	930e      	str	r3, [sp, #56]	; 0x38
  401906:	f7ff ba8d 	b.w	400e24 <_svfprintf_r+0x220>
  40190a:	aa25      	add	r2, sp, #148	; 0x94
  40190c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40190e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401910:	f002 fa88 	bl	403e24 <__ssprint_r>
  401914:	2800      	cmp	r0, #0
  401916:	f47f aa47 	bne.w	400da8 <_svfprintf_r+0x1a4>
  40191a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40191c:	46c8      	mov	r8, r9
  40191e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  401920:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401922:	429a      	cmp	r2, r3
  401924:	db44      	blt.n	4019b0 <_svfprintf_r+0xdac>
  401926:	9b07      	ldr	r3, [sp, #28]
  401928:	07d9      	lsls	r1, r3, #31
  40192a:	d441      	bmi.n	4019b0 <_svfprintf_r+0xdac>
  40192c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40192e:	9812      	ldr	r0, [sp, #72]	; 0x48
  401930:	1a9a      	subs	r2, r3, r2
  401932:	1a1d      	subs	r5, r3, r0
  401934:	4295      	cmp	r5, r2
  401936:	bfa8      	it	ge
  401938:	4615      	movge	r5, r2
  40193a:	2d00      	cmp	r5, #0
  40193c:	dd0e      	ble.n	40195c <_svfprintf_r+0xd58>
  40193e:	9926      	ldr	r1, [sp, #152]	; 0x98
  401940:	f8c8 5004 	str.w	r5, [r8, #4]
  401944:	3101      	adds	r1, #1
  401946:	4406      	add	r6, r0
  401948:	442c      	add	r4, r5
  40194a:	2907      	cmp	r1, #7
  40194c:	f8c8 6000 	str.w	r6, [r8]
  401950:	9427      	str	r4, [sp, #156]	; 0x9c
  401952:	9126      	str	r1, [sp, #152]	; 0x98
  401954:	f300 823b 	bgt.w	401dce <_svfprintf_r+0x11ca>
  401958:	f108 0808 	add.w	r8, r8, #8
  40195c:	2d00      	cmp	r5, #0
  40195e:	bfac      	ite	ge
  401960:	1b56      	subge	r6, r2, r5
  401962:	4616      	movlt	r6, r2
  401964:	2e00      	cmp	r6, #0
  401966:	f77f ab2d 	ble.w	400fc4 <_svfprintf_r+0x3c0>
  40196a:	2e10      	cmp	r6, #16
  40196c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40196e:	4db0      	ldr	r5, [pc, #704]	; (401c30 <_svfprintf_r+0x102c>)
  401970:	ddb5      	ble.n	4018de <_svfprintf_r+0xcda>
  401972:	4622      	mov	r2, r4
  401974:	2710      	movs	r7, #16
  401976:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40197a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40197c:	e004      	b.n	401988 <_svfprintf_r+0xd84>
  40197e:	f108 0808 	add.w	r8, r8, #8
  401982:	3e10      	subs	r6, #16
  401984:	2e10      	cmp	r6, #16
  401986:	dda9      	ble.n	4018dc <_svfprintf_r+0xcd8>
  401988:	3301      	adds	r3, #1
  40198a:	3210      	adds	r2, #16
  40198c:	2b07      	cmp	r3, #7
  40198e:	9227      	str	r2, [sp, #156]	; 0x9c
  401990:	9326      	str	r3, [sp, #152]	; 0x98
  401992:	e888 00a0 	stmia.w	r8, {r5, r7}
  401996:	ddf2      	ble.n	40197e <_svfprintf_r+0xd7a>
  401998:	aa25      	add	r2, sp, #148	; 0x94
  40199a:	4621      	mov	r1, r4
  40199c:	4658      	mov	r0, fp
  40199e:	f002 fa41 	bl	403e24 <__ssprint_r>
  4019a2:	2800      	cmp	r0, #0
  4019a4:	f47f aa00 	bne.w	400da8 <_svfprintf_r+0x1a4>
  4019a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4019aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4019ac:	46c8      	mov	r8, r9
  4019ae:	e7e8      	b.n	401982 <_svfprintf_r+0xd7e>
  4019b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4019b2:	9819      	ldr	r0, [sp, #100]	; 0x64
  4019b4:	991a      	ldr	r1, [sp, #104]	; 0x68
  4019b6:	f8c8 1000 	str.w	r1, [r8]
  4019ba:	3301      	adds	r3, #1
  4019bc:	4404      	add	r4, r0
  4019be:	2b07      	cmp	r3, #7
  4019c0:	9427      	str	r4, [sp, #156]	; 0x9c
  4019c2:	f8c8 0004 	str.w	r0, [r8, #4]
  4019c6:	9326      	str	r3, [sp, #152]	; 0x98
  4019c8:	f300 81f5 	bgt.w	401db6 <_svfprintf_r+0x11b2>
  4019cc:	f108 0808 	add.w	r8, r8, #8
  4019d0:	e7ac      	b.n	40192c <_svfprintf_r+0xd28>
  4019d2:	9b07      	ldr	r3, [sp, #28]
  4019d4:	07da      	lsls	r2, r3, #31
  4019d6:	f53f adfe 	bmi.w	4015d6 <_svfprintf_r+0x9d2>
  4019da:	3701      	adds	r7, #1
  4019dc:	3401      	adds	r4, #1
  4019de:	2301      	movs	r3, #1
  4019e0:	2f07      	cmp	r7, #7
  4019e2:	9427      	str	r4, [sp, #156]	; 0x9c
  4019e4:	9726      	str	r7, [sp, #152]	; 0x98
  4019e6:	f8c8 6000 	str.w	r6, [r8]
  4019ea:	f8c8 3004 	str.w	r3, [r8, #4]
  4019ee:	f77f ae25 	ble.w	40163c <_svfprintf_r+0xa38>
  4019f2:	e74a      	b.n	40188a <_svfprintf_r+0xc86>
  4019f4:	aa25      	add	r2, sp, #148	; 0x94
  4019f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4019f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4019fa:	f002 fa13 	bl	403e24 <__ssprint_r>
  4019fe:	2800      	cmp	r0, #0
  401a00:	f47f a9d2 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401a04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401a06:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401a08:	46c8      	mov	r8, r9
  401a0a:	e5f2      	b.n	4015f2 <_svfprintf_r+0x9ee>
  401a0c:	aa25      	add	r2, sp, #148	; 0x94
  401a0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401a10:	980c      	ldr	r0, [sp, #48]	; 0x30
  401a12:	f002 fa07 	bl	403e24 <__ssprint_r>
  401a16:	2800      	cmp	r0, #0
  401a18:	f47f a9c6 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401a1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401a1e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401a20:	46c8      	mov	r8, r9
  401a22:	e5f5      	b.n	401610 <_svfprintf_r+0xa0c>
  401a24:	464e      	mov	r6, r9
  401a26:	f7ff b9fd 	b.w	400e24 <_svfprintf_r+0x220>
  401a2a:	aa25      	add	r2, sp, #148	; 0x94
  401a2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401a2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401a30:	f002 f9f8 	bl	403e24 <__ssprint_r>
  401a34:	2800      	cmp	r0, #0
  401a36:	f47f a9b7 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401a3a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401a3c:	46c8      	mov	r8, r9
  401a3e:	f7ff ba72 	b.w	400f26 <_svfprintf_r+0x322>
  401a42:	9c15      	ldr	r4, [sp, #84]	; 0x54
  401a44:	4622      	mov	r2, r4
  401a46:	4620      	mov	r0, r4
  401a48:	9c14      	ldr	r4, [sp, #80]	; 0x50
  401a4a:	4623      	mov	r3, r4
  401a4c:	4621      	mov	r1, r4
  401a4e:	f003 fa4d 	bl	404eec <__aeabi_dcmpun>
  401a52:	2800      	cmp	r0, #0
  401a54:	f040 8286 	bne.w	401f64 <_svfprintf_r+0x1360>
  401a58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401a5a:	3301      	adds	r3, #1
  401a5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401a5e:	f023 0320 	bic.w	r3, r3, #32
  401a62:	930e      	str	r3, [sp, #56]	; 0x38
  401a64:	f000 81e2 	beq.w	401e2c <_svfprintf_r+0x1228>
  401a68:	2b47      	cmp	r3, #71	; 0x47
  401a6a:	f000 811e 	beq.w	401caa <_svfprintf_r+0x10a6>
  401a6e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  401a72:	9307      	str	r3, [sp, #28]
  401a74:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401a76:	1e1f      	subs	r7, r3, #0
  401a78:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401a7a:	9308      	str	r3, [sp, #32]
  401a7c:	bfbb      	ittet	lt
  401a7e:	463b      	movlt	r3, r7
  401a80:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  401a84:	2300      	movge	r3, #0
  401a86:	232d      	movlt	r3, #45	; 0x2d
  401a88:	9310      	str	r3, [sp, #64]	; 0x40
  401a8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401a8c:	2b66      	cmp	r3, #102	; 0x66
  401a8e:	f000 81bb 	beq.w	401e08 <_svfprintf_r+0x1204>
  401a92:	2b46      	cmp	r3, #70	; 0x46
  401a94:	f000 80df 	beq.w	401c56 <_svfprintf_r+0x1052>
  401a98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401a9a:	9a08      	ldr	r2, [sp, #32]
  401a9c:	2b45      	cmp	r3, #69	; 0x45
  401a9e:	bf0c      	ite	eq
  401aa0:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  401aa2:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  401aa4:	a823      	add	r0, sp, #140	; 0x8c
  401aa6:	a920      	add	r1, sp, #128	; 0x80
  401aa8:	bf08      	it	eq
  401aaa:	1c5d      	addeq	r5, r3, #1
  401aac:	9004      	str	r0, [sp, #16]
  401aae:	9103      	str	r1, [sp, #12]
  401ab0:	a81f      	add	r0, sp, #124	; 0x7c
  401ab2:	2102      	movs	r1, #2
  401ab4:	463b      	mov	r3, r7
  401ab6:	9002      	str	r0, [sp, #8]
  401ab8:	9501      	str	r5, [sp, #4]
  401aba:	9100      	str	r1, [sp, #0]
  401abc:	980c      	ldr	r0, [sp, #48]	; 0x30
  401abe:	f000 fbc7 	bl	402250 <_dtoa_r>
  401ac2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401ac4:	2b67      	cmp	r3, #103	; 0x67
  401ac6:	4606      	mov	r6, r0
  401ac8:	f040 81e0 	bne.w	401e8c <_svfprintf_r+0x1288>
  401acc:	f01b 0f01 	tst.w	fp, #1
  401ad0:	f000 8246 	beq.w	401f60 <_svfprintf_r+0x135c>
  401ad4:	1974      	adds	r4, r6, r5
  401ad6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  401ad8:	9808      	ldr	r0, [sp, #32]
  401ada:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  401adc:	4639      	mov	r1, r7
  401ade:	f003 f9d3 	bl	404e88 <__aeabi_dcmpeq>
  401ae2:	2800      	cmp	r0, #0
  401ae4:	f040 8165 	bne.w	401db2 <_svfprintf_r+0x11ae>
  401ae8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401aea:	42a3      	cmp	r3, r4
  401aec:	d206      	bcs.n	401afc <_svfprintf_r+0xef8>
  401aee:	2130      	movs	r1, #48	; 0x30
  401af0:	1c5a      	adds	r2, r3, #1
  401af2:	9223      	str	r2, [sp, #140]	; 0x8c
  401af4:	7019      	strb	r1, [r3, #0]
  401af6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401af8:	429c      	cmp	r4, r3
  401afa:	d8f9      	bhi.n	401af0 <_svfprintf_r+0xeec>
  401afc:	1b9b      	subs	r3, r3, r6
  401afe:	9313      	str	r3, [sp, #76]	; 0x4c
  401b00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401b02:	2b47      	cmp	r3, #71	; 0x47
  401b04:	f000 80e9 	beq.w	401cda <_svfprintf_r+0x10d6>
  401b08:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401b0a:	2b65      	cmp	r3, #101	; 0x65
  401b0c:	f340 81cd 	ble.w	401eaa <_svfprintf_r+0x12a6>
  401b10:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401b12:	2b66      	cmp	r3, #102	; 0x66
  401b14:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401b16:	9312      	str	r3, [sp, #72]	; 0x48
  401b18:	f000 819e 	beq.w	401e58 <_svfprintf_r+0x1254>
  401b1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401b1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  401b20:	4619      	mov	r1, r3
  401b22:	4291      	cmp	r1, r2
  401b24:	f300 818a 	bgt.w	401e3c <_svfprintf_r+0x1238>
  401b28:	f01b 0f01 	tst.w	fp, #1
  401b2c:	f040 8213 	bne.w	401f56 <_svfprintf_r+0x1352>
  401b30:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  401b34:	9308      	str	r3, [sp, #32]
  401b36:	2367      	movs	r3, #103	; 0x67
  401b38:	920e      	str	r2, [sp, #56]	; 0x38
  401b3a:	9311      	str	r3, [sp, #68]	; 0x44
  401b3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401b3e:	2b00      	cmp	r3, #0
  401b40:	f040 80c4 	bne.w	401ccc <_svfprintf_r+0x10c8>
  401b44:	930a      	str	r3, [sp, #40]	; 0x28
  401b46:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401b4a:	f7ff b973 	b.w	400e34 <_svfprintf_r+0x230>
  401b4e:	4635      	mov	r5, r6
  401b50:	460c      	mov	r4, r1
  401b52:	4646      	mov	r6, r8
  401b54:	4690      	mov	r8, r2
  401b56:	3301      	adds	r3, #1
  401b58:	443c      	add	r4, r7
  401b5a:	2b07      	cmp	r3, #7
  401b5c:	9427      	str	r4, [sp, #156]	; 0x9c
  401b5e:	9326      	str	r3, [sp, #152]	; 0x98
  401b60:	e888 00a0 	stmia.w	r8, {r5, r7}
  401b64:	f73f aed1 	bgt.w	40190a <_svfprintf_r+0xd06>
  401b68:	f108 0808 	add.w	r8, r8, #8
  401b6c:	e6d7      	b.n	40191e <_svfprintf_r+0xd1a>
  401b6e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401b70:	6813      	ldr	r3, [r2, #0]
  401b72:	3204      	adds	r2, #4
  401b74:	920f      	str	r2, [sp, #60]	; 0x3c
  401b76:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401b78:	601a      	str	r2, [r3, #0]
  401b7a:	f7ff b86a 	b.w	400c52 <_svfprintf_r+0x4e>
  401b7e:	aa25      	add	r2, sp, #148	; 0x94
  401b80:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401b82:	980c      	ldr	r0, [sp, #48]	; 0x30
  401b84:	f002 f94e 	bl	403e24 <__ssprint_r>
  401b88:	2800      	cmp	r0, #0
  401b8a:	f47f a90d 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401b8e:	46c8      	mov	r8, r9
  401b90:	e48d      	b.n	4014ae <_svfprintf_r+0x8aa>
  401b92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b94:	4a27      	ldr	r2, [pc, #156]	; (401c34 <_svfprintf_r+0x1030>)
  401b96:	f8c8 2000 	str.w	r2, [r8]
  401b9a:	3301      	adds	r3, #1
  401b9c:	3401      	adds	r4, #1
  401b9e:	2201      	movs	r2, #1
  401ba0:	2b07      	cmp	r3, #7
  401ba2:	9427      	str	r4, [sp, #156]	; 0x9c
  401ba4:	9326      	str	r3, [sp, #152]	; 0x98
  401ba6:	f8c8 2004 	str.w	r2, [r8, #4]
  401baa:	dc72      	bgt.n	401c92 <_svfprintf_r+0x108e>
  401bac:	f108 0808 	add.w	r8, r8, #8
  401bb0:	b929      	cbnz	r1, 401bbe <_svfprintf_r+0xfba>
  401bb2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401bb4:	b91b      	cbnz	r3, 401bbe <_svfprintf_r+0xfba>
  401bb6:	9b07      	ldr	r3, [sp, #28]
  401bb8:	07d8      	lsls	r0, r3, #31
  401bba:	f57f aa03 	bpl.w	400fc4 <_svfprintf_r+0x3c0>
  401bbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401bc0:	9819      	ldr	r0, [sp, #100]	; 0x64
  401bc2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  401bc4:	f8c8 2000 	str.w	r2, [r8]
  401bc8:	3301      	adds	r3, #1
  401bca:	4602      	mov	r2, r0
  401bcc:	4422      	add	r2, r4
  401bce:	2b07      	cmp	r3, #7
  401bd0:	9227      	str	r2, [sp, #156]	; 0x9c
  401bd2:	f8c8 0004 	str.w	r0, [r8, #4]
  401bd6:	9326      	str	r3, [sp, #152]	; 0x98
  401bd8:	f300 818d 	bgt.w	401ef6 <_svfprintf_r+0x12f2>
  401bdc:	f108 0808 	add.w	r8, r8, #8
  401be0:	2900      	cmp	r1, #0
  401be2:	f2c0 8165 	blt.w	401eb0 <_svfprintf_r+0x12ac>
  401be6:	9913      	ldr	r1, [sp, #76]	; 0x4c
  401be8:	f8c8 6000 	str.w	r6, [r8]
  401bec:	3301      	adds	r3, #1
  401bee:	188c      	adds	r4, r1, r2
  401bf0:	2b07      	cmp	r3, #7
  401bf2:	9427      	str	r4, [sp, #156]	; 0x9c
  401bf4:	9326      	str	r3, [sp, #152]	; 0x98
  401bf6:	f8c8 1004 	str.w	r1, [r8, #4]
  401bfa:	f77f a9e1 	ble.w	400fc0 <_svfprintf_r+0x3bc>
  401bfe:	e52c      	b.n	40165a <_svfprintf_r+0xa56>
  401c00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c02:	9909      	ldr	r1, [sp, #36]	; 0x24
  401c04:	6813      	ldr	r3, [r2, #0]
  401c06:	17cd      	asrs	r5, r1, #31
  401c08:	4608      	mov	r0, r1
  401c0a:	3204      	adds	r2, #4
  401c0c:	4629      	mov	r1, r5
  401c0e:	920f      	str	r2, [sp, #60]	; 0x3c
  401c10:	e9c3 0100 	strd	r0, r1, [r3]
  401c14:	f7ff b81d 	b.w	400c52 <_svfprintf_r+0x4e>
  401c18:	aa25      	add	r2, sp, #148	; 0x94
  401c1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c1e:	f002 f901 	bl	403e24 <__ssprint_r>
  401c22:	2800      	cmp	r0, #0
  401c24:	f47f a8c0 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401c28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401c2a:	46c8      	mov	r8, r9
  401c2c:	e458      	b.n	4014e0 <_svfprintf_r+0x8dc>
  401c2e:	bf00      	nop
  401c30:	004052f8 	.word	0x004052f8
  401c34:	004052e4 	.word	0x004052e4
  401c38:	2140      	movs	r1, #64	; 0x40
  401c3a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c3c:	f001 fa40 	bl	4030c0 <_malloc_r>
  401c40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401c42:	6010      	str	r0, [r2, #0]
  401c44:	6110      	str	r0, [r2, #16]
  401c46:	2800      	cmp	r0, #0
  401c48:	f000 81f2 	beq.w	402030 <_svfprintf_r+0x142c>
  401c4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401c4e:	2340      	movs	r3, #64	; 0x40
  401c50:	6153      	str	r3, [r2, #20]
  401c52:	f7fe bfee 	b.w	400c32 <_svfprintf_r+0x2e>
  401c56:	a823      	add	r0, sp, #140	; 0x8c
  401c58:	a920      	add	r1, sp, #128	; 0x80
  401c5a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  401c5c:	9004      	str	r0, [sp, #16]
  401c5e:	9103      	str	r1, [sp, #12]
  401c60:	a81f      	add	r0, sp, #124	; 0x7c
  401c62:	2103      	movs	r1, #3
  401c64:	9002      	str	r0, [sp, #8]
  401c66:	9a08      	ldr	r2, [sp, #32]
  401c68:	9401      	str	r4, [sp, #4]
  401c6a:	463b      	mov	r3, r7
  401c6c:	9100      	str	r1, [sp, #0]
  401c6e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c70:	f000 faee 	bl	402250 <_dtoa_r>
  401c74:	4625      	mov	r5, r4
  401c76:	4606      	mov	r6, r0
  401c78:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401c7a:	2b46      	cmp	r3, #70	; 0x46
  401c7c:	eb06 0405 	add.w	r4, r6, r5
  401c80:	f47f af29 	bne.w	401ad6 <_svfprintf_r+0xed2>
  401c84:	7833      	ldrb	r3, [r6, #0]
  401c86:	2b30      	cmp	r3, #48	; 0x30
  401c88:	f000 8178 	beq.w	401f7c <_svfprintf_r+0x1378>
  401c8c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  401c8e:	442c      	add	r4, r5
  401c90:	e721      	b.n	401ad6 <_svfprintf_r+0xed2>
  401c92:	aa25      	add	r2, sp, #148	; 0x94
  401c94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c96:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c98:	f002 f8c4 	bl	403e24 <__ssprint_r>
  401c9c:	2800      	cmp	r0, #0
  401c9e:	f47f a883 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401ca2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  401ca4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ca6:	46c8      	mov	r8, r9
  401ca8:	e782      	b.n	401bb0 <_svfprintf_r+0xfac>
  401caa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401cac:	2b00      	cmp	r3, #0
  401cae:	bf08      	it	eq
  401cb0:	2301      	moveq	r3, #1
  401cb2:	930a      	str	r3, [sp, #40]	; 0x28
  401cb4:	e6db      	b.n	401a6e <_svfprintf_r+0xe6a>
  401cb6:	4630      	mov	r0, r6
  401cb8:	940a      	str	r4, [sp, #40]	; 0x28
  401cba:	f7fe fee1 	bl	400a80 <strlen>
  401cbe:	950f      	str	r5, [sp, #60]	; 0x3c
  401cc0:	900e      	str	r0, [sp, #56]	; 0x38
  401cc2:	f8cd b01c 	str.w	fp, [sp, #28]
  401cc6:	4603      	mov	r3, r0
  401cc8:	f7ff b9f9 	b.w	4010be <_svfprintf_r+0x4ba>
  401ccc:	272d      	movs	r7, #45	; 0x2d
  401cce:	2300      	movs	r3, #0
  401cd0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401cd4:	930a      	str	r3, [sp, #40]	; 0x28
  401cd6:	f7ff b8ae 	b.w	400e36 <_svfprintf_r+0x232>
  401cda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401cdc:	9312      	str	r3, [sp, #72]	; 0x48
  401cde:	461a      	mov	r2, r3
  401ce0:	3303      	adds	r3, #3
  401ce2:	db04      	blt.n	401cee <_svfprintf_r+0x10ea>
  401ce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ce6:	4619      	mov	r1, r3
  401ce8:	4291      	cmp	r1, r2
  401cea:	f6bf af17 	bge.w	401b1c <_svfprintf_r+0xf18>
  401cee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401cf0:	3b02      	subs	r3, #2
  401cf2:	9311      	str	r3, [sp, #68]	; 0x44
  401cf4:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  401cf8:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  401cfc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401cfe:	3b01      	subs	r3, #1
  401d00:	2b00      	cmp	r3, #0
  401d02:	931f      	str	r3, [sp, #124]	; 0x7c
  401d04:	bfbd      	ittte	lt
  401d06:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  401d08:	f1c3 0301 	rsblt	r3, r3, #1
  401d0c:	222d      	movlt	r2, #45	; 0x2d
  401d0e:	222b      	movge	r2, #43	; 0x2b
  401d10:	2b09      	cmp	r3, #9
  401d12:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  401d16:	f340 8116 	ble.w	401f46 <_svfprintf_r+0x1342>
  401d1a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  401d1e:	4620      	mov	r0, r4
  401d20:	4dab      	ldr	r5, [pc, #684]	; (401fd0 <_svfprintf_r+0x13cc>)
  401d22:	e000      	b.n	401d26 <_svfprintf_r+0x1122>
  401d24:	4610      	mov	r0, r2
  401d26:	fb85 1203 	smull	r1, r2, r5, r3
  401d2a:	17d9      	asrs	r1, r3, #31
  401d2c:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  401d30:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401d34:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  401d38:	3230      	adds	r2, #48	; 0x30
  401d3a:	2909      	cmp	r1, #9
  401d3c:	f800 2c01 	strb.w	r2, [r0, #-1]
  401d40:	460b      	mov	r3, r1
  401d42:	f100 32ff 	add.w	r2, r0, #4294967295
  401d46:	dced      	bgt.n	401d24 <_svfprintf_r+0x1120>
  401d48:	3330      	adds	r3, #48	; 0x30
  401d4a:	3802      	subs	r0, #2
  401d4c:	b2d9      	uxtb	r1, r3
  401d4e:	4284      	cmp	r4, r0
  401d50:	f802 1c01 	strb.w	r1, [r2, #-1]
  401d54:	f240 8165 	bls.w	402022 <_svfprintf_r+0x141e>
  401d58:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  401d5c:	4613      	mov	r3, r2
  401d5e:	e001      	b.n	401d64 <_svfprintf_r+0x1160>
  401d60:	f813 1b01 	ldrb.w	r1, [r3], #1
  401d64:	f800 1b01 	strb.w	r1, [r0], #1
  401d68:	42a3      	cmp	r3, r4
  401d6a:	d1f9      	bne.n	401d60 <_svfprintf_r+0x115c>
  401d6c:	3301      	adds	r3, #1
  401d6e:	1a9b      	subs	r3, r3, r2
  401d70:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  401d74:	4413      	add	r3, r2
  401d76:	aa21      	add	r2, sp, #132	; 0x84
  401d78:	1a9b      	subs	r3, r3, r2
  401d7a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401d7c:	931b      	str	r3, [sp, #108]	; 0x6c
  401d7e:	2a01      	cmp	r2, #1
  401d80:	4413      	add	r3, r2
  401d82:	930e      	str	r3, [sp, #56]	; 0x38
  401d84:	f340 8119 	ble.w	401fba <_svfprintf_r+0x13b6>
  401d88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401d8a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401d8c:	4413      	add	r3, r2
  401d8e:	930e      	str	r3, [sp, #56]	; 0x38
  401d90:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401d94:	9308      	str	r3, [sp, #32]
  401d96:	2300      	movs	r3, #0
  401d98:	9312      	str	r3, [sp, #72]	; 0x48
  401d9a:	e6cf      	b.n	401b3c <_svfprintf_r+0xf38>
  401d9c:	aa25      	add	r2, sp, #148	; 0x94
  401d9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401da0:	980c      	ldr	r0, [sp, #48]	; 0x30
  401da2:	f002 f83f 	bl	403e24 <__ssprint_r>
  401da6:	2800      	cmp	r0, #0
  401da8:	f47e affe 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401dac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401dae:	46c8      	mov	r8, r9
  401db0:	e4d7      	b.n	401762 <_svfprintf_r+0xb5e>
  401db2:	4623      	mov	r3, r4
  401db4:	e6a2      	b.n	401afc <_svfprintf_r+0xef8>
  401db6:	aa25      	add	r2, sp, #148	; 0x94
  401db8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401dba:	980c      	ldr	r0, [sp, #48]	; 0x30
  401dbc:	f002 f832 	bl	403e24 <__ssprint_r>
  401dc0:	2800      	cmp	r0, #0
  401dc2:	f47e aff1 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401dc6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  401dc8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401dca:	46c8      	mov	r8, r9
  401dcc:	e5ae      	b.n	40192c <_svfprintf_r+0xd28>
  401dce:	aa25      	add	r2, sp, #148	; 0x94
  401dd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401dd2:	980c      	ldr	r0, [sp, #48]	; 0x30
  401dd4:	f002 f826 	bl	403e24 <__ssprint_r>
  401dd8:	2800      	cmp	r0, #0
  401dda:	f47e afe5 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401dde:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  401de0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401de2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401de4:	1a9a      	subs	r2, r3, r2
  401de6:	46c8      	mov	r8, r9
  401de8:	e5b8      	b.n	40195c <_svfprintf_r+0xd58>
  401dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401dec:	9612      	str	r6, [sp, #72]	; 0x48
  401dee:	2b06      	cmp	r3, #6
  401df0:	bf28      	it	cs
  401df2:	2306      	movcs	r3, #6
  401df4:	960a      	str	r6, [sp, #40]	; 0x28
  401df6:	4637      	mov	r7, r6
  401df8:	9308      	str	r3, [sp, #32]
  401dfa:	950f      	str	r5, [sp, #60]	; 0x3c
  401dfc:	f8cd b01c 	str.w	fp, [sp, #28]
  401e00:	930e      	str	r3, [sp, #56]	; 0x38
  401e02:	4e74      	ldr	r6, [pc, #464]	; (401fd4 <_svfprintf_r+0x13d0>)
  401e04:	f7ff b816 	b.w	400e34 <_svfprintf_r+0x230>
  401e08:	a823      	add	r0, sp, #140	; 0x8c
  401e0a:	a920      	add	r1, sp, #128	; 0x80
  401e0c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401e0e:	9004      	str	r0, [sp, #16]
  401e10:	9103      	str	r1, [sp, #12]
  401e12:	a81f      	add	r0, sp, #124	; 0x7c
  401e14:	2103      	movs	r1, #3
  401e16:	9002      	str	r0, [sp, #8]
  401e18:	9a08      	ldr	r2, [sp, #32]
  401e1a:	9501      	str	r5, [sp, #4]
  401e1c:	463b      	mov	r3, r7
  401e1e:	9100      	str	r1, [sp, #0]
  401e20:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e22:	f000 fa15 	bl	402250 <_dtoa_r>
  401e26:	4606      	mov	r6, r0
  401e28:	1944      	adds	r4, r0, r5
  401e2a:	e72b      	b.n	401c84 <_svfprintf_r+0x1080>
  401e2c:	2306      	movs	r3, #6
  401e2e:	930a      	str	r3, [sp, #40]	; 0x28
  401e30:	e61d      	b.n	401a6e <_svfprintf_r+0xe6a>
  401e32:	272d      	movs	r7, #45	; 0x2d
  401e34:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401e38:	f7ff bacd 	b.w	4013d6 <_svfprintf_r+0x7d2>
  401e3c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401e3e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401e40:	4413      	add	r3, r2
  401e42:	9a12      	ldr	r2, [sp, #72]	; 0x48
  401e44:	930e      	str	r3, [sp, #56]	; 0x38
  401e46:	2a00      	cmp	r2, #0
  401e48:	f340 80b0 	ble.w	401fac <_svfprintf_r+0x13a8>
  401e4c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401e50:	9308      	str	r3, [sp, #32]
  401e52:	2367      	movs	r3, #103	; 0x67
  401e54:	9311      	str	r3, [sp, #68]	; 0x44
  401e56:	e671      	b.n	401b3c <_svfprintf_r+0xf38>
  401e58:	2b00      	cmp	r3, #0
  401e5a:	f340 80c3 	ble.w	401fe4 <_svfprintf_r+0x13e0>
  401e5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401e60:	2a00      	cmp	r2, #0
  401e62:	f040 8099 	bne.w	401f98 <_svfprintf_r+0x1394>
  401e66:	f01b 0f01 	tst.w	fp, #1
  401e6a:	f040 8095 	bne.w	401f98 <_svfprintf_r+0x1394>
  401e6e:	9308      	str	r3, [sp, #32]
  401e70:	930e      	str	r3, [sp, #56]	; 0x38
  401e72:	e663      	b.n	401b3c <_svfprintf_r+0xf38>
  401e74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401e76:	9308      	str	r3, [sp, #32]
  401e78:	930e      	str	r3, [sp, #56]	; 0x38
  401e7a:	900a      	str	r0, [sp, #40]	; 0x28
  401e7c:	950f      	str	r5, [sp, #60]	; 0x3c
  401e7e:	f8cd b01c 	str.w	fp, [sp, #28]
  401e82:	9012      	str	r0, [sp, #72]	; 0x48
  401e84:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401e88:	f7fe bfd4 	b.w	400e34 <_svfprintf_r+0x230>
  401e8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401e8e:	2b47      	cmp	r3, #71	; 0x47
  401e90:	f47f ae20 	bne.w	401ad4 <_svfprintf_r+0xed0>
  401e94:	f01b 0f01 	tst.w	fp, #1
  401e98:	f47f aeee 	bne.w	401c78 <_svfprintf_r+0x1074>
  401e9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401e9e:	1b9b      	subs	r3, r3, r6
  401ea0:	9313      	str	r3, [sp, #76]	; 0x4c
  401ea2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401ea4:	2b47      	cmp	r3, #71	; 0x47
  401ea6:	f43f af18 	beq.w	401cda <_svfprintf_r+0x10d6>
  401eaa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401eac:	9312      	str	r3, [sp, #72]	; 0x48
  401eae:	e721      	b.n	401cf4 <_svfprintf_r+0x10f0>
  401eb0:	424f      	negs	r7, r1
  401eb2:	3110      	adds	r1, #16
  401eb4:	4d48      	ldr	r5, [pc, #288]	; (401fd8 <_svfprintf_r+0x13d4>)
  401eb6:	da2f      	bge.n	401f18 <_svfprintf_r+0x1314>
  401eb8:	2410      	movs	r4, #16
  401eba:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401ebe:	e004      	b.n	401eca <_svfprintf_r+0x12c6>
  401ec0:	f108 0808 	add.w	r8, r8, #8
  401ec4:	3f10      	subs	r7, #16
  401ec6:	2f10      	cmp	r7, #16
  401ec8:	dd26      	ble.n	401f18 <_svfprintf_r+0x1314>
  401eca:	3301      	adds	r3, #1
  401ecc:	3210      	adds	r2, #16
  401ece:	2b07      	cmp	r3, #7
  401ed0:	9227      	str	r2, [sp, #156]	; 0x9c
  401ed2:	9326      	str	r3, [sp, #152]	; 0x98
  401ed4:	f8c8 5000 	str.w	r5, [r8]
  401ed8:	f8c8 4004 	str.w	r4, [r8, #4]
  401edc:	ddf0      	ble.n	401ec0 <_svfprintf_r+0x12bc>
  401ede:	aa25      	add	r2, sp, #148	; 0x94
  401ee0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ee2:	4658      	mov	r0, fp
  401ee4:	f001 ff9e 	bl	403e24 <__ssprint_r>
  401ee8:	2800      	cmp	r0, #0
  401eea:	f47e af5d 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401eee:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401ef0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ef2:	46c8      	mov	r8, r9
  401ef4:	e7e6      	b.n	401ec4 <_svfprintf_r+0x12c0>
  401ef6:	aa25      	add	r2, sp, #148	; 0x94
  401ef8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401efa:	980c      	ldr	r0, [sp, #48]	; 0x30
  401efc:	f001 ff92 	bl	403e24 <__ssprint_r>
  401f00:	2800      	cmp	r0, #0
  401f02:	f47e af51 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401f06:	991f      	ldr	r1, [sp, #124]	; 0x7c
  401f08:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401f0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f0c:	46c8      	mov	r8, r9
  401f0e:	e667      	b.n	401be0 <_svfprintf_r+0xfdc>
  401f10:	2000      	movs	r0, #0
  401f12:	900a      	str	r0, [sp, #40]	; 0x28
  401f14:	f7fe bed0 	b.w	400cb8 <_svfprintf_r+0xb4>
  401f18:	3301      	adds	r3, #1
  401f1a:	443a      	add	r2, r7
  401f1c:	2b07      	cmp	r3, #7
  401f1e:	e888 00a0 	stmia.w	r8, {r5, r7}
  401f22:	9227      	str	r2, [sp, #156]	; 0x9c
  401f24:	9326      	str	r3, [sp, #152]	; 0x98
  401f26:	f108 0808 	add.w	r8, r8, #8
  401f2a:	f77f ae5c 	ble.w	401be6 <_svfprintf_r+0xfe2>
  401f2e:	aa25      	add	r2, sp, #148	; 0x94
  401f30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f32:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f34:	f001 ff76 	bl	403e24 <__ssprint_r>
  401f38:	2800      	cmp	r0, #0
  401f3a:	f47e af35 	bne.w	400da8 <_svfprintf_r+0x1a4>
  401f3e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401f40:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f42:	46c8      	mov	r8, r9
  401f44:	e64f      	b.n	401be6 <_svfprintf_r+0xfe2>
  401f46:	3330      	adds	r3, #48	; 0x30
  401f48:	2230      	movs	r2, #48	; 0x30
  401f4a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  401f4e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  401f52:	ab22      	add	r3, sp, #136	; 0x88
  401f54:	e70f      	b.n	401d76 <_svfprintf_r+0x1172>
  401f56:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401f58:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401f5a:	4413      	add	r3, r2
  401f5c:	930e      	str	r3, [sp, #56]	; 0x38
  401f5e:	e775      	b.n	401e4c <_svfprintf_r+0x1248>
  401f60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401f62:	e5cb      	b.n	401afc <_svfprintf_r+0xef8>
  401f64:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401f66:	4e1d      	ldr	r6, [pc, #116]	; (401fdc <_svfprintf_r+0x13d8>)
  401f68:	2b00      	cmp	r3, #0
  401f6a:	bfb6      	itet	lt
  401f6c:	272d      	movlt	r7, #45	; 0x2d
  401f6e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  401f72:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  401f76:	4b1a      	ldr	r3, [pc, #104]	; (401fe0 <_svfprintf_r+0x13dc>)
  401f78:	f7ff ba2f 	b.w	4013da <_svfprintf_r+0x7d6>
  401f7c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  401f7e:	9808      	ldr	r0, [sp, #32]
  401f80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  401f82:	4639      	mov	r1, r7
  401f84:	f002 ff80 	bl	404e88 <__aeabi_dcmpeq>
  401f88:	2800      	cmp	r0, #0
  401f8a:	f47f ae7f 	bne.w	401c8c <_svfprintf_r+0x1088>
  401f8e:	f1c5 0501 	rsb	r5, r5, #1
  401f92:	951f      	str	r5, [sp, #124]	; 0x7c
  401f94:	442c      	add	r4, r5
  401f96:	e59e      	b.n	401ad6 <_svfprintf_r+0xed2>
  401f98:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401f9a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401f9c:	4413      	add	r3, r2
  401f9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401fa0:	441a      	add	r2, r3
  401fa2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  401fa6:	920e      	str	r2, [sp, #56]	; 0x38
  401fa8:	9308      	str	r3, [sp, #32]
  401faa:	e5c7      	b.n	401b3c <_svfprintf_r+0xf38>
  401fac:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401fae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401fb0:	f1c3 0301 	rsb	r3, r3, #1
  401fb4:	441a      	add	r2, r3
  401fb6:	4613      	mov	r3, r2
  401fb8:	e7d0      	b.n	401f5c <_svfprintf_r+0x1358>
  401fba:	f01b 0301 	ands.w	r3, fp, #1
  401fbe:	9312      	str	r3, [sp, #72]	; 0x48
  401fc0:	f47f aee2 	bne.w	401d88 <_svfprintf_r+0x1184>
  401fc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401fc6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401fca:	9308      	str	r3, [sp, #32]
  401fcc:	e5b6      	b.n	401b3c <_svfprintf_r+0xf38>
  401fce:	bf00      	nop
  401fd0:	66666667 	.word	0x66666667
  401fd4:	004052dc 	.word	0x004052dc
  401fd8:	004052f8 	.word	0x004052f8
  401fdc:	004052b0 	.word	0x004052b0
  401fe0:	004052ac 	.word	0x004052ac
  401fe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401fe6:	b913      	cbnz	r3, 401fee <_svfprintf_r+0x13ea>
  401fe8:	f01b 0f01 	tst.w	fp, #1
  401fec:	d002      	beq.n	401ff4 <_svfprintf_r+0x13f0>
  401fee:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401ff0:	3301      	adds	r3, #1
  401ff2:	e7d4      	b.n	401f9e <_svfprintf_r+0x139a>
  401ff4:	2301      	movs	r3, #1
  401ff6:	e73a      	b.n	401e6e <_svfprintf_r+0x126a>
  401ff8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401ffa:	f89a 3001 	ldrb.w	r3, [sl, #1]
  401ffe:	6828      	ldr	r0, [r5, #0]
  402000:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402004:	900a      	str	r0, [sp, #40]	; 0x28
  402006:	4628      	mov	r0, r5
  402008:	3004      	adds	r0, #4
  40200a:	46a2      	mov	sl, r4
  40200c:	900f      	str	r0, [sp, #60]	; 0x3c
  40200e:	f7fe be51 	b.w	400cb4 <_svfprintf_r+0xb0>
  402012:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402016:	f7ff b867 	b.w	4010e8 <_svfprintf_r+0x4e4>
  40201a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40201e:	f7ff ba15 	b.w	40144c <_svfprintf_r+0x848>
  402022:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402026:	e6a6      	b.n	401d76 <_svfprintf_r+0x1172>
  402028:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40202c:	f7ff b8eb 	b.w	401206 <_svfprintf_r+0x602>
  402030:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402032:	230c      	movs	r3, #12
  402034:	6013      	str	r3, [r2, #0]
  402036:	f04f 33ff 	mov.w	r3, #4294967295
  40203a:	9309      	str	r3, [sp, #36]	; 0x24
  40203c:	f7fe bebd 	b.w	400dba <_svfprintf_r+0x1b6>
  402040:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402044:	f7ff b99a 	b.w	40137c <_svfprintf_r+0x778>
  402048:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40204c:	f7ff b976 	b.w	40133c <_svfprintf_r+0x738>
  402050:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402054:	f7ff b959 	b.w	40130a <_svfprintf_r+0x706>
  402058:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40205c:	f7ff b912 	b.w	401284 <_svfprintf_r+0x680>

00402060 <__register_exitproc>:
  402060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402064:	4d2c      	ldr	r5, [pc, #176]	; (402118 <__register_exitproc+0xb8>)
  402066:	4606      	mov	r6, r0
  402068:	6828      	ldr	r0, [r5, #0]
  40206a:	4698      	mov	r8, r3
  40206c:	460f      	mov	r7, r1
  40206e:	4691      	mov	r9, r2
  402070:	f7fe fdc4 	bl	400bfc <__retarget_lock_acquire_recursive>
  402074:	4b29      	ldr	r3, [pc, #164]	; (40211c <__register_exitproc+0xbc>)
  402076:	681c      	ldr	r4, [r3, #0]
  402078:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40207c:	2b00      	cmp	r3, #0
  40207e:	d03e      	beq.n	4020fe <__register_exitproc+0x9e>
  402080:	685a      	ldr	r2, [r3, #4]
  402082:	2a1f      	cmp	r2, #31
  402084:	dc1c      	bgt.n	4020c0 <__register_exitproc+0x60>
  402086:	f102 0e01 	add.w	lr, r2, #1
  40208a:	b176      	cbz	r6, 4020aa <__register_exitproc+0x4a>
  40208c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402090:	2401      	movs	r4, #1
  402092:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402096:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40209a:	4094      	lsls	r4, r2
  40209c:	4320      	orrs	r0, r4
  40209e:	2e02      	cmp	r6, #2
  4020a0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4020a4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4020a8:	d023      	beq.n	4020f2 <__register_exitproc+0x92>
  4020aa:	3202      	adds	r2, #2
  4020ac:	f8c3 e004 	str.w	lr, [r3, #4]
  4020b0:	6828      	ldr	r0, [r5, #0]
  4020b2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4020b6:	f7fe fda3 	bl	400c00 <__retarget_lock_release_recursive>
  4020ba:	2000      	movs	r0, #0
  4020bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4020c0:	4b17      	ldr	r3, [pc, #92]	; (402120 <__register_exitproc+0xc0>)
  4020c2:	b30b      	cbz	r3, 402108 <__register_exitproc+0xa8>
  4020c4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4020c8:	f3af 8000 	nop.w
  4020cc:	4603      	mov	r3, r0
  4020ce:	b1d8      	cbz	r0, 402108 <__register_exitproc+0xa8>
  4020d0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4020d4:	6002      	str	r2, [r0, #0]
  4020d6:	2100      	movs	r1, #0
  4020d8:	6041      	str	r1, [r0, #4]
  4020da:	460a      	mov	r2, r1
  4020dc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4020e0:	f04f 0e01 	mov.w	lr, #1
  4020e4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4020e8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4020ec:	2e00      	cmp	r6, #0
  4020ee:	d0dc      	beq.n	4020aa <__register_exitproc+0x4a>
  4020f0:	e7cc      	b.n	40208c <__register_exitproc+0x2c>
  4020f2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4020f6:	430c      	orrs	r4, r1
  4020f8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4020fc:	e7d5      	b.n	4020aa <__register_exitproc+0x4a>
  4020fe:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  402102:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  402106:	e7bb      	b.n	402080 <__register_exitproc+0x20>
  402108:	6828      	ldr	r0, [r5, #0]
  40210a:	f7fe fd79 	bl	400c00 <__retarget_lock_release_recursive>
  40210e:	f04f 30ff 	mov.w	r0, #4294967295
  402112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402116:	bf00      	nop
  402118:	20000448 	.word	0x20000448
  40211c:	004052a0 	.word	0x004052a0
  402120:	00000000 	.word	0x00000000

00402124 <quorem>:
  402124:	6902      	ldr	r2, [r0, #16]
  402126:	690b      	ldr	r3, [r1, #16]
  402128:	4293      	cmp	r3, r2
  40212a:	f300 808d 	bgt.w	402248 <quorem+0x124>
  40212e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402132:	f103 38ff 	add.w	r8, r3, #4294967295
  402136:	f101 0714 	add.w	r7, r1, #20
  40213a:	f100 0b14 	add.w	fp, r0, #20
  40213e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402142:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  402146:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40214a:	b083      	sub	sp, #12
  40214c:	3201      	adds	r2, #1
  40214e:	fbb3 f9f2 	udiv	r9, r3, r2
  402152:	eb0b 0304 	add.w	r3, fp, r4
  402156:	9400      	str	r4, [sp, #0]
  402158:	eb07 0a04 	add.w	sl, r7, r4
  40215c:	9301      	str	r3, [sp, #4]
  40215e:	f1b9 0f00 	cmp.w	r9, #0
  402162:	d039      	beq.n	4021d8 <quorem+0xb4>
  402164:	2500      	movs	r5, #0
  402166:	462e      	mov	r6, r5
  402168:	46bc      	mov	ip, r7
  40216a:	46de      	mov	lr, fp
  40216c:	f85c 4b04 	ldr.w	r4, [ip], #4
  402170:	f8de 3000 	ldr.w	r3, [lr]
  402174:	b2a2      	uxth	r2, r4
  402176:	fb09 5502 	mla	r5, r9, r2, r5
  40217a:	0c22      	lsrs	r2, r4, #16
  40217c:	0c2c      	lsrs	r4, r5, #16
  40217e:	fb09 4202 	mla	r2, r9, r2, r4
  402182:	b2ad      	uxth	r5, r5
  402184:	1b75      	subs	r5, r6, r5
  402186:	b296      	uxth	r6, r2
  402188:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40218c:	fa15 f383 	uxtah	r3, r5, r3
  402190:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402194:	b29b      	uxth	r3, r3
  402196:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40219a:	45e2      	cmp	sl, ip
  40219c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4021a0:	f84e 3b04 	str.w	r3, [lr], #4
  4021a4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4021a8:	d2e0      	bcs.n	40216c <quorem+0x48>
  4021aa:	9b00      	ldr	r3, [sp, #0]
  4021ac:	f85b 3003 	ldr.w	r3, [fp, r3]
  4021b0:	b993      	cbnz	r3, 4021d8 <quorem+0xb4>
  4021b2:	9c01      	ldr	r4, [sp, #4]
  4021b4:	1f23      	subs	r3, r4, #4
  4021b6:	459b      	cmp	fp, r3
  4021b8:	d20c      	bcs.n	4021d4 <quorem+0xb0>
  4021ba:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4021be:	b94b      	cbnz	r3, 4021d4 <quorem+0xb0>
  4021c0:	f1a4 0308 	sub.w	r3, r4, #8
  4021c4:	e002      	b.n	4021cc <quorem+0xa8>
  4021c6:	681a      	ldr	r2, [r3, #0]
  4021c8:	3b04      	subs	r3, #4
  4021ca:	b91a      	cbnz	r2, 4021d4 <quorem+0xb0>
  4021cc:	459b      	cmp	fp, r3
  4021ce:	f108 38ff 	add.w	r8, r8, #4294967295
  4021d2:	d3f8      	bcc.n	4021c6 <quorem+0xa2>
  4021d4:	f8c0 8010 	str.w	r8, [r0, #16]
  4021d8:	4604      	mov	r4, r0
  4021da:	f001 fd15 	bl	403c08 <__mcmp>
  4021de:	2800      	cmp	r0, #0
  4021e0:	db2e      	blt.n	402240 <quorem+0x11c>
  4021e2:	f109 0901 	add.w	r9, r9, #1
  4021e6:	465d      	mov	r5, fp
  4021e8:	2300      	movs	r3, #0
  4021ea:	f857 1b04 	ldr.w	r1, [r7], #4
  4021ee:	6828      	ldr	r0, [r5, #0]
  4021f0:	b28a      	uxth	r2, r1
  4021f2:	1a9a      	subs	r2, r3, r2
  4021f4:	0c0b      	lsrs	r3, r1, #16
  4021f6:	fa12 f280 	uxtah	r2, r2, r0
  4021fa:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4021fe:	eb03 4322 	add.w	r3, r3, r2, asr #16
  402202:	b292      	uxth	r2, r2
  402204:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  402208:	45ba      	cmp	sl, r7
  40220a:	f845 2b04 	str.w	r2, [r5], #4
  40220e:	ea4f 4323 	mov.w	r3, r3, asr #16
  402212:	d2ea      	bcs.n	4021ea <quorem+0xc6>
  402214:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  402218:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40221c:	b982      	cbnz	r2, 402240 <quorem+0x11c>
  40221e:	1f1a      	subs	r2, r3, #4
  402220:	4593      	cmp	fp, r2
  402222:	d20b      	bcs.n	40223c <quorem+0x118>
  402224:	f853 2c04 	ldr.w	r2, [r3, #-4]
  402228:	b942      	cbnz	r2, 40223c <quorem+0x118>
  40222a:	3b08      	subs	r3, #8
  40222c:	e002      	b.n	402234 <quorem+0x110>
  40222e:	681a      	ldr	r2, [r3, #0]
  402230:	3b04      	subs	r3, #4
  402232:	b91a      	cbnz	r2, 40223c <quorem+0x118>
  402234:	459b      	cmp	fp, r3
  402236:	f108 38ff 	add.w	r8, r8, #4294967295
  40223a:	d3f8      	bcc.n	40222e <quorem+0x10a>
  40223c:	f8c4 8010 	str.w	r8, [r4, #16]
  402240:	4648      	mov	r0, r9
  402242:	b003      	add	sp, #12
  402244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402248:	2000      	movs	r0, #0
  40224a:	4770      	bx	lr
  40224c:	0000      	movs	r0, r0
	...

00402250 <_dtoa_r>:
  402250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402254:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402256:	b09b      	sub	sp, #108	; 0x6c
  402258:	4604      	mov	r4, r0
  40225a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40225c:	4692      	mov	sl, r2
  40225e:	469b      	mov	fp, r3
  402260:	b141      	cbz	r1, 402274 <_dtoa_r+0x24>
  402262:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402264:	604a      	str	r2, [r1, #4]
  402266:	2301      	movs	r3, #1
  402268:	4093      	lsls	r3, r2
  40226a:	608b      	str	r3, [r1, #8]
  40226c:	f001 faf4 	bl	403858 <_Bfree>
  402270:	2300      	movs	r3, #0
  402272:	6423      	str	r3, [r4, #64]	; 0x40
  402274:	f1bb 0f00 	cmp.w	fp, #0
  402278:	465d      	mov	r5, fp
  40227a:	db35      	blt.n	4022e8 <_dtoa_r+0x98>
  40227c:	2300      	movs	r3, #0
  40227e:	6033      	str	r3, [r6, #0]
  402280:	4b9d      	ldr	r3, [pc, #628]	; (4024f8 <_dtoa_r+0x2a8>)
  402282:	43ab      	bics	r3, r5
  402284:	d015      	beq.n	4022b2 <_dtoa_r+0x62>
  402286:	4650      	mov	r0, sl
  402288:	4659      	mov	r1, fp
  40228a:	2200      	movs	r2, #0
  40228c:	2300      	movs	r3, #0
  40228e:	f002 fdfb 	bl	404e88 <__aeabi_dcmpeq>
  402292:	4680      	mov	r8, r0
  402294:	2800      	cmp	r0, #0
  402296:	d02d      	beq.n	4022f4 <_dtoa_r+0xa4>
  402298:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40229a:	2301      	movs	r3, #1
  40229c:	6013      	str	r3, [r2, #0]
  40229e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4022a0:	2b00      	cmp	r3, #0
  4022a2:	f000 80bd 	beq.w	402420 <_dtoa_r+0x1d0>
  4022a6:	4895      	ldr	r0, [pc, #596]	; (4024fc <_dtoa_r+0x2ac>)
  4022a8:	6018      	str	r0, [r3, #0]
  4022aa:	3801      	subs	r0, #1
  4022ac:	b01b      	add	sp, #108	; 0x6c
  4022ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4022b2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4022b4:	f242 730f 	movw	r3, #9999	; 0x270f
  4022b8:	6013      	str	r3, [r2, #0]
  4022ba:	f1ba 0f00 	cmp.w	sl, #0
  4022be:	d10d      	bne.n	4022dc <_dtoa_r+0x8c>
  4022c0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4022c4:	b955      	cbnz	r5, 4022dc <_dtoa_r+0x8c>
  4022c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4022c8:	488d      	ldr	r0, [pc, #564]	; (402500 <_dtoa_r+0x2b0>)
  4022ca:	2b00      	cmp	r3, #0
  4022cc:	d0ee      	beq.n	4022ac <_dtoa_r+0x5c>
  4022ce:	f100 0308 	add.w	r3, r0, #8
  4022d2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4022d4:	6013      	str	r3, [r2, #0]
  4022d6:	b01b      	add	sp, #108	; 0x6c
  4022d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4022dc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4022de:	4889      	ldr	r0, [pc, #548]	; (402504 <_dtoa_r+0x2b4>)
  4022e0:	2b00      	cmp	r3, #0
  4022e2:	d0e3      	beq.n	4022ac <_dtoa_r+0x5c>
  4022e4:	1cc3      	adds	r3, r0, #3
  4022e6:	e7f4      	b.n	4022d2 <_dtoa_r+0x82>
  4022e8:	2301      	movs	r3, #1
  4022ea:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4022ee:	6033      	str	r3, [r6, #0]
  4022f0:	46ab      	mov	fp, r5
  4022f2:	e7c5      	b.n	402280 <_dtoa_r+0x30>
  4022f4:	aa18      	add	r2, sp, #96	; 0x60
  4022f6:	ab19      	add	r3, sp, #100	; 0x64
  4022f8:	9201      	str	r2, [sp, #4]
  4022fa:	9300      	str	r3, [sp, #0]
  4022fc:	4652      	mov	r2, sl
  4022fe:	465b      	mov	r3, fp
  402300:	4620      	mov	r0, r4
  402302:	f001 fd21 	bl	403d48 <__d2b>
  402306:	0d2b      	lsrs	r3, r5, #20
  402308:	4681      	mov	r9, r0
  40230a:	d071      	beq.n	4023f0 <_dtoa_r+0x1a0>
  40230c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  402310:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  402314:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402316:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40231a:	4650      	mov	r0, sl
  40231c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  402320:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  402324:	2200      	movs	r2, #0
  402326:	4b78      	ldr	r3, [pc, #480]	; (402508 <_dtoa_r+0x2b8>)
  402328:	f002 f992 	bl	404650 <__aeabi_dsub>
  40232c:	a36c      	add	r3, pc, #432	; (adr r3, 4024e0 <_dtoa_r+0x290>)
  40232e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402332:	f002 fb41 	bl	4049b8 <__aeabi_dmul>
  402336:	a36c      	add	r3, pc, #432	; (adr r3, 4024e8 <_dtoa_r+0x298>)
  402338:	e9d3 2300 	ldrd	r2, r3, [r3]
  40233c:	f002 f98a 	bl	404654 <__adddf3>
  402340:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402344:	4630      	mov	r0, r6
  402346:	f002 fad1 	bl	4048ec <__aeabi_i2d>
  40234a:	a369      	add	r3, pc, #420	; (adr r3, 4024f0 <_dtoa_r+0x2a0>)
  40234c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402350:	f002 fb32 	bl	4049b8 <__aeabi_dmul>
  402354:	4602      	mov	r2, r0
  402356:	460b      	mov	r3, r1
  402358:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40235c:	f002 f97a 	bl	404654 <__adddf3>
  402360:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402364:	f002 fdd8 	bl	404f18 <__aeabi_d2iz>
  402368:	2200      	movs	r2, #0
  40236a:	9002      	str	r0, [sp, #8]
  40236c:	2300      	movs	r3, #0
  40236e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402372:	f002 fd93 	bl	404e9c <__aeabi_dcmplt>
  402376:	2800      	cmp	r0, #0
  402378:	f040 8173 	bne.w	402662 <_dtoa_r+0x412>
  40237c:	9d02      	ldr	r5, [sp, #8]
  40237e:	2d16      	cmp	r5, #22
  402380:	f200 815d 	bhi.w	40263e <_dtoa_r+0x3ee>
  402384:	4b61      	ldr	r3, [pc, #388]	; (40250c <_dtoa_r+0x2bc>)
  402386:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40238a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40238e:	4652      	mov	r2, sl
  402390:	465b      	mov	r3, fp
  402392:	f002 fda1 	bl	404ed8 <__aeabi_dcmpgt>
  402396:	2800      	cmp	r0, #0
  402398:	f000 81c5 	beq.w	402726 <_dtoa_r+0x4d6>
  40239c:	1e6b      	subs	r3, r5, #1
  40239e:	9302      	str	r3, [sp, #8]
  4023a0:	2300      	movs	r3, #0
  4023a2:	930e      	str	r3, [sp, #56]	; 0x38
  4023a4:	1bbf      	subs	r7, r7, r6
  4023a6:	1e7b      	subs	r3, r7, #1
  4023a8:	9306      	str	r3, [sp, #24]
  4023aa:	f100 8154 	bmi.w	402656 <_dtoa_r+0x406>
  4023ae:	2300      	movs	r3, #0
  4023b0:	9308      	str	r3, [sp, #32]
  4023b2:	9b02      	ldr	r3, [sp, #8]
  4023b4:	2b00      	cmp	r3, #0
  4023b6:	f2c0 8145 	blt.w	402644 <_dtoa_r+0x3f4>
  4023ba:	9a06      	ldr	r2, [sp, #24]
  4023bc:	930d      	str	r3, [sp, #52]	; 0x34
  4023be:	4611      	mov	r1, r2
  4023c0:	4419      	add	r1, r3
  4023c2:	2300      	movs	r3, #0
  4023c4:	9106      	str	r1, [sp, #24]
  4023c6:	930c      	str	r3, [sp, #48]	; 0x30
  4023c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4023ca:	2b09      	cmp	r3, #9
  4023cc:	d82a      	bhi.n	402424 <_dtoa_r+0x1d4>
  4023ce:	2b05      	cmp	r3, #5
  4023d0:	f340 865b 	ble.w	40308a <_dtoa_r+0xe3a>
  4023d4:	3b04      	subs	r3, #4
  4023d6:	9324      	str	r3, [sp, #144]	; 0x90
  4023d8:	2500      	movs	r5, #0
  4023da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4023dc:	3b02      	subs	r3, #2
  4023de:	2b03      	cmp	r3, #3
  4023e0:	f200 8642 	bhi.w	403068 <_dtoa_r+0xe18>
  4023e4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4023e8:	02c903d4 	.word	0x02c903d4
  4023ec:	046103df 	.word	0x046103df
  4023f0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4023f2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4023f4:	443e      	add	r6, r7
  4023f6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4023fa:	2b20      	cmp	r3, #32
  4023fc:	f340 818e 	ble.w	40271c <_dtoa_r+0x4cc>
  402400:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  402404:	f206 4012 	addw	r0, r6, #1042	; 0x412
  402408:	409d      	lsls	r5, r3
  40240a:	fa2a f000 	lsr.w	r0, sl, r0
  40240e:	4328      	orrs	r0, r5
  402410:	f002 fa5c 	bl	4048cc <__aeabi_ui2d>
  402414:	2301      	movs	r3, #1
  402416:	3e01      	subs	r6, #1
  402418:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40241c:	9314      	str	r3, [sp, #80]	; 0x50
  40241e:	e781      	b.n	402324 <_dtoa_r+0xd4>
  402420:	483b      	ldr	r0, [pc, #236]	; (402510 <_dtoa_r+0x2c0>)
  402422:	e743      	b.n	4022ac <_dtoa_r+0x5c>
  402424:	2100      	movs	r1, #0
  402426:	6461      	str	r1, [r4, #68]	; 0x44
  402428:	4620      	mov	r0, r4
  40242a:	9125      	str	r1, [sp, #148]	; 0x94
  40242c:	f001 f9ee 	bl	40380c <_Balloc>
  402430:	f04f 33ff 	mov.w	r3, #4294967295
  402434:	930a      	str	r3, [sp, #40]	; 0x28
  402436:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402438:	930f      	str	r3, [sp, #60]	; 0x3c
  40243a:	2301      	movs	r3, #1
  40243c:	9004      	str	r0, [sp, #16]
  40243e:	6420      	str	r0, [r4, #64]	; 0x40
  402440:	9224      	str	r2, [sp, #144]	; 0x90
  402442:	930b      	str	r3, [sp, #44]	; 0x2c
  402444:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402446:	2b00      	cmp	r3, #0
  402448:	f2c0 80d9 	blt.w	4025fe <_dtoa_r+0x3ae>
  40244c:	9a02      	ldr	r2, [sp, #8]
  40244e:	2a0e      	cmp	r2, #14
  402450:	f300 80d5 	bgt.w	4025fe <_dtoa_r+0x3ae>
  402454:	4b2d      	ldr	r3, [pc, #180]	; (40250c <_dtoa_r+0x2bc>)
  402456:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40245a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40245e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402462:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402464:	2b00      	cmp	r3, #0
  402466:	f2c0 83ba 	blt.w	402bde <_dtoa_r+0x98e>
  40246a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40246e:	4650      	mov	r0, sl
  402470:	462a      	mov	r2, r5
  402472:	4633      	mov	r3, r6
  402474:	4659      	mov	r1, fp
  402476:	f002 fbc9 	bl	404c0c <__aeabi_ddiv>
  40247a:	f002 fd4d 	bl	404f18 <__aeabi_d2iz>
  40247e:	4680      	mov	r8, r0
  402480:	f002 fa34 	bl	4048ec <__aeabi_i2d>
  402484:	462a      	mov	r2, r5
  402486:	4633      	mov	r3, r6
  402488:	f002 fa96 	bl	4049b8 <__aeabi_dmul>
  40248c:	460b      	mov	r3, r1
  40248e:	4602      	mov	r2, r0
  402490:	4659      	mov	r1, fp
  402492:	4650      	mov	r0, sl
  402494:	f002 f8dc 	bl	404650 <__aeabi_dsub>
  402498:	9d04      	ldr	r5, [sp, #16]
  40249a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40249e:	702b      	strb	r3, [r5, #0]
  4024a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4024a2:	2b01      	cmp	r3, #1
  4024a4:	4606      	mov	r6, r0
  4024a6:	460f      	mov	r7, r1
  4024a8:	f105 0501 	add.w	r5, r5, #1
  4024ac:	d068      	beq.n	402580 <_dtoa_r+0x330>
  4024ae:	2200      	movs	r2, #0
  4024b0:	4b18      	ldr	r3, [pc, #96]	; (402514 <_dtoa_r+0x2c4>)
  4024b2:	f002 fa81 	bl	4049b8 <__aeabi_dmul>
  4024b6:	2200      	movs	r2, #0
  4024b8:	2300      	movs	r3, #0
  4024ba:	4606      	mov	r6, r0
  4024bc:	460f      	mov	r7, r1
  4024be:	f002 fce3 	bl	404e88 <__aeabi_dcmpeq>
  4024c2:	2800      	cmp	r0, #0
  4024c4:	f040 8088 	bne.w	4025d8 <_dtoa_r+0x388>
  4024c8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4024cc:	f04f 0a00 	mov.w	sl, #0
  4024d0:	f8df b040 	ldr.w	fp, [pc, #64]	; 402514 <_dtoa_r+0x2c4>
  4024d4:	940c      	str	r4, [sp, #48]	; 0x30
  4024d6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4024da:	e028      	b.n	40252e <_dtoa_r+0x2de>
  4024dc:	f3af 8000 	nop.w
  4024e0:	636f4361 	.word	0x636f4361
  4024e4:	3fd287a7 	.word	0x3fd287a7
  4024e8:	8b60c8b3 	.word	0x8b60c8b3
  4024ec:	3fc68a28 	.word	0x3fc68a28
  4024f0:	509f79fb 	.word	0x509f79fb
  4024f4:	3fd34413 	.word	0x3fd34413
  4024f8:	7ff00000 	.word	0x7ff00000
  4024fc:	004052e5 	.word	0x004052e5
  402500:	00405308 	.word	0x00405308
  402504:	00405314 	.word	0x00405314
  402508:	3ff80000 	.word	0x3ff80000
  40250c:	00405340 	.word	0x00405340
  402510:	004052e4 	.word	0x004052e4
  402514:	40240000 	.word	0x40240000
  402518:	f002 fa4e 	bl	4049b8 <__aeabi_dmul>
  40251c:	2200      	movs	r2, #0
  40251e:	2300      	movs	r3, #0
  402520:	4606      	mov	r6, r0
  402522:	460f      	mov	r7, r1
  402524:	f002 fcb0 	bl	404e88 <__aeabi_dcmpeq>
  402528:	2800      	cmp	r0, #0
  40252a:	f040 83c1 	bne.w	402cb0 <_dtoa_r+0xa60>
  40252e:	4642      	mov	r2, r8
  402530:	464b      	mov	r3, r9
  402532:	4630      	mov	r0, r6
  402534:	4639      	mov	r1, r7
  402536:	f002 fb69 	bl	404c0c <__aeabi_ddiv>
  40253a:	f002 fced 	bl	404f18 <__aeabi_d2iz>
  40253e:	4604      	mov	r4, r0
  402540:	f002 f9d4 	bl	4048ec <__aeabi_i2d>
  402544:	4642      	mov	r2, r8
  402546:	464b      	mov	r3, r9
  402548:	f002 fa36 	bl	4049b8 <__aeabi_dmul>
  40254c:	4602      	mov	r2, r0
  40254e:	460b      	mov	r3, r1
  402550:	4630      	mov	r0, r6
  402552:	4639      	mov	r1, r7
  402554:	f002 f87c 	bl	404650 <__aeabi_dsub>
  402558:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40255c:	9e04      	ldr	r6, [sp, #16]
  40255e:	f805 eb01 	strb.w	lr, [r5], #1
  402562:	eba5 0e06 	sub.w	lr, r5, r6
  402566:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  402568:	45b6      	cmp	lr, r6
  40256a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40256e:	4652      	mov	r2, sl
  402570:	465b      	mov	r3, fp
  402572:	d1d1      	bne.n	402518 <_dtoa_r+0x2c8>
  402574:	46a0      	mov	r8, r4
  402576:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40257a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40257c:	4606      	mov	r6, r0
  40257e:	460f      	mov	r7, r1
  402580:	4632      	mov	r2, r6
  402582:	463b      	mov	r3, r7
  402584:	4630      	mov	r0, r6
  402586:	4639      	mov	r1, r7
  402588:	f002 f864 	bl	404654 <__adddf3>
  40258c:	4606      	mov	r6, r0
  40258e:	460f      	mov	r7, r1
  402590:	4602      	mov	r2, r0
  402592:	460b      	mov	r3, r1
  402594:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402598:	f002 fc80 	bl	404e9c <__aeabi_dcmplt>
  40259c:	b948      	cbnz	r0, 4025b2 <_dtoa_r+0x362>
  40259e:	4632      	mov	r2, r6
  4025a0:	463b      	mov	r3, r7
  4025a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4025a6:	f002 fc6f 	bl	404e88 <__aeabi_dcmpeq>
  4025aa:	b1a8      	cbz	r0, 4025d8 <_dtoa_r+0x388>
  4025ac:	f018 0f01 	tst.w	r8, #1
  4025b0:	d012      	beq.n	4025d8 <_dtoa_r+0x388>
  4025b2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4025b6:	9a04      	ldr	r2, [sp, #16]
  4025b8:	1e6b      	subs	r3, r5, #1
  4025ba:	e004      	b.n	4025c6 <_dtoa_r+0x376>
  4025bc:	429a      	cmp	r2, r3
  4025be:	f000 8401 	beq.w	402dc4 <_dtoa_r+0xb74>
  4025c2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4025c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4025ca:	f103 0501 	add.w	r5, r3, #1
  4025ce:	d0f5      	beq.n	4025bc <_dtoa_r+0x36c>
  4025d0:	f108 0801 	add.w	r8, r8, #1
  4025d4:	f883 8000 	strb.w	r8, [r3]
  4025d8:	4649      	mov	r1, r9
  4025da:	4620      	mov	r0, r4
  4025dc:	f001 f93c 	bl	403858 <_Bfree>
  4025e0:	2200      	movs	r2, #0
  4025e2:	9b02      	ldr	r3, [sp, #8]
  4025e4:	702a      	strb	r2, [r5, #0]
  4025e6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4025e8:	3301      	adds	r3, #1
  4025ea:	6013      	str	r3, [r2, #0]
  4025ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4025ee:	2b00      	cmp	r3, #0
  4025f0:	f000 839e 	beq.w	402d30 <_dtoa_r+0xae0>
  4025f4:	9804      	ldr	r0, [sp, #16]
  4025f6:	601d      	str	r5, [r3, #0]
  4025f8:	b01b      	add	sp, #108	; 0x6c
  4025fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402600:	2a00      	cmp	r2, #0
  402602:	d03e      	beq.n	402682 <_dtoa_r+0x432>
  402604:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402606:	2a01      	cmp	r2, #1
  402608:	f340 8311 	ble.w	402c2e <_dtoa_r+0x9de>
  40260c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40260e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402610:	1e5f      	subs	r7, r3, #1
  402612:	42ba      	cmp	r2, r7
  402614:	f2c0 838f 	blt.w	402d36 <_dtoa_r+0xae6>
  402618:	1bd7      	subs	r7, r2, r7
  40261a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40261c:	2b00      	cmp	r3, #0
  40261e:	f2c0 848b 	blt.w	402f38 <_dtoa_r+0xce8>
  402622:	9d08      	ldr	r5, [sp, #32]
  402624:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402626:	9a08      	ldr	r2, [sp, #32]
  402628:	441a      	add	r2, r3
  40262a:	9208      	str	r2, [sp, #32]
  40262c:	9a06      	ldr	r2, [sp, #24]
  40262e:	2101      	movs	r1, #1
  402630:	441a      	add	r2, r3
  402632:	4620      	mov	r0, r4
  402634:	9206      	str	r2, [sp, #24]
  402636:	f001 f9a9 	bl	40398c <__i2b>
  40263a:	4606      	mov	r6, r0
  40263c:	e024      	b.n	402688 <_dtoa_r+0x438>
  40263e:	2301      	movs	r3, #1
  402640:	930e      	str	r3, [sp, #56]	; 0x38
  402642:	e6af      	b.n	4023a4 <_dtoa_r+0x154>
  402644:	9a08      	ldr	r2, [sp, #32]
  402646:	9b02      	ldr	r3, [sp, #8]
  402648:	1ad2      	subs	r2, r2, r3
  40264a:	425b      	negs	r3, r3
  40264c:	930c      	str	r3, [sp, #48]	; 0x30
  40264e:	2300      	movs	r3, #0
  402650:	9208      	str	r2, [sp, #32]
  402652:	930d      	str	r3, [sp, #52]	; 0x34
  402654:	e6b8      	b.n	4023c8 <_dtoa_r+0x178>
  402656:	f1c7 0301 	rsb	r3, r7, #1
  40265a:	9308      	str	r3, [sp, #32]
  40265c:	2300      	movs	r3, #0
  40265e:	9306      	str	r3, [sp, #24]
  402660:	e6a7      	b.n	4023b2 <_dtoa_r+0x162>
  402662:	9d02      	ldr	r5, [sp, #8]
  402664:	4628      	mov	r0, r5
  402666:	f002 f941 	bl	4048ec <__aeabi_i2d>
  40266a:	4602      	mov	r2, r0
  40266c:	460b      	mov	r3, r1
  40266e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402672:	f002 fc09 	bl	404e88 <__aeabi_dcmpeq>
  402676:	2800      	cmp	r0, #0
  402678:	f47f ae80 	bne.w	40237c <_dtoa_r+0x12c>
  40267c:	1e6b      	subs	r3, r5, #1
  40267e:	9302      	str	r3, [sp, #8]
  402680:	e67c      	b.n	40237c <_dtoa_r+0x12c>
  402682:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402684:	9d08      	ldr	r5, [sp, #32]
  402686:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  402688:	2d00      	cmp	r5, #0
  40268a:	dd0c      	ble.n	4026a6 <_dtoa_r+0x456>
  40268c:	9906      	ldr	r1, [sp, #24]
  40268e:	2900      	cmp	r1, #0
  402690:	460b      	mov	r3, r1
  402692:	dd08      	ble.n	4026a6 <_dtoa_r+0x456>
  402694:	42a9      	cmp	r1, r5
  402696:	9a08      	ldr	r2, [sp, #32]
  402698:	bfa8      	it	ge
  40269a:	462b      	movge	r3, r5
  40269c:	1ad2      	subs	r2, r2, r3
  40269e:	1aed      	subs	r5, r5, r3
  4026a0:	1acb      	subs	r3, r1, r3
  4026a2:	9208      	str	r2, [sp, #32]
  4026a4:	9306      	str	r3, [sp, #24]
  4026a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4026a8:	b1d3      	cbz	r3, 4026e0 <_dtoa_r+0x490>
  4026aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4026ac:	2b00      	cmp	r3, #0
  4026ae:	f000 82b7 	beq.w	402c20 <_dtoa_r+0x9d0>
  4026b2:	2f00      	cmp	r7, #0
  4026b4:	dd10      	ble.n	4026d8 <_dtoa_r+0x488>
  4026b6:	4631      	mov	r1, r6
  4026b8:	463a      	mov	r2, r7
  4026ba:	4620      	mov	r0, r4
  4026bc:	f001 fa02 	bl	403ac4 <__pow5mult>
  4026c0:	464a      	mov	r2, r9
  4026c2:	4601      	mov	r1, r0
  4026c4:	4606      	mov	r6, r0
  4026c6:	4620      	mov	r0, r4
  4026c8:	f001 f96a 	bl	4039a0 <__multiply>
  4026cc:	4649      	mov	r1, r9
  4026ce:	4680      	mov	r8, r0
  4026d0:	4620      	mov	r0, r4
  4026d2:	f001 f8c1 	bl	403858 <_Bfree>
  4026d6:	46c1      	mov	r9, r8
  4026d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4026da:	1bda      	subs	r2, r3, r7
  4026dc:	f040 82a1 	bne.w	402c22 <_dtoa_r+0x9d2>
  4026e0:	2101      	movs	r1, #1
  4026e2:	4620      	mov	r0, r4
  4026e4:	f001 f952 	bl	40398c <__i2b>
  4026e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4026ea:	2b00      	cmp	r3, #0
  4026ec:	4680      	mov	r8, r0
  4026ee:	dd1c      	ble.n	40272a <_dtoa_r+0x4da>
  4026f0:	4601      	mov	r1, r0
  4026f2:	461a      	mov	r2, r3
  4026f4:	4620      	mov	r0, r4
  4026f6:	f001 f9e5 	bl	403ac4 <__pow5mult>
  4026fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4026fc:	2b01      	cmp	r3, #1
  4026fe:	4680      	mov	r8, r0
  402700:	f340 8254 	ble.w	402bac <_dtoa_r+0x95c>
  402704:	2300      	movs	r3, #0
  402706:	930c      	str	r3, [sp, #48]	; 0x30
  402708:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40270c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  402710:	6918      	ldr	r0, [r3, #16]
  402712:	f001 f8eb 	bl	4038ec <__hi0bits>
  402716:	f1c0 0020 	rsb	r0, r0, #32
  40271a:	e010      	b.n	40273e <_dtoa_r+0x4ee>
  40271c:	f1c3 0520 	rsb	r5, r3, #32
  402720:	fa0a f005 	lsl.w	r0, sl, r5
  402724:	e674      	b.n	402410 <_dtoa_r+0x1c0>
  402726:	900e      	str	r0, [sp, #56]	; 0x38
  402728:	e63c      	b.n	4023a4 <_dtoa_r+0x154>
  40272a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40272c:	2b01      	cmp	r3, #1
  40272e:	f340 8287 	ble.w	402c40 <_dtoa_r+0x9f0>
  402732:	2300      	movs	r3, #0
  402734:	930c      	str	r3, [sp, #48]	; 0x30
  402736:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402738:	2001      	movs	r0, #1
  40273a:	2b00      	cmp	r3, #0
  40273c:	d1e4      	bne.n	402708 <_dtoa_r+0x4b8>
  40273e:	9a06      	ldr	r2, [sp, #24]
  402740:	4410      	add	r0, r2
  402742:	f010 001f 	ands.w	r0, r0, #31
  402746:	f000 80a1 	beq.w	40288c <_dtoa_r+0x63c>
  40274a:	f1c0 0320 	rsb	r3, r0, #32
  40274e:	2b04      	cmp	r3, #4
  402750:	f340 849e 	ble.w	403090 <_dtoa_r+0xe40>
  402754:	9b08      	ldr	r3, [sp, #32]
  402756:	f1c0 001c 	rsb	r0, r0, #28
  40275a:	4403      	add	r3, r0
  40275c:	9308      	str	r3, [sp, #32]
  40275e:	4613      	mov	r3, r2
  402760:	4403      	add	r3, r0
  402762:	4405      	add	r5, r0
  402764:	9306      	str	r3, [sp, #24]
  402766:	9b08      	ldr	r3, [sp, #32]
  402768:	2b00      	cmp	r3, #0
  40276a:	dd05      	ble.n	402778 <_dtoa_r+0x528>
  40276c:	4649      	mov	r1, r9
  40276e:	461a      	mov	r2, r3
  402770:	4620      	mov	r0, r4
  402772:	f001 f9f7 	bl	403b64 <__lshift>
  402776:	4681      	mov	r9, r0
  402778:	9b06      	ldr	r3, [sp, #24]
  40277a:	2b00      	cmp	r3, #0
  40277c:	dd05      	ble.n	40278a <_dtoa_r+0x53a>
  40277e:	4641      	mov	r1, r8
  402780:	461a      	mov	r2, r3
  402782:	4620      	mov	r0, r4
  402784:	f001 f9ee 	bl	403b64 <__lshift>
  402788:	4680      	mov	r8, r0
  40278a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40278c:	2b00      	cmp	r3, #0
  40278e:	f040 8086 	bne.w	40289e <_dtoa_r+0x64e>
  402792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402794:	2b00      	cmp	r3, #0
  402796:	f340 8266 	ble.w	402c66 <_dtoa_r+0xa16>
  40279a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40279c:	2b00      	cmp	r3, #0
  40279e:	f000 8098 	beq.w	4028d2 <_dtoa_r+0x682>
  4027a2:	2d00      	cmp	r5, #0
  4027a4:	dd05      	ble.n	4027b2 <_dtoa_r+0x562>
  4027a6:	4631      	mov	r1, r6
  4027a8:	462a      	mov	r2, r5
  4027aa:	4620      	mov	r0, r4
  4027ac:	f001 f9da 	bl	403b64 <__lshift>
  4027b0:	4606      	mov	r6, r0
  4027b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4027b4:	2b00      	cmp	r3, #0
  4027b6:	f040 8337 	bne.w	402e28 <_dtoa_r+0xbd8>
  4027ba:	9606      	str	r6, [sp, #24]
  4027bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4027be:	9a04      	ldr	r2, [sp, #16]
  4027c0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4027c4:	3b01      	subs	r3, #1
  4027c6:	18d3      	adds	r3, r2, r3
  4027c8:	930b      	str	r3, [sp, #44]	; 0x2c
  4027ca:	f00a 0301 	and.w	r3, sl, #1
  4027ce:	930c      	str	r3, [sp, #48]	; 0x30
  4027d0:	4617      	mov	r7, r2
  4027d2:	46c2      	mov	sl, r8
  4027d4:	4651      	mov	r1, sl
  4027d6:	4648      	mov	r0, r9
  4027d8:	f7ff fca4 	bl	402124 <quorem>
  4027dc:	4631      	mov	r1, r6
  4027de:	4605      	mov	r5, r0
  4027e0:	4648      	mov	r0, r9
  4027e2:	f001 fa11 	bl	403c08 <__mcmp>
  4027e6:	465a      	mov	r2, fp
  4027e8:	900a      	str	r0, [sp, #40]	; 0x28
  4027ea:	4651      	mov	r1, sl
  4027ec:	4620      	mov	r0, r4
  4027ee:	f001 fa27 	bl	403c40 <__mdiff>
  4027f2:	68c2      	ldr	r2, [r0, #12]
  4027f4:	4680      	mov	r8, r0
  4027f6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4027fa:	2a00      	cmp	r2, #0
  4027fc:	f040 822b 	bne.w	402c56 <_dtoa_r+0xa06>
  402800:	4601      	mov	r1, r0
  402802:	4648      	mov	r0, r9
  402804:	9308      	str	r3, [sp, #32]
  402806:	f001 f9ff 	bl	403c08 <__mcmp>
  40280a:	4641      	mov	r1, r8
  40280c:	9006      	str	r0, [sp, #24]
  40280e:	4620      	mov	r0, r4
  402810:	f001 f822 	bl	403858 <_Bfree>
  402814:	9a06      	ldr	r2, [sp, #24]
  402816:	9b08      	ldr	r3, [sp, #32]
  402818:	b932      	cbnz	r2, 402828 <_dtoa_r+0x5d8>
  40281a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40281c:	b921      	cbnz	r1, 402828 <_dtoa_r+0x5d8>
  40281e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402820:	2a00      	cmp	r2, #0
  402822:	f000 83ef 	beq.w	403004 <_dtoa_r+0xdb4>
  402826:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402828:	990a      	ldr	r1, [sp, #40]	; 0x28
  40282a:	2900      	cmp	r1, #0
  40282c:	f2c0 829f 	blt.w	402d6e <_dtoa_r+0xb1e>
  402830:	d105      	bne.n	40283e <_dtoa_r+0x5ee>
  402832:	9924      	ldr	r1, [sp, #144]	; 0x90
  402834:	b919      	cbnz	r1, 40283e <_dtoa_r+0x5ee>
  402836:	990c      	ldr	r1, [sp, #48]	; 0x30
  402838:	2900      	cmp	r1, #0
  40283a:	f000 8298 	beq.w	402d6e <_dtoa_r+0xb1e>
  40283e:	2a00      	cmp	r2, #0
  402840:	f300 8306 	bgt.w	402e50 <_dtoa_r+0xc00>
  402844:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402846:	703b      	strb	r3, [r7, #0]
  402848:	f107 0801 	add.w	r8, r7, #1
  40284c:	4297      	cmp	r7, r2
  40284e:	4645      	mov	r5, r8
  402850:	f000 830c 	beq.w	402e6c <_dtoa_r+0xc1c>
  402854:	4649      	mov	r1, r9
  402856:	2300      	movs	r3, #0
  402858:	220a      	movs	r2, #10
  40285a:	4620      	mov	r0, r4
  40285c:	f001 f806 	bl	40386c <__multadd>
  402860:	455e      	cmp	r6, fp
  402862:	4681      	mov	r9, r0
  402864:	4631      	mov	r1, r6
  402866:	f04f 0300 	mov.w	r3, #0
  40286a:	f04f 020a 	mov.w	r2, #10
  40286e:	4620      	mov	r0, r4
  402870:	f000 81eb 	beq.w	402c4a <_dtoa_r+0x9fa>
  402874:	f000 fffa 	bl	40386c <__multadd>
  402878:	4659      	mov	r1, fp
  40287a:	4606      	mov	r6, r0
  40287c:	2300      	movs	r3, #0
  40287e:	220a      	movs	r2, #10
  402880:	4620      	mov	r0, r4
  402882:	f000 fff3 	bl	40386c <__multadd>
  402886:	4647      	mov	r7, r8
  402888:	4683      	mov	fp, r0
  40288a:	e7a3      	b.n	4027d4 <_dtoa_r+0x584>
  40288c:	201c      	movs	r0, #28
  40288e:	9b08      	ldr	r3, [sp, #32]
  402890:	4403      	add	r3, r0
  402892:	9308      	str	r3, [sp, #32]
  402894:	9b06      	ldr	r3, [sp, #24]
  402896:	4403      	add	r3, r0
  402898:	4405      	add	r5, r0
  40289a:	9306      	str	r3, [sp, #24]
  40289c:	e763      	b.n	402766 <_dtoa_r+0x516>
  40289e:	4641      	mov	r1, r8
  4028a0:	4648      	mov	r0, r9
  4028a2:	f001 f9b1 	bl	403c08 <__mcmp>
  4028a6:	2800      	cmp	r0, #0
  4028a8:	f6bf af73 	bge.w	402792 <_dtoa_r+0x542>
  4028ac:	9f02      	ldr	r7, [sp, #8]
  4028ae:	4649      	mov	r1, r9
  4028b0:	2300      	movs	r3, #0
  4028b2:	220a      	movs	r2, #10
  4028b4:	4620      	mov	r0, r4
  4028b6:	3f01      	subs	r7, #1
  4028b8:	9702      	str	r7, [sp, #8]
  4028ba:	f000 ffd7 	bl	40386c <__multadd>
  4028be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4028c0:	4681      	mov	r9, r0
  4028c2:	2b00      	cmp	r3, #0
  4028c4:	f040 83b6 	bne.w	403034 <_dtoa_r+0xde4>
  4028c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4028ca:	2b00      	cmp	r3, #0
  4028cc:	f340 83bf 	ble.w	40304e <_dtoa_r+0xdfe>
  4028d0:	930a      	str	r3, [sp, #40]	; 0x28
  4028d2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4028d6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4028d8:	465d      	mov	r5, fp
  4028da:	e002      	b.n	4028e2 <_dtoa_r+0x692>
  4028dc:	f000 ffc6 	bl	40386c <__multadd>
  4028e0:	4681      	mov	r9, r0
  4028e2:	4641      	mov	r1, r8
  4028e4:	4648      	mov	r0, r9
  4028e6:	f7ff fc1d 	bl	402124 <quorem>
  4028ea:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4028ee:	f805 ab01 	strb.w	sl, [r5], #1
  4028f2:	eba5 030b 	sub.w	r3, r5, fp
  4028f6:	42bb      	cmp	r3, r7
  4028f8:	f04f 020a 	mov.w	r2, #10
  4028fc:	f04f 0300 	mov.w	r3, #0
  402900:	4649      	mov	r1, r9
  402902:	4620      	mov	r0, r4
  402904:	dbea      	blt.n	4028dc <_dtoa_r+0x68c>
  402906:	9b04      	ldr	r3, [sp, #16]
  402908:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40290a:	2a01      	cmp	r2, #1
  40290c:	bfac      	ite	ge
  40290e:	189b      	addge	r3, r3, r2
  402910:	3301      	addlt	r3, #1
  402912:	461d      	mov	r5, r3
  402914:	f04f 0b00 	mov.w	fp, #0
  402918:	4649      	mov	r1, r9
  40291a:	2201      	movs	r2, #1
  40291c:	4620      	mov	r0, r4
  40291e:	f001 f921 	bl	403b64 <__lshift>
  402922:	4641      	mov	r1, r8
  402924:	4681      	mov	r9, r0
  402926:	f001 f96f 	bl	403c08 <__mcmp>
  40292a:	2800      	cmp	r0, #0
  40292c:	f340 823d 	ble.w	402daa <_dtoa_r+0xb5a>
  402930:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  402934:	9904      	ldr	r1, [sp, #16]
  402936:	1e6b      	subs	r3, r5, #1
  402938:	e004      	b.n	402944 <_dtoa_r+0x6f4>
  40293a:	428b      	cmp	r3, r1
  40293c:	f000 81ae 	beq.w	402c9c <_dtoa_r+0xa4c>
  402940:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  402944:	2a39      	cmp	r2, #57	; 0x39
  402946:	f103 0501 	add.w	r5, r3, #1
  40294a:	d0f6      	beq.n	40293a <_dtoa_r+0x6ea>
  40294c:	3201      	adds	r2, #1
  40294e:	701a      	strb	r2, [r3, #0]
  402950:	4641      	mov	r1, r8
  402952:	4620      	mov	r0, r4
  402954:	f000 ff80 	bl	403858 <_Bfree>
  402958:	2e00      	cmp	r6, #0
  40295a:	f43f ae3d 	beq.w	4025d8 <_dtoa_r+0x388>
  40295e:	f1bb 0f00 	cmp.w	fp, #0
  402962:	d005      	beq.n	402970 <_dtoa_r+0x720>
  402964:	45b3      	cmp	fp, r6
  402966:	d003      	beq.n	402970 <_dtoa_r+0x720>
  402968:	4659      	mov	r1, fp
  40296a:	4620      	mov	r0, r4
  40296c:	f000 ff74 	bl	403858 <_Bfree>
  402970:	4631      	mov	r1, r6
  402972:	4620      	mov	r0, r4
  402974:	f000 ff70 	bl	403858 <_Bfree>
  402978:	e62e      	b.n	4025d8 <_dtoa_r+0x388>
  40297a:	2300      	movs	r3, #0
  40297c:	930b      	str	r3, [sp, #44]	; 0x2c
  40297e:	9b02      	ldr	r3, [sp, #8]
  402980:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402982:	4413      	add	r3, r2
  402984:	930f      	str	r3, [sp, #60]	; 0x3c
  402986:	3301      	adds	r3, #1
  402988:	2b01      	cmp	r3, #1
  40298a:	461f      	mov	r7, r3
  40298c:	461e      	mov	r6, r3
  40298e:	930a      	str	r3, [sp, #40]	; 0x28
  402990:	bfb8      	it	lt
  402992:	2701      	movlt	r7, #1
  402994:	2100      	movs	r1, #0
  402996:	2f17      	cmp	r7, #23
  402998:	6461      	str	r1, [r4, #68]	; 0x44
  40299a:	d90a      	bls.n	4029b2 <_dtoa_r+0x762>
  40299c:	2201      	movs	r2, #1
  40299e:	2304      	movs	r3, #4
  4029a0:	005b      	lsls	r3, r3, #1
  4029a2:	f103 0014 	add.w	r0, r3, #20
  4029a6:	4287      	cmp	r7, r0
  4029a8:	4611      	mov	r1, r2
  4029aa:	f102 0201 	add.w	r2, r2, #1
  4029ae:	d2f7      	bcs.n	4029a0 <_dtoa_r+0x750>
  4029b0:	6461      	str	r1, [r4, #68]	; 0x44
  4029b2:	4620      	mov	r0, r4
  4029b4:	f000 ff2a 	bl	40380c <_Balloc>
  4029b8:	2e0e      	cmp	r6, #14
  4029ba:	9004      	str	r0, [sp, #16]
  4029bc:	6420      	str	r0, [r4, #64]	; 0x40
  4029be:	f63f ad41 	bhi.w	402444 <_dtoa_r+0x1f4>
  4029c2:	2d00      	cmp	r5, #0
  4029c4:	f43f ad3e 	beq.w	402444 <_dtoa_r+0x1f4>
  4029c8:	9902      	ldr	r1, [sp, #8]
  4029ca:	2900      	cmp	r1, #0
  4029cc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4029d0:	f340 8202 	ble.w	402dd8 <_dtoa_r+0xb88>
  4029d4:	4bb8      	ldr	r3, [pc, #736]	; (402cb8 <_dtoa_r+0xa68>)
  4029d6:	f001 020f 	and.w	r2, r1, #15
  4029da:	110d      	asrs	r5, r1, #4
  4029dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4029e0:	06e9      	lsls	r1, r5, #27
  4029e2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4029e6:	f140 81ae 	bpl.w	402d46 <_dtoa_r+0xaf6>
  4029ea:	4bb4      	ldr	r3, [pc, #720]	; (402cbc <_dtoa_r+0xa6c>)
  4029ec:	4650      	mov	r0, sl
  4029ee:	4659      	mov	r1, fp
  4029f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4029f4:	f002 f90a 	bl	404c0c <__aeabi_ddiv>
  4029f8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4029fc:	f005 050f 	and.w	r5, r5, #15
  402a00:	f04f 0a03 	mov.w	sl, #3
  402a04:	b18d      	cbz	r5, 402a2a <_dtoa_r+0x7da>
  402a06:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 402cbc <_dtoa_r+0xa6c>
  402a0a:	07ea      	lsls	r2, r5, #31
  402a0c:	d509      	bpl.n	402a22 <_dtoa_r+0x7d2>
  402a0e:	4630      	mov	r0, r6
  402a10:	4639      	mov	r1, r7
  402a12:	e9d8 2300 	ldrd	r2, r3, [r8]
  402a16:	f001 ffcf 	bl	4049b8 <__aeabi_dmul>
  402a1a:	f10a 0a01 	add.w	sl, sl, #1
  402a1e:	4606      	mov	r6, r0
  402a20:	460f      	mov	r7, r1
  402a22:	106d      	asrs	r5, r5, #1
  402a24:	f108 0808 	add.w	r8, r8, #8
  402a28:	d1ef      	bne.n	402a0a <_dtoa_r+0x7ba>
  402a2a:	463b      	mov	r3, r7
  402a2c:	4632      	mov	r2, r6
  402a2e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  402a32:	f002 f8eb 	bl	404c0c <__aeabi_ddiv>
  402a36:	4607      	mov	r7, r0
  402a38:	4688      	mov	r8, r1
  402a3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402a3c:	b143      	cbz	r3, 402a50 <_dtoa_r+0x800>
  402a3e:	2200      	movs	r2, #0
  402a40:	4b9f      	ldr	r3, [pc, #636]	; (402cc0 <_dtoa_r+0xa70>)
  402a42:	4638      	mov	r0, r7
  402a44:	4641      	mov	r1, r8
  402a46:	f002 fa29 	bl	404e9c <__aeabi_dcmplt>
  402a4a:	2800      	cmp	r0, #0
  402a4c:	f040 8286 	bne.w	402f5c <_dtoa_r+0xd0c>
  402a50:	4650      	mov	r0, sl
  402a52:	f001 ff4b 	bl	4048ec <__aeabi_i2d>
  402a56:	463a      	mov	r2, r7
  402a58:	4643      	mov	r3, r8
  402a5a:	f001 ffad 	bl	4049b8 <__aeabi_dmul>
  402a5e:	4b99      	ldr	r3, [pc, #612]	; (402cc4 <_dtoa_r+0xa74>)
  402a60:	2200      	movs	r2, #0
  402a62:	f001 fdf7 	bl	404654 <__adddf3>
  402a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a68:	4605      	mov	r5, r0
  402a6a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  402a6e:	2b00      	cmp	r3, #0
  402a70:	f000 813e 	beq.w	402cf0 <_dtoa_r+0xaa0>
  402a74:	9b02      	ldr	r3, [sp, #8]
  402a76:	9315      	str	r3, [sp, #84]	; 0x54
  402a78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a7a:	9312      	str	r3, [sp, #72]	; 0x48
  402a7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402a7e:	2b00      	cmp	r3, #0
  402a80:	f000 81fa 	beq.w	402e78 <_dtoa_r+0xc28>
  402a84:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402a86:	4b8c      	ldr	r3, [pc, #560]	; (402cb8 <_dtoa_r+0xa68>)
  402a88:	498f      	ldr	r1, [pc, #572]	; (402cc8 <_dtoa_r+0xa78>)
  402a8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402a8e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  402a92:	2000      	movs	r0, #0
  402a94:	f002 f8ba 	bl	404c0c <__aeabi_ddiv>
  402a98:	462a      	mov	r2, r5
  402a9a:	4633      	mov	r3, r6
  402a9c:	f001 fdd8 	bl	404650 <__aeabi_dsub>
  402aa0:	4682      	mov	sl, r0
  402aa2:	468b      	mov	fp, r1
  402aa4:	4638      	mov	r0, r7
  402aa6:	4641      	mov	r1, r8
  402aa8:	f002 fa36 	bl	404f18 <__aeabi_d2iz>
  402aac:	4605      	mov	r5, r0
  402aae:	f001 ff1d 	bl	4048ec <__aeabi_i2d>
  402ab2:	4602      	mov	r2, r0
  402ab4:	460b      	mov	r3, r1
  402ab6:	4638      	mov	r0, r7
  402ab8:	4641      	mov	r1, r8
  402aba:	f001 fdc9 	bl	404650 <__aeabi_dsub>
  402abe:	3530      	adds	r5, #48	; 0x30
  402ac0:	fa5f f885 	uxtb.w	r8, r5
  402ac4:	9d04      	ldr	r5, [sp, #16]
  402ac6:	4606      	mov	r6, r0
  402ac8:	460f      	mov	r7, r1
  402aca:	f885 8000 	strb.w	r8, [r5]
  402ace:	4602      	mov	r2, r0
  402ad0:	460b      	mov	r3, r1
  402ad2:	4650      	mov	r0, sl
  402ad4:	4659      	mov	r1, fp
  402ad6:	3501      	adds	r5, #1
  402ad8:	f002 f9fe 	bl	404ed8 <__aeabi_dcmpgt>
  402adc:	2800      	cmp	r0, #0
  402ade:	d154      	bne.n	402b8a <_dtoa_r+0x93a>
  402ae0:	4632      	mov	r2, r6
  402ae2:	463b      	mov	r3, r7
  402ae4:	2000      	movs	r0, #0
  402ae6:	4976      	ldr	r1, [pc, #472]	; (402cc0 <_dtoa_r+0xa70>)
  402ae8:	f001 fdb2 	bl	404650 <__aeabi_dsub>
  402aec:	4602      	mov	r2, r0
  402aee:	460b      	mov	r3, r1
  402af0:	4650      	mov	r0, sl
  402af2:	4659      	mov	r1, fp
  402af4:	f002 f9f0 	bl	404ed8 <__aeabi_dcmpgt>
  402af8:	2800      	cmp	r0, #0
  402afa:	f040 8270 	bne.w	402fde <_dtoa_r+0xd8e>
  402afe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402b00:	2a01      	cmp	r2, #1
  402b02:	f000 8111 	beq.w	402d28 <_dtoa_r+0xad8>
  402b06:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b08:	9a04      	ldr	r2, [sp, #16]
  402b0a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  402b0e:	4413      	add	r3, r2
  402b10:	4699      	mov	r9, r3
  402b12:	e00d      	b.n	402b30 <_dtoa_r+0x8e0>
  402b14:	2000      	movs	r0, #0
  402b16:	496a      	ldr	r1, [pc, #424]	; (402cc0 <_dtoa_r+0xa70>)
  402b18:	f001 fd9a 	bl	404650 <__aeabi_dsub>
  402b1c:	4652      	mov	r2, sl
  402b1e:	465b      	mov	r3, fp
  402b20:	f002 f9bc 	bl	404e9c <__aeabi_dcmplt>
  402b24:	2800      	cmp	r0, #0
  402b26:	f040 8258 	bne.w	402fda <_dtoa_r+0xd8a>
  402b2a:	454d      	cmp	r5, r9
  402b2c:	f000 80fa 	beq.w	402d24 <_dtoa_r+0xad4>
  402b30:	4650      	mov	r0, sl
  402b32:	4659      	mov	r1, fp
  402b34:	2200      	movs	r2, #0
  402b36:	4b65      	ldr	r3, [pc, #404]	; (402ccc <_dtoa_r+0xa7c>)
  402b38:	f001 ff3e 	bl	4049b8 <__aeabi_dmul>
  402b3c:	2200      	movs	r2, #0
  402b3e:	4b63      	ldr	r3, [pc, #396]	; (402ccc <_dtoa_r+0xa7c>)
  402b40:	4682      	mov	sl, r0
  402b42:	468b      	mov	fp, r1
  402b44:	4630      	mov	r0, r6
  402b46:	4639      	mov	r1, r7
  402b48:	f001 ff36 	bl	4049b8 <__aeabi_dmul>
  402b4c:	460f      	mov	r7, r1
  402b4e:	4606      	mov	r6, r0
  402b50:	f002 f9e2 	bl	404f18 <__aeabi_d2iz>
  402b54:	4680      	mov	r8, r0
  402b56:	f001 fec9 	bl	4048ec <__aeabi_i2d>
  402b5a:	4602      	mov	r2, r0
  402b5c:	460b      	mov	r3, r1
  402b5e:	4630      	mov	r0, r6
  402b60:	4639      	mov	r1, r7
  402b62:	f001 fd75 	bl	404650 <__aeabi_dsub>
  402b66:	f108 0830 	add.w	r8, r8, #48	; 0x30
  402b6a:	fa5f f888 	uxtb.w	r8, r8
  402b6e:	4652      	mov	r2, sl
  402b70:	465b      	mov	r3, fp
  402b72:	f805 8b01 	strb.w	r8, [r5], #1
  402b76:	4606      	mov	r6, r0
  402b78:	460f      	mov	r7, r1
  402b7a:	f002 f98f 	bl	404e9c <__aeabi_dcmplt>
  402b7e:	4632      	mov	r2, r6
  402b80:	463b      	mov	r3, r7
  402b82:	2800      	cmp	r0, #0
  402b84:	d0c6      	beq.n	402b14 <_dtoa_r+0x8c4>
  402b86:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  402b8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402b8c:	9302      	str	r3, [sp, #8]
  402b8e:	e523      	b.n	4025d8 <_dtoa_r+0x388>
  402b90:	2300      	movs	r3, #0
  402b92:	930b      	str	r3, [sp, #44]	; 0x2c
  402b94:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402b96:	2b00      	cmp	r3, #0
  402b98:	f340 80dc 	ble.w	402d54 <_dtoa_r+0xb04>
  402b9c:	461f      	mov	r7, r3
  402b9e:	461e      	mov	r6, r3
  402ba0:	930f      	str	r3, [sp, #60]	; 0x3c
  402ba2:	930a      	str	r3, [sp, #40]	; 0x28
  402ba4:	e6f6      	b.n	402994 <_dtoa_r+0x744>
  402ba6:	2301      	movs	r3, #1
  402ba8:	930b      	str	r3, [sp, #44]	; 0x2c
  402baa:	e7f3      	b.n	402b94 <_dtoa_r+0x944>
  402bac:	f1ba 0f00 	cmp.w	sl, #0
  402bb0:	f47f ada8 	bne.w	402704 <_dtoa_r+0x4b4>
  402bb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  402bb8:	2b00      	cmp	r3, #0
  402bba:	f47f adba 	bne.w	402732 <_dtoa_r+0x4e2>
  402bbe:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  402bc2:	0d3f      	lsrs	r7, r7, #20
  402bc4:	053f      	lsls	r7, r7, #20
  402bc6:	2f00      	cmp	r7, #0
  402bc8:	f000 820d 	beq.w	402fe6 <_dtoa_r+0xd96>
  402bcc:	9b08      	ldr	r3, [sp, #32]
  402bce:	3301      	adds	r3, #1
  402bd0:	9308      	str	r3, [sp, #32]
  402bd2:	9b06      	ldr	r3, [sp, #24]
  402bd4:	3301      	adds	r3, #1
  402bd6:	9306      	str	r3, [sp, #24]
  402bd8:	2301      	movs	r3, #1
  402bda:	930c      	str	r3, [sp, #48]	; 0x30
  402bdc:	e5ab      	b.n	402736 <_dtoa_r+0x4e6>
  402bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402be0:	2b00      	cmp	r3, #0
  402be2:	f73f ac42 	bgt.w	40246a <_dtoa_r+0x21a>
  402be6:	f040 8221 	bne.w	40302c <_dtoa_r+0xddc>
  402bea:	2200      	movs	r2, #0
  402bec:	4b38      	ldr	r3, [pc, #224]	; (402cd0 <_dtoa_r+0xa80>)
  402bee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402bf2:	f001 fee1 	bl	4049b8 <__aeabi_dmul>
  402bf6:	4652      	mov	r2, sl
  402bf8:	465b      	mov	r3, fp
  402bfa:	f002 f963 	bl	404ec4 <__aeabi_dcmpge>
  402bfe:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  402c02:	4646      	mov	r6, r8
  402c04:	2800      	cmp	r0, #0
  402c06:	d041      	beq.n	402c8c <_dtoa_r+0xa3c>
  402c08:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402c0a:	9d04      	ldr	r5, [sp, #16]
  402c0c:	43db      	mvns	r3, r3
  402c0e:	9302      	str	r3, [sp, #8]
  402c10:	4641      	mov	r1, r8
  402c12:	4620      	mov	r0, r4
  402c14:	f000 fe20 	bl	403858 <_Bfree>
  402c18:	2e00      	cmp	r6, #0
  402c1a:	f43f acdd 	beq.w	4025d8 <_dtoa_r+0x388>
  402c1e:	e6a7      	b.n	402970 <_dtoa_r+0x720>
  402c20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402c22:	4649      	mov	r1, r9
  402c24:	4620      	mov	r0, r4
  402c26:	f000 ff4d 	bl	403ac4 <__pow5mult>
  402c2a:	4681      	mov	r9, r0
  402c2c:	e558      	b.n	4026e0 <_dtoa_r+0x490>
  402c2e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402c30:	2a00      	cmp	r2, #0
  402c32:	f000 8187 	beq.w	402f44 <_dtoa_r+0xcf4>
  402c36:	f203 4333 	addw	r3, r3, #1075	; 0x433
  402c3a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402c3c:	9d08      	ldr	r5, [sp, #32]
  402c3e:	e4f2      	b.n	402626 <_dtoa_r+0x3d6>
  402c40:	f1ba 0f00 	cmp.w	sl, #0
  402c44:	f47f ad75 	bne.w	402732 <_dtoa_r+0x4e2>
  402c48:	e7b4      	b.n	402bb4 <_dtoa_r+0x964>
  402c4a:	f000 fe0f 	bl	40386c <__multadd>
  402c4e:	4647      	mov	r7, r8
  402c50:	4606      	mov	r6, r0
  402c52:	4683      	mov	fp, r0
  402c54:	e5be      	b.n	4027d4 <_dtoa_r+0x584>
  402c56:	4601      	mov	r1, r0
  402c58:	4620      	mov	r0, r4
  402c5a:	9306      	str	r3, [sp, #24]
  402c5c:	f000 fdfc 	bl	403858 <_Bfree>
  402c60:	2201      	movs	r2, #1
  402c62:	9b06      	ldr	r3, [sp, #24]
  402c64:	e5e0      	b.n	402828 <_dtoa_r+0x5d8>
  402c66:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402c68:	2b02      	cmp	r3, #2
  402c6a:	f77f ad96 	ble.w	40279a <_dtoa_r+0x54a>
  402c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c70:	2b00      	cmp	r3, #0
  402c72:	d1c9      	bne.n	402c08 <_dtoa_r+0x9b8>
  402c74:	4641      	mov	r1, r8
  402c76:	2205      	movs	r2, #5
  402c78:	4620      	mov	r0, r4
  402c7a:	f000 fdf7 	bl	40386c <__multadd>
  402c7e:	4601      	mov	r1, r0
  402c80:	4680      	mov	r8, r0
  402c82:	4648      	mov	r0, r9
  402c84:	f000 ffc0 	bl	403c08 <__mcmp>
  402c88:	2800      	cmp	r0, #0
  402c8a:	ddbd      	ble.n	402c08 <_dtoa_r+0x9b8>
  402c8c:	9a02      	ldr	r2, [sp, #8]
  402c8e:	9904      	ldr	r1, [sp, #16]
  402c90:	2331      	movs	r3, #49	; 0x31
  402c92:	3201      	adds	r2, #1
  402c94:	9202      	str	r2, [sp, #8]
  402c96:	700b      	strb	r3, [r1, #0]
  402c98:	1c4d      	adds	r5, r1, #1
  402c9a:	e7b9      	b.n	402c10 <_dtoa_r+0x9c0>
  402c9c:	9a02      	ldr	r2, [sp, #8]
  402c9e:	3201      	adds	r2, #1
  402ca0:	9202      	str	r2, [sp, #8]
  402ca2:	9a04      	ldr	r2, [sp, #16]
  402ca4:	2331      	movs	r3, #49	; 0x31
  402ca6:	7013      	strb	r3, [r2, #0]
  402ca8:	e652      	b.n	402950 <_dtoa_r+0x700>
  402caa:	2301      	movs	r3, #1
  402cac:	930b      	str	r3, [sp, #44]	; 0x2c
  402cae:	e666      	b.n	40297e <_dtoa_r+0x72e>
  402cb0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  402cb4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402cb6:	e48f      	b.n	4025d8 <_dtoa_r+0x388>
  402cb8:	00405340 	.word	0x00405340
  402cbc:	00405318 	.word	0x00405318
  402cc0:	3ff00000 	.word	0x3ff00000
  402cc4:	401c0000 	.word	0x401c0000
  402cc8:	3fe00000 	.word	0x3fe00000
  402ccc:	40240000 	.word	0x40240000
  402cd0:	40140000 	.word	0x40140000
  402cd4:	4650      	mov	r0, sl
  402cd6:	f001 fe09 	bl	4048ec <__aeabi_i2d>
  402cda:	463a      	mov	r2, r7
  402cdc:	4643      	mov	r3, r8
  402cde:	f001 fe6b 	bl	4049b8 <__aeabi_dmul>
  402ce2:	2200      	movs	r2, #0
  402ce4:	4bc1      	ldr	r3, [pc, #772]	; (402fec <_dtoa_r+0xd9c>)
  402ce6:	f001 fcb5 	bl	404654 <__adddf3>
  402cea:	4605      	mov	r5, r0
  402cec:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  402cf0:	4641      	mov	r1, r8
  402cf2:	2200      	movs	r2, #0
  402cf4:	4bbe      	ldr	r3, [pc, #760]	; (402ff0 <_dtoa_r+0xda0>)
  402cf6:	4638      	mov	r0, r7
  402cf8:	f001 fcaa 	bl	404650 <__aeabi_dsub>
  402cfc:	462a      	mov	r2, r5
  402cfe:	4633      	mov	r3, r6
  402d00:	4682      	mov	sl, r0
  402d02:	468b      	mov	fp, r1
  402d04:	f002 f8e8 	bl	404ed8 <__aeabi_dcmpgt>
  402d08:	4680      	mov	r8, r0
  402d0a:	2800      	cmp	r0, #0
  402d0c:	f040 8110 	bne.w	402f30 <_dtoa_r+0xce0>
  402d10:	462a      	mov	r2, r5
  402d12:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  402d16:	4650      	mov	r0, sl
  402d18:	4659      	mov	r1, fp
  402d1a:	f002 f8bf 	bl	404e9c <__aeabi_dcmplt>
  402d1e:	b118      	cbz	r0, 402d28 <_dtoa_r+0xad8>
  402d20:	4646      	mov	r6, r8
  402d22:	e771      	b.n	402c08 <_dtoa_r+0x9b8>
  402d24:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  402d28:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  402d2c:	f7ff bb8a 	b.w	402444 <_dtoa_r+0x1f4>
  402d30:	9804      	ldr	r0, [sp, #16]
  402d32:	f7ff babb 	b.w	4022ac <_dtoa_r+0x5c>
  402d36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402d38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402d3a:	970c      	str	r7, [sp, #48]	; 0x30
  402d3c:	1afb      	subs	r3, r7, r3
  402d3e:	441a      	add	r2, r3
  402d40:	920d      	str	r2, [sp, #52]	; 0x34
  402d42:	2700      	movs	r7, #0
  402d44:	e469      	b.n	40261a <_dtoa_r+0x3ca>
  402d46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  402d4a:	f04f 0a02 	mov.w	sl, #2
  402d4e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  402d52:	e657      	b.n	402a04 <_dtoa_r+0x7b4>
  402d54:	2100      	movs	r1, #0
  402d56:	2301      	movs	r3, #1
  402d58:	6461      	str	r1, [r4, #68]	; 0x44
  402d5a:	4620      	mov	r0, r4
  402d5c:	9325      	str	r3, [sp, #148]	; 0x94
  402d5e:	f000 fd55 	bl	40380c <_Balloc>
  402d62:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402d64:	9004      	str	r0, [sp, #16]
  402d66:	6420      	str	r0, [r4, #64]	; 0x40
  402d68:	930a      	str	r3, [sp, #40]	; 0x28
  402d6a:	930f      	str	r3, [sp, #60]	; 0x3c
  402d6c:	e629      	b.n	4029c2 <_dtoa_r+0x772>
  402d6e:	2a00      	cmp	r2, #0
  402d70:	46d0      	mov	r8, sl
  402d72:	f8cd b018 	str.w	fp, [sp, #24]
  402d76:	469a      	mov	sl, r3
  402d78:	dd11      	ble.n	402d9e <_dtoa_r+0xb4e>
  402d7a:	4649      	mov	r1, r9
  402d7c:	2201      	movs	r2, #1
  402d7e:	4620      	mov	r0, r4
  402d80:	f000 fef0 	bl	403b64 <__lshift>
  402d84:	4641      	mov	r1, r8
  402d86:	4681      	mov	r9, r0
  402d88:	f000 ff3e 	bl	403c08 <__mcmp>
  402d8c:	2800      	cmp	r0, #0
  402d8e:	f340 8146 	ble.w	40301e <_dtoa_r+0xdce>
  402d92:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  402d96:	f000 8106 	beq.w	402fa6 <_dtoa_r+0xd56>
  402d9a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  402d9e:	46b3      	mov	fp, r6
  402da0:	f887 a000 	strb.w	sl, [r7]
  402da4:	1c7d      	adds	r5, r7, #1
  402da6:	9e06      	ldr	r6, [sp, #24]
  402da8:	e5d2      	b.n	402950 <_dtoa_r+0x700>
  402daa:	d104      	bne.n	402db6 <_dtoa_r+0xb66>
  402dac:	f01a 0f01 	tst.w	sl, #1
  402db0:	d001      	beq.n	402db6 <_dtoa_r+0xb66>
  402db2:	e5bd      	b.n	402930 <_dtoa_r+0x6e0>
  402db4:	4615      	mov	r5, r2
  402db6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  402dba:	2b30      	cmp	r3, #48	; 0x30
  402dbc:	f105 32ff 	add.w	r2, r5, #4294967295
  402dc0:	d0f8      	beq.n	402db4 <_dtoa_r+0xb64>
  402dc2:	e5c5      	b.n	402950 <_dtoa_r+0x700>
  402dc4:	9904      	ldr	r1, [sp, #16]
  402dc6:	2230      	movs	r2, #48	; 0x30
  402dc8:	700a      	strb	r2, [r1, #0]
  402dca:	9a02      	ldr	r2, [sp, #8]
  402dcc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402dd0:	3201      	adds	r2, #1
  402dd2:	9202      	str	r2, [sp, #8]
  402dd4:	f7ff bbfc 	b.w	4025d0 <_dtoa_r+0x380>
  402dd8:	f000 80bb 	beq.w	402f52 <_dtoa_r+0xd02>
  402ddc:	9b02      	ldr	r3, [sp, #8]
  402dde:	425d      	negs	r5, r3
  402de0:	4b84      	ldr	r3, [pc, #528]	; (402ff4 <_dtoa_r+0xda4>)
  402de2:	f005 020f 	and.w	r2, r5, #15
  402de6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402dea:	e9d3 2300 	ldrd	r2, r3, [r3]
  402dee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  402df2:	f001 fde1 	bl	4049b8 <__aeabi_dmul>
  402df6:	112d      	asrs	r5, r5, #4
  402df8:	4607      	mov	r7, r0
  402dfa:	4688      	mov	r8, r1
  402dfc:	f000 812c 	beq.w	403058 <_dtoa_r+0xe08>
  402e00:	4e7d      	ldr	r6, [pc, #500]	; (402ff8 <_dtoa_r+0xda8>)
  402e02:	f04f 0a02 	mov.w	sl, #2
  402e06:	07eb      	lsls	r3, r5, #31
  402e08:	d509      	bpl.n	402e1e <_dtoa_r+0xbce>
  402e0a:	4638      	mov	r0, r7
  402e0c:	4641      	mov	r1, r8
  402e0e:	e9d6 2300 	ldrd	r2, r3, [r6]
  402e12:	f001 fdd1 	bl	4049b8 <__aeabi_dmul>
  402e16:	f10a 0a01 	add.w	sl, sl, #1
  402e1a:	4607      	mov	r7, r0
  402e1c:	4688      	mov	r8, r1
  402e1e:	106d      	asrs	r5, r5, #1
  402e20:	f106 0608 	add.w	r6, r6, #8
  402e24:	d1ef      	bne.n	402e06 <_dtoa_r+0xbb6>
  402e26:	e608      	b.n	402a3a <_dtoa_r+0x7ea>
  402e28:	6871      	ldr	r1, [r6, #4]
  402e2a:	4620      	mov	r0, r4
  402e2c:	f000 fcee 	bl	40380c <_Balloc>
  402e30:	6933      	ldr	r3, [r6, #16]
  402e32:	3302      	adds	r3, #2
  402e34:	009a      	lsls	r2, r3, #2
  402e36:	4605      	mov	r5, r0
  402e38:	f106 010c 	add.w	r1, r6, #12
  402e3c:	300c      	adds	r0, #12
  402e3e:	f000 fc3f 	bl	4036c0 <memcpy>
  402e42:	4629      	mov	r1, r5
  402e44:	2201      	movs	r2, #1
  402e46:	4620      	mov	r0, r4
  402e48:	f000 fe8c 	bl	403b64 <__lshift>
  402e4c:	9006      	str	r0, [sp, #24]
  402e4e:	e4b5      	b.n	4027bc <_dtoa_r+0x56c>
  402e50:	2b39      	cmp	r3, #57	; 0x39
  402e52:	f8cd b018 	str.w	fp, [sp, #24]
  402e56:	46d0      	mov	r8, sl
  402e58:	f000 80a5 	beq.w	402fa6 <_dtoa_r+0xd56>
  402e5c:	f103 0a01 	add.w	sl, r3, #1
  402e60:	46b3      	mov	fp, r6
  402e62:	f887 a000 	strb.w	sl, [r7]
  402e66:	1c7d      	adds	r5, r7, #1
  402e68:	9e06      	ldr	r6, [sp, #24]
  402e6a:	e571      	b.n	402950 <_dtoa_r+0x700>
  402e6c:	465a      	mov	r2, fp
  402e6e:	46d0      	mov	r8, sl
  402e70:	46b3      	mov	fp, r6
  402e72:	469a      	mov	sl, r3
  402e74:	4616      	mov	r6, r2
  402e76:	e54f      	b.n	402918 <_dtoa_r+0x6c8>
  402e78:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e7a:	495e      	ldr	r1, [pc, #376]	; (402ff4 <_dtoa_r+0xda4>)
  402e7c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  402e80:	462a      	mov	r2, r5
  402e82:	4633      	mov	r3, r6
  402e84:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  402e88:	f001 fd96 	bl	4049b8 <__aeabi_dmul>
  402e8c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  402e90:	4638      	mov	r0, r7
  402e92:	4641      	mov	r1, r8
  402e94:	f002 f840 	bl	404f18 <__aeabi_d2iz>
  402e98:	4605      	mov	r5, r0
  402e9a:	f001 fd27 	bl	4048ec <__aeabi_i2d>
  402e9e:	460b      	mov	r3, r1
  402ea0:	4602      	mov	r2, r0
  402ea2:	4641      	mov	r1, r8
  402ea4:	4638      	mov	r0, r7
  402ea6:	f001 fbd3 	bl	404650 <__aeabi_dsub>
  402eaa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402eac:	460f      	mov	r7, r1
  402eae:	9904      	ldr	r1, [sp, #16]
  402eb0:	3530      	adds	r5, #48	; 0x30
  402eb2:	2b01      	cmp	r3, #1
  402eb4:	700d      	strb	r5, [r1, #0]
  402eb6:	4606      	mov	r6, r0
  402eb8:	f101 0501 	add.w	r5, r1, #1
  402ebc:	d026      	beq.n	402f0c <_dtoa_r+0xcbc>
  402ebe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ec0:	9a04      	ldr	r2, [sp, #16]
  402ec2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 403000 <_dtoa_r+0xdb0>
  402ec6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  402eca:	4413      	add	r3, r2
  402ecc:	f04f 0a00 	mov.w	sl, #0
  402ed0:	4699      	mov	r9, r3
  402ed2:	4652      	mov	r2, sl
  402ed4:	465b      	mov	r3, fp
  402ed6:	4630      	mov	r0, r6
  402ed8:	4639      	mov	r1, r7
  402eda:	f001 fd6d 	bl	4049b8 <__aeabi_dmul>
  402ede:	460f      	mov	r7, r1
  402ee0:	4606      	mov	r6, r0
  402ee2:	f002 f819 	bl	404f18 <__aeabi_d2iz>
  402ee6:	4680      	mov	r8, r0
  402ee8:	f001 fd00 	bl	4048ec <__aeabi_i2d>
  402eec:	f108 0830 	add.w	r8, r8, #48	; 0x30
  402ef0:	4602      	mov	r2, r0
  402ef2:	460b      	mov	r3, r1
  402ef4:	4630      	mov	r0, r6
  402ef6:	4639      	mov	r1, r7
  402ef8:	f001 fbaa 	bl	404650 <__aeabi_dsub>
  402efc:	f805 8b01 	strb.w	r8, [r5], #1
  402f00:	454d      	cmp	r5, r9
  402f02:	4606      	mov	r6, r0
  402f04:	460f      	mov	r7, r1
  402f06:	d1e4      	bne.n	402ed2 <_dtoa_r+0xc82>
  402f08:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  402f0c:	4b3b      	ldr	r3, [pc, #236]	; (402ffc <_dtoa_r+0xdac>)
  402f0e:	2200      	movs	r2, #0
  402f10:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  402f14:	f001 fb9e 	bl	404654 <__adddf3>
  402f18:	4632      	mov	r2, r6
  402f1a:	463b      	mov	r3, r7
  402f1c:	f001 ffbe 	bl	404e9c <__aeabi_dcmplt>
  402f20:	2800      	cmp	r0, #0
  402f22:	d046      	beq.n	402fb2 <_dtoa_r+0xd62>
  402f24:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402f26:	9302      	str	r3, [sp, #8]
  402f28:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402f2c:	f7ff bb43 	b.w	4025b6 <_dtoa_r+0x366>
  402f30:	f04f 0800 	mov.w	r8, #0
  402f34:	4646      	mov	r6, r8
  402f36:	e6a9      	b.n	402c8c <_dtoa_r+0xa3c>
  402f38:	9b08      	ldr	r3, [sp, #32]
  402f3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402f3c:	1a9d      	subs	r5, r3, r2
  402f3e:	2300      	movs	r3, #0
  402f40:	f7ff bb71 	b.w	402626 <_dtoa_r+0x3d6>
  402f44:	9b18      	ldr	r3, [sp, #96]	; 0x60
  402f46:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402f48:	9d08      	ldr	r5, [sp, #32]
  402f4a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  402f4e:	f7ff bb6a 	b.w	402626 <_dtoa_r+0x3d6>
  402f52:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  402f56:	f04f 0a02 	mov.w	sl, #2
  402f5a:	e56e      	b.n	402a3a <_dtoa_r+0x7ea>
  402f5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f5e:	2b00      	cmp	r3, #0
  402f60:	f43f aeb8 	beq.w	402cd4 <_dtoa_r+0xa84>
  402f64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402f66:	2b00      	cmp	r3, #0
  402f68:	f77f aede 	ble.w	402d28 <_dtoa_r+0xad8>
  402f6c:	2200      	movs	r2, #0
  402f6e:	4b24      	ldr	r3, [pc, #144]	; (403000 <_dtoa_r+0xdb0>)
  402f70:	4638      	mov	r0, r7
  402f72:	4641      	mov	r1, r8
  402f74:	f001 fd20 	bl	4049b8 <__aeabi_dmul>
  402f78:	4607      	mov	r7, r0
  402f7a:	4688      	mov	r8, r1
  402f7c:	f10a 0001 	add.w	r0, sl, #1
  402f80:	f001 fcb4 	bl	4048ec <__aeabi_i2d>
  402f84:	463a      	mov	r2, r7
  402f86:	4643      	mov	r3, r8
  402f88:	f001 fd16 	bl	4049b8 <__aeabi_dmul>
  402f8c:	2200      	movs	r2, #0
  402f8e:	4b17      	ldr	r3, [pc, #92]	; (402fec <_dtoa_r+0xd9c>)
  402f90:	f001 fb60 	bl	404654 <__adddf3>
  402f94:	9a02      	ldr	r2, [sp, #8]
  402f96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402f98:	9312      	str	r3, [sp, #72]	; 0x48
  402f9a:	3a01      	subs	r2, #1
  402f9c:	4605      	mov	r5, r0
  402f9e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  402fa2:	9215      	str	r2, [sp, #84]	; 0x54
  402fa4:	e56a      	b.n	402a7c <_dtoa_r+0x82c>
  402fa6:	2239      	movs	r2, #57	; 0x39
  402fa8:	46b3      	mov	fp, r6
  402faa:	703a      	strb	r2, [r7, #0]
  402fac:	9e06      	ldr	r6, [sp, #24]
  402fae:	1c7d      	adds	r5, r7, #1
  402fb0:	e4c0      	b.n	402934 <_dtoa_r+0x6e4>
  402fb2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  402fb6:	2000      	movs	r0, #0
  402fb8:	4910      	ldr	r1, [pc, #64]	; (402ffc <_dtoa_r+0xdac>)
  402fba:	f001 fb49 	bl	404650 <__aeabi_dsub>
  402fbe:	4632      	mov	r2, r6
  402fc0:	463b      	mov	r3, r7
  402fc2:	f001 ff89 	bl	404ed8 <__aeabi_dcmpgt>
  402fc6:	b908      	cbnz	r0, 402fcc <_dtoa_r+0xd7c>
  402fc8:	e6ae      	b.n	402d28 <_dtoa_r+0xad8>
  402fca:	4615      	mov	r5, r2
  402fcc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  402fd0:	2b30      	cmp	r3, #48	; 0x30
  402fd2:	f105 32ff 	add.w	r2, r5, #4294967295
  402fd6:	d0f8      	beq.n	402fca <_dtoa_r+0xd7a>
  402fd8:	e5d7      	b.n	402b8a <_dtoa_r+0x93a>
  402fda:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  402fde:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402fe0:	9302      	str	r3, [sp, #8]
  402fe2:	f7ff bae8 	b.w	4025b6 <_dtoa_r+0x366>
  402fe6:	970c      	str	r7, [sp, #48]	; 0x30
  402fe8:	f7ff bba5 	b.w	402736 <_dtoa_r+0x4e6>
  402fec:	401c0000 	.word	0x401c0000
  402ff0:	40140000 	.word	0x40140000
  402ff4:	00405340 	.word	0x00405340
  402ff8:	00405318 	.word	0x00405318
  402ffc:	3fe00000 	.word	0x3fe00000
  403000:	40240000 	.word	0x40240000
  403004:	2b39      	cmp	r3, #57	; 0x39
  403006:	f8cd b018 	str.w	fp, [sp, #24]
  40300a:	46d0      	mov	r8, sl
  40300c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403010:	469a      	mov	sl, r3
  403012:	d0c8      	beq.n	402fa6 <_dtoa_r+0xd56>
  403014:	f1bb 0f00 	cmp.w	fp, #0
  403018:	f73f aebf 	bgt.w	402d9a <_dtoa_r+0xb4a>
  40301c:	e6bf      	b.n	402d9e <_dtoa_r+0xb4e>
  40301e:	f47f aebe 	bne.w	402d9e <_dtoa_r+0xb4e>
  403022:	f01a 0f01 	tst.w	sl, #1
  403026:	f43f aeba 	beq.w	402d9e <_dtoa_r+0xb4e>
  40302a:	e6b2      	b.n	402d92 <_dtoa_r+0xb42>
  40302c:	f04f 0800 	mov.w	r8, #0
  403030:	4646      	mov	r6, r8
  403032:	e5e9      	b.n	402c08 <_dtoa_r+0x9b8>
  403034:	4631      	mov	r1, r6
  403036:	2300      	movs	r3, #0
  403038:	220a      	movs	r2, #10
  40303a:	4620      	mov	r0, r4
  40303c:	f000 fc16 	bl	40386c <__multadd>
  403040:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403042:	2b00      	cmp	r3, #0
  403044:	4606      	mov	r6, r0
  403046:	dd0a      	ble.n	40305e <_dtoa_r+0xe0e>
  403048:	930a      	str	r3, [sp, #40]	; 0x28
  40304a:	f7ff bbaa 	b.w	4027a2 <_dtoa_r+0x552>
  40304e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403050:	2b02      	cmp	r3, #2
  403052:	dc23      	bgt.n	40309c <_dtoa_r+0xe4c>
  403054:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403056:	e43b      	b.n	4028d0 <_dtoa_r+0x680>
  403058:	f04f 0a02 	mov.w	sl, #2
  40305c:	e4ed      	b.n	402a3a <_dtoa_r+0x7ea>
  40305e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403060:	2b02      	cmp	r3, #2
  403062:	dc1b      	bgt.n	40309c <_dtoa_r+0xe4c>
  403064:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403066:	e7ef      	b.n	403048 <_dtoa_r+0xdf8>
  403068:	2500      	movs	r5, #0
  40306a:	6465      	str	r5, [r4, #68]	; 0x44
  40306c:	4629      	mov	r1, r5
  40306e:	4620      	mov	r0, r4
  403070:	f000 fbcc 	bl	40380c <_Balloc>
  403074:	f04f 33ff 	mov.w	r3, #4294967295
  403078:	930a      	str	r3, [sp, #40]	; 0x28
  40307a:	930f      	str	r3, [sp, #60]	; 0x3c
  40307c:	2301      	movs	r3, #1
  40307e:	9004      	str	r0, [sp, #16]
  403080:	9525      	str	r5, [sp, #148]	; 0x94
  403082:	6420      	str	r0, [r4, #64]	; 0x40
  403084:	930b      	str	r3, [sp, #44]	; 0x2c
  403086:	f7ff b9dd 	b.w	402444 <_dtoa_r+0x1f4>
  40308a:	2501      	movs	r5, #1
  40308c:	f7ff b9a5 	b.w	4023da <_dtoa_r+0x18a>
  403090:	f43f ab69 	beq.w	402766 <_dtoa_r+0x516>
  403094:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403098:	f7ff bbf9 	b.w	40288e <_dtoa_r+0x63e>
  40309c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40309e:	930a      	str	r3, [sp, #40]	; 0x28
  4030a0:	e5e5      	b.n	402c6e <_dtoa_r+0xa1e>
  4030a2:	bf00      	nop

004030a4 <_localeconv_r>:
  4030a4:	4a04      	ldr	r2, [pc, #16]	; (4030b8 <_localeconv_r+0x14>)
  4030a6:	4b05      	ldr	r3, [pc, #20]	; (4030bc <_localeconv_r+0x18>)
  4030a8:	6812      	ldr	r2, [r2, #0]
  4030aa:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4030ac:	2800      	cmp	r0, #0
  4030ae:	bf08      	it	eq
  4030b0:	4618      	moveq	r0, r3
  4030b2:	30f0      	adds	r0, #240	; 0xf0
  4030b4:	4770      	bx	lr
  4030b6:	bf00      	nop
  4030b8:	20000018 	.word	0x20000018
  4030bc:	2000085c 	.word	0x2000085c

004030c0 <_malloc_r>:
  4030c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030c4:	f101 060b 	add.w	r6, r1, #11
  4030c8:	2e16      	cmp	r6, #22
  4030ca:	b083      	sub	sp, #12
  4030cc:	4605      	mov	r5, r0
  4030ce:	f240 809e 	bls.w	40320e <_malloc_r+0x14e>
  4030d2:	f036 0607 	bics.w	r6, r6, #7
  4030d6:	f100 80bd 	bmi.w	403254 <_malloc_r+0x194>
  4030da:	42b1      	cmp	r1, r6
  4030dc:	f200 80ba 	bhi.w	403254 <_malloc_r+0x194>
  4030e0:	f000 fb88 	bl	4037f4 <__malloc_lock>
  4030e4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4030e8:	f0c0 8293 	bcc.w	403612 <_malloc_r+0x552>
  4030ec:	0a73      	lsrs	r3, r6, #9
  4030ee:	f000 80b8 	beq.w	403262 <_malloc_r+0x1a2>
  4030f2:	2b04      	cmp	r3, #4
  4030f4:	f200 8179 	bhi.w	4033ea <_malloc_r+0x32a>
  4030f8:	09b3      	lsrs	r3, r6, #6
  4030fa:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4030fe:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403102:	00c3      	lsls	r3, r0, #3
  403104:	4fbf      	ldr	r7, [pc, #764]	; (403404 <_malloc_r+0x344>)
  403106:	443b      	add	r3, r7
  403108:	f1a3 0108 	sub.w	r1, r3, #8
  40310c:	685c      	ldr	r4, [r3, #4]
  40310e:	42a1      	cmp	r1, r4
  403110:	d106      	bne.n	403120 <_malloc_r+0x60>
  403112:	e00c      	b.n	40312e <_malloc_r+0x6e>
  403114:	2a00      	cmp	r2, #0
  403116:	f280 80aa 	bge.w	40326e <_malloc_r+0x1ae>
  40311a:	68e4      	ldr	r4, [r4, #12]
  40311c:	42a1      	cmp	r1, r4
  40311e:	d006      	beq.n	40312e <_malloc_r+0x6e>
  403120:	6863      	ldr	r3, [r4, #4]
  403122:	f023 0303 	bic.w	r3, r3, #3
  403126:	1b9a      	subs	r2, r3, r6
  403128:	2a0f      	cmp	r2, #15
  40312a:	ddf3      	ble.n	403114 <_malloc_r+0x54>
  40312c:	4670      	mov	r0, lr
  40312e:	693c      	ldr	r4, [r7, #16]
  403130:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403418 <_malloc_r+0x358>
  403134:	4574      	cmp	r4, lr
  403136:	f000 81ab 	beq.w	403490 <_malloc_r+0x3d0>
  40313a:	6863      	ldr	r3, [r4, #4]
  40313c:	f023 0303 	bic.w	r3, r3, #3
  403140:	1b9a      	subs	r2, r3, r6
  403142:	2a0f      	cmp	r2, #15
  403144:	f300 8190 	bgt.w	403468 <_malloc_r+0x3a8>
  403148:	2a00      	cmp	r2, #0
  40314a:	f8c7 e014 	str.w	lr, [r7, #20]
  40314e:	f8c7 e010 	str.w	lr, [r7, #16]
  403152:	f280 809d 	bge.w	403290 <_malloc_r+0x1d0>
  403156:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40315a:	f080 8161 	bcs.w	403420 <_malloc_r+0x360>
  40315e:	08db      	lsrs	r3, r3, #3
  403160:	f103 0c01 	add.w	ip, r3, #1
  403164:	1099      	asrs	r1, r3, #2
  403166:	687a      	ldr	r2, [r7, #4]
  403168:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40316c:	f8c4 8008 	str.w	r8, [r4, #8]
  403170:	2301      	movs	r3, #1
  403172:	408b      	lsls	r3, r1
  403174:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403178:	4313      	orrs	r3, r2
  40317a:	3908      	subs	r1, #8
  40317c:	60e1      	str	r1, [r4, #12]
  40317e:	607b      	str	r3, [r7, #4]
  403180:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403184:	f8c8 400c 	str.w	r4, [r8, #12]
  403188:	1082      	asrs	r2, r0, #2
  40318a:	2401      	movs	r4, #1
  40318c:	4094      	lsls	r4, r2
  40318e:	429c      	cmp	r4, r3
  403190:	f200 808b 	bhi.w	4032aa <_malloc_r+0x1ea>
  403194:	421c      	tst	r4, r3
  403196:	d106      	bne.n	4031a6 <_malloc_r+0xe6>
  403198:	f020 0003 	bic.w	r0, r0, #3
  40319c:	0064      	lsls	r4, r4, #1
  40319e:	421c      	tst	r4, r3
  4031a0:	f100 0004 	add.w	r0, r0, #4
  4031a4:	d0fa      	beq.n	40319c <_malloc_r+0xdc>
  4031a6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4031aa:	46cc      	mov	ip, r9
  4031ac:	4680      	mov	r8, r0
  4031ae:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4031b2:	459c      	cmp	ip, r3
  4031b4:	d107      	bne.n	4031c6 <_malloc_r+0x106>
  4031b6:	e16d      	b.n	403494 <_malloc_r+0x3d4>
  4031b8:	2a00      	cmp	r2, #0
  4031ba:	f280 817b 	bge.w	4034b4 <_malloc_r+0x3f4>
  4031be:	68db      	ldr	r3, [r3, #12]
  4031c0:	459c      	cmp	ip, r3
  4031c2:	f000 8167 	beq.w	403494 <_malloc_r+0x3d4>
  4031c6:	6859      	ldr	r1, [r3, #4]
  4031c8:	f021 0103 	bic.w	r1, r1, #3
  4031cc:	1b8a      	subs	r2, r1, r6
  4031ce:	2a0f      	cmp	r2, #15
  4031d0:	ddf2      	ble.n	4031b8 <_malloc_r+0xf8>
  4031d2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4031d6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4031da:	9300      	str	r3, [sp, #0]
  4031dc:	199c      	adds	r4, r3, r6
  4031de:	4628      	mov	r0, r5
  4031e0:	f046 0601 	orr.w	r6, r6, #1
  4031e4:	f042 0501 	orr.w	r5, r2, #1
  4031e8:	605e      	str	r6, [r3, #4]
  4031ea:	f8c8 c00c 	str.w	ip, [r8, #12]
  4031ee:	f8cc 8008 	str.w	r8, [ip, #8]
  4031f2:	617c      	str	r4, [r7, #20]
  4031f4:	613c      	str	r4, [r7, #16]
  4031f6:	f8c4 e00c 	str.w	lr, [r4, #12]
  4031fa:	f8c4 e008 	str.w	lr, [r4, #8]
  4031fe:	6065      	str	r5, [r4, #4]
  403200:	505a      	str	r2, [r3, r1]
  403202:	f000 fafd 	bl	403800 <__malloc_unlock>
  403206:	9b00      	ldr	r3, [sp, #0]
  403208:	f103 0408 	add.w	r4, r3, #8
  40320c:	e01e      	b.n	40324c <_malloc_r+0x18c>
  40320e:	2910      	cmp	r1, #16
  403210:	d820      	bhi.n	403254 <_malloc_r+0x194>
  403212:	f000 faef 	bl	4037f4 <__malloc_lock>
  403216:	2610      	movs	r6, #16
  403218:	2318      	movs	r3, #24
  40321a:	2002      	movs	r0, #2
  40321c:	4f79      	ldr	r7, [pc, #484]	; (403404 <_malloc_r+0x344>)
  40321e:	443b      	add	r3, r7
  403220:	f1a3 0208 	sub.w	r2, r3, #8
  403224:	685c      	ldr	r4, [r3, #4]
  403226:	4294      	cmp	r4, r2
  403228:	f000 813d 	beq.w	4034a6 <_malloc_r+0x3e6>
  40322c:	6863      	ldr	r3, [r4, #4]
  40322e:	68e1      	ldr	r1, [r4, #12]
  403230:	68a6      	ldr	r6, [r4, #8]
  403232:	f023 0303 	bic.w	r3, r3, #3
  403236:	4423      	add	r3, r4
  403238:	4628      	mov	r0, r5
  40323a:	685a      	ldr	r2, [r3, #4]
  40323c:	60f1      	str	r1, [r6, #12]
  40323e:	f042 0201 	orr.w	r2, r2, #1
  403242:	608e      	str	r6, [r1, #8]
  403244:	605a      	str	r2, [r3, #4]
  403246:	f000 fadb 	bl	403800 <__malloc_unlock>
  40324a:	3408      	adds	r4, #8
  40324c:	4620      	mov	r0, r4
  40324e:	b003      	add	sp, #12
  403250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403254:	2400      	movs	r4, #0
  403256:	230c      	movs	r3, #12
  403258:	4620      	mov	r0, r4
  40325a:	602b      	str	r3, [r5, #0]
  40325c:	b003      	add	sp, #12
  40325e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403262:	2040      	movs	r0, #64	; 0x40
  403264:	f44f 7300 	mov.w	r3, #512	; 0x200
  403268:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40326c:	e74a      	b.n	403104 <_malloc_r+0x44>
  40326e:	4423      	add	r3, r4
  403270:	68e1      	ldr	r1, [r4, #12]
  403272:	685a      	ldr	r2, [r3, #4]
  403274:	68a6      	ldr	r6, [r4, #8]
  403276:	f042 0201 	orr.w	r2, r2, #1
  40327a:	60f1      	str	r1, [r6, #12]
  40327c:	4628      	mov	r0, r5
  40327e:	608e      	str	r6, [r1, #8]
  403280:	605a      	str	r2, [r3, #4]
  403282:	f000 fabd 	bl	403800 <__malloc_unlock>
  403286:	3408      	adds	r4, #8
  403288:	4620      	mov	r0, r4
  40328a:	b003      	add	sp, #12
  40328c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403290:	4423      	add	r3, r4
  403292:	4628      	mov	r0, r5
  403294:	685a      	ldr	r2, [r3, #4]
  403296:	f042 0201 	orr.w	r2, r2, #1
  40329a:	605a      	str	r2, [r3, #4]
  40329c:	f000 fab0 	bl	403800 <__malloc_unlock>
  4032a0:	3408      	adds	r4, #8
  4032a2:	4620      	mov	r0, r4
  4032a4:	b003      	add	sp, #12
  4032a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032aa:	68bc      	ldr	r4, [r7, #8]
  4032ac:	6863      	ldr	r3, [r4, #4]
  4032ae:	f023 0803 	bic.w	r8, r3, #3
  4032b2:	45b0      	cmp	r8, r6
  4032b4:	d304      	bcc.n	4032c0 <_malloc_r+0x200>
  4032b6:	eba8 0306 	sub.w	r3, r8, r6
  4032ba:	2b0f      	cmp	r3, #15
  4032bc:	f300 8085 	bgt.w	4033ca <_malloc_r+0x30a>
  4032c0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40341c <_malloc_r+0x35c>
  4032c4:	4b50      	ldr	r3, [pc, #320]	; (403408 <_malloc_r+0x348>)
  4032c6:	f8d9 2000 	ldr.w	r2, [r9]
  4032ca:	681b      	ldr	r3, [r3, #0]
  4032cc:	3201      	adds	r2, #1
  4032ce:	4433      	add	r3, r6
  4032d0:	eb04 0a08 	add.w	sl, r4, r8
  4032d4:	f000 8155 	beq.w	403582 <_malloc_r+0x4c2>
  4032d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4032dc:	330f      	adds	r3, #15
  4032de:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4032e2:	f02b 0b0f 	bic.w	fp, fp, #15
  4032e6:	4659      	mov	r1, fp
  4032e8:	4628      	mov	r0, r5
  4032ea:	f000 fd89 	bl	403e00 <_sbrk_r>
  4032ee:	1c41      	adds	r1, r0, #1
  4032f0:	4602      	mov	r2, r0
  4032f2:	f000 80fc 	beq.w	4034ee <_malloc_r+0x42e>
  4032f6:	4582      	cmp	sl, r0
  4032f8:	f200 80f7 	bhi.w	4034ea <_malloc_r+0x42a>
  4032fc:	4b43      	ldr	r3, [pc, #268]	; (40340c <_malloc_r+0x34c>)
  4032fe:	6819      	ldr	r1, [r3, #0]
  403300:	4459      	add	r1, fp
  403302:	6019      	str	r1, [r3, #0]
  403304:	f000 814d 	beq.w	4035a2 <_malloc_r+0x4e2>
  403308:	f8d9 0000 	ldr.w	r0, [r9]
  40330c:	3001      	adds	r0, #1
  40330e:	bf1b      	ittet	ne
  403310:	eba2 0a0a 	subne.w	sl, r2, sl
  403314:	4451      	addne	r1, sl
  403316:	f8c9 2000 	streq.w	r2, [r9]
  40331a:	6019      	strne	r1, [r3, #0]
  40331c:	f012 0107 	ands.w	r1, r2, #7
  403320:	f000 8115 	beq.w	40354e <_malloc_r+0x48e>
  403324:	f1c1 0008 	rsb	r0, r1, #8
  403328:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40332c:	4402      	add	r2, r0
  40332e:	3108      	adds	r1, #8
  403330:	eb02 090b 	add.w	r9, r2, fp
  403334:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403338:	eba1 0909 	sub.w	r9, r1, r9
  40333c:	4649      	mov	r1, r9
  40333e:	4628      	mov	r0, r5
  403340:	9301      	str	r3, [sp, #4]
  403342:	9200      	str	r2, [sp, #0]
  403344:	f000 fd5c 	bl	403e00 <_sbrk_r>
  403348:	1c43      	adds	r3, r0, #1
  40334a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40334e:	f000 8143 	beq.w	4035d8 <_malloc_r+0x518>
  403352:	1a80      	subs	r0, r0, r2
  403354:	4448      	add	r0, r9
  403356:	f040 0001 	orr.w	r0, r0, #1
  40335a:	6819      	ldr	r1, [r3, #0]
  40335c:	60ba      	str	r2, [r7, #8]
  40335e:	4449      	add	r1, r9
  403360:	42bc      	cmp	r4, r7
  403362:	6050      	str	r0, [r2, #4]
  403364:	6019      	str	r1, [r3, #0]
  403366:	d017      	beq.n	403398 <_malloc_r+0x2d8>
  403368:	f1b8 0f0f 	cmp.w	r8, #15
  40336c:	f240 80fb 	bls.w	403566 <_malloc_r+0x4a6>
  403370:	6860      	ldr	r0, [r4, #4]
  403372:	f1a8 020c 	sub.w	r2, r8, #12
  403376:	f022 0207 	bic.w	r2, r2, #7
  40337a:	eb04 0e02 	add.w	lr, r4, r2
  40337e:	f000 0001 	and.w	r0, r0, #1
  403382:	f04f 0c05 	mov.w	ip, #5
  403386:	4310      	orrs	r0, r2
  403388:	2a0f      	cmp	r2, #15
  40338a:	6060      	str	r0, [r4, #4]
  40338c:	f8ce c004 	str.w	ip, [lr, #4]
  403390:	f8ce c008 	str.w	ip, [lr, #8]
  403394:	f200 8117 	bhi.w	4035c6 <_malloc_r+0x506>
  403398:	4b1d      	ldr	r3, [pc, #116]	; (403410 <_malloc_r+0x350>)
  40339a:	68bc      	ldr	r4, [r7, #8]
  40339c:	681a      	ldr	r2, [r3, #0]
  40339e:	4291      	cmp	r1, r2
  4033a0:	bf88      	it	hi
  4033a2:	6019      	strhi	r1, [r3, #0]
  4033a4:	4b1b      	ldr	r3, [pc, #108]	; (403414 <_malloc_r+0x354>)
  4033a6:	681a      	ldr	r2, [r3, #0]
  4033a8:	4291      	cmp	r1, r2
  4033aa:	6862      	ldr	r2, [r4, #4]
  4033ac:	bf88      	it	hi
  4033ae:	6019      	strhi	r1, [r3, #0]
  4033b0:	f022 0203 	bic.w	r2, r2, #3
  4033b4:	4296      	cmp	r6, r2
  4033b6:	eba2 0306 	sub.w	r3, r2, r6
  4033ba:	d801      	bhi.n	4033c0 <_malloc_r+0x300>
  4033bc:	2b0f      	cmp	r3, #15
  4033be:	dc04      	bgt.n	4033ca <_malloc_r+0x30a>
  4033c0:	4628      	mov	r0, r5
  4033c2:	f000 fa1d 	bl	403800 <__malloc_unlock>
  4033c6:	2400      	movs	r4, #0
  4033c8:	e740      	b.n	40324c <_malloc_r+0x18c>
  4033ca:	19a2      	adds	r2, r4, r6
  4033cc:	f043 0301 	orr.w	r3, r3, #1
  4033d0:	f046 0601 	orr.w	r6, r6, #1
  4033d4:	6066      	str	r6, [r4, #4]
  4033d6:	4628      	mov	r0, r5
  4033d8:	60ba      	str	r2, [r7, #8]
  4033da:	6053      	str	r3, [r2, #4]
  4033dc:	f000 fa10 	bl	403800 <__malloc_unlock>
  4033e0:	3408      	adds	r4, #8
  4033e2:	4620      	mov	r0, r4
  4033e4:	b003      	add	sp, #12
  4033e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033ea:	2b14      	cmp	r3, #20
  4033ec:	d971      	bls.n	4034d2 <_malloc_r+0x412>
  4033ee:	2b54      	cmp	r3, #84	; 0x54
  4033f0:	f200 80a3 	bhi.w	40353a <_malloc_r+0x47a>
  4033f4:	0b33      	lsrs	r3, r6, #12
  4033f6:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4033fa:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4033fe:	00c3      	lsls	r3, r0, #3
  403400:	e680      	b.n	403104 <_malloc_r+0x44>
  403402:	bf00      	nop
  403404:	2000044c 	.word	0x2000044c
  403408:	20000a88 	.word	0x20000a88
  40340c:	20000a58 	.word	0x20000a58
  403410:	20000a80 	.word	0x20000a80
  403414:	20000a84 	.word	0x20000a84
  403418:	20000454 	.word	0x20000454
  40341c:	20000854 	.word	0x20000854
  403420:	0a5a      	lsrs	r2, r3, #9
  403422:	2a04      	cmp	r2, #4
  403424:	d95b      	bls.n	4034de <_malloc_r+0x41e>
  403426:	2a14      	cmp	r2, #20
  403428:	f200 80ae 	bhi.w	403588 <_malloc_r+0x4c8>
  40342c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403430:	00c9      	lsls	r1, r1, #3
  403432:	325b      	adds	r2, #91	; 0x5b
  403434:	eb07 0c01 	add.w	ip, r7, r1
  403438:	5879      	ldr	r1, [r7, r1]
  40343a:	f1ac 0c08 	sub.w	ip, ip, #8
  40343e:	458c      	cmp	ip, r1
  403440:	f000 8088 	beq.w	403554 <_malloc_r+0x494>
  403444:	684a      	ldr	r2, [r1, #4]
  403446:	f022 0203 	bic.w	r2, r2, #3
  40344a:	4293      	cmp	r3, r2
  40344c:	d273      	bcs.n	403536 <_malloc_r+0x476>
  40344e:	6889      	ldr	r1, [r1, #8]
  403450:	458c      	cmp	ip, r1
  403452:	d1f7      	bne.n	403444 <_malloc_r+0x384>
  403454:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403458:	687b      	ldr	r3, [r7, #4]
  40345a:	60e2      	str	r2, [r4, #12]
  40345c:	f8c4 c008 	str.w	ip, [r4, #8]
  403460:	6094      	str	r4, [r2, #8]
  403462:	f8cc 400c 	str.w	r4, [ip, #12]
  403466:	e68f      	b.n	403188 <_malloc_r+0xc8>
  403468:	19a1      	adds	r1, r4, r6
  40346a:	f046 0c01 	orr.w	ip, r6, #1
  40346e:	f042 0601 	orr.w	r6, r2, #1
  403472:	f8c4 c004 	str.w	ip, [r4, #4]
  403476:	4628      	mov	r0, r5
  403478:	6179      	str	r1, [r7, #20]
  40347a:	6139      	str	r1, [r7, #16]
  40347c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403480:	f8c1 e008 	str.w	lr, [r1, #8]
  403484:	604e      	str	r6, [r1, #4]
  403486:	50e2      	str	r2, [r4, r3]
  403488:	f000 f9ba 	bl	403800 <__malloc_unlock>
  40348c:	3408      	adds	r4, #8
  40348e:	e6dd      	b.n	40324c <_malloc_r+0x18c>
  403490:	687b      	ldr	r3, [r7, #4]
  403492:	e679      	b.n	403188 <_malloc_r+0xc8>
  403494:	f108 0801 	add.w	r8, r8, #1
  403498:	f018 0f03 	tst.w	r8, #3
  40349c:	f10c 0c08 	add.w	ip, ip, #8
  4034a0:	f47f ae85 	bne.w	4031ae <_malloc_r+0xee>
  4034a4:	e02d      	b.n	403502 <_malloc_r+0x442>
  4034a6:	68dc      	ldr	r4, [r3, #12]
  4034a8:	42a3      	cmp	r3, r4
  4034aa:	bf08      	it	eq
  4034ac:	3002      	addeq	r0, #2
  4034ae:	f43f ae3e 	beq.w	40312e <_malloc_r+0x6e>
  4034b2:	e6bb      	b.n	40322c <_malloc_r+0x16c>
  4034b4:	4419      	add	r1, r3
  4034b6:	461c      	mov	r4, r3
  4034b8:	684a      	ldr	r2, [r1, #4]
  4034ba:	68db      	ldr	r3, [r3, #12]
  4034bc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4034c0:	f042 0201 	orr.w	r2, r2, #1
  4034c4:	604a      	str	r2, [r1, #4]
  4034c6:	4628      	mov	r0, r5
  4034c8:	60f3      	str	r3, [r6, #12]
  4034ca:	609e      	str	r6, [r3, #8]
  4034cc:	f000 f998 	bl	403800 <__malloc_unlock>
  4034d0:	e6bc      	b.n	40324c <_malloc_r+0x18c>
  4034d2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4034d6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4034da:	00c3      	lsls	r3, r0, #3
  4034dc:	e612      	b.n	403104 <_malloc_r+0x44>
  4034de:	099a      	lsrs	r2, r3, #6
  4034e0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4034e4:	00c9      	lsls	r1, r1, #3
  4034e6:	3238      	adds	r2, #56	; 0x38
  4034e8:	e7a4      	b.n	403434 <_malloc_r+0x374>
  4034ea:	42bc      	cmp	r4, r7
  4034ec:	d054      	beq.n	403598 <_malloc_r+0x4d8>
  4034ee:	68bc      	ldr	r4, [r7, #8]
  4034f0:	6862      	ldr	r2, [r4, #4]
  4034f2:	f022 0203 	bic.w	r2, r2, #3
  4034f6:	e75d      	b.n	4033b4 <_malloc_r+0x2f4>
  4034f8:	f859 3908 	ldr.w	r3, [r9], #-8
  4034fc:	4599      	cmp	r9, r3
  4034fe:	f040 8086 	bne.w	40360e <_malloc_r+0x54e>
  403502:	f010 0f03 	tst.w	r0, #3
  403506:	f100 30ff 	add.w	r0, r0, #4294967295
  40350a:	d1f5      	bne.n	4034f8 <_malloc_r+0x438>
  40350c:	687b      	ldr	r3, [r7, #4]
  40350e:	ea23 0304 	bic.w	r3, r3, r4
  403512:	607b      	str	r3, [r7, #4]
  403514:	0064      	lsls	r4, r4, #1
  403516:	429c      	cmp	r4, r3
  403518:	f63f aec7 	bhi.w	4032aa <_malloc_r+0x1ea>
  40351c:	2c00      	cmp	r4, #0
  40351e:	f43f aec4 	beq.w	4032aa <_malloc_r+0x1ea>
  403522:	421c      	tst	r4, r3
  403524:	4640      	mov	r0, r8
  403526:	f47f ae3e 	bne.w	4031a6 <_malloc_r+0xe6>
  40352a:	0064      	lsls	r4, r4, #1
  40352c:	421c      	tst	r4, r3
  40352e:	f100 0004 	add.w	r0, r0, #4
  403532:	d0fa      	beq.n	40352a <_malloc_r+0x46a>
  403534:	e637      	b.n	4031a6 <_malloc_r+0xe6>
  403536:	468c      	mov	ip, r1
  403538:	e78c      	b.n	403454 <_malloc_r+0x394>
  40353a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40353e:	d815      	bhi.n	40356c <_malloc_r+0x4ac>
  403540:	0bf3      	lsrs	r3, r6, #15
  403542:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403546:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40354a:	00c3      	lsls	r3, r0, #3
  40354c:	e5da      	b.n	403104 <_malloc_r+0x44>
  40354e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403552:	e6ed      	b.n	403330 <_malloc_r+0x270>
  403554:	687b      	ldr	r3, [r7, #4]
  403556:	1092      	asrs	r2, r2, #2
  403558:	2101      	movs	r1, #1
  40355a:	fa01 f202 	lsl.w	r2, r1, r2
  40355e:	4313      	orrs	r3, r2
  403560:	607b      	str	r3, [r7, #4]
  403562:	4662      	mov	r2, ip
  403564:	e779      	b.n	40345a <_malloc_r+0x39a>
  403566:	2301      	movs	r3, #1
  403568:	6053      	str	r3, [r2, #4]
  40356a:	e729      	b.n	4033c0 <_malloc_r+0x300>
  40356c:	f240 5254 	movw	r2, #1364	; 0x554
  403570:	4293      	cmp	r3, r2
  403572:	d822      	bhi.n	4035ba <_malloc_r+0x4fa>
  403574:	0cb3      	lsrs	r3, r6, #18
  403576:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40357a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40357e:	00c3      	lsls	r3, r0, #3
  403580:	e5c0      	b.n	403104 <_malloc_r+0x44>
  403582:	f103 0b10 	add.w	fp, r3, #16
  403586:	e6ae      	b.n	4032e6 <_malloc_r+0x226>
  403588:	2a54      	cmp	r2, #84	; 0x54
  40358a:	d829      	bhi.n	4035e0 <_malloc_r+0x520>
  40358c:	0b1a      	lsrs	r2, r3, #12
  40358e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403592:	00c9      	lsls	r1, r1, #3
  403594:	326e      	adds	r2, #110	; 0x6e
  403596:	e74d      	b.n	403434 <_malloc_r+0x374>
  403598:	4b20      	ldr	r3, [pc, #128]	; (40361c <_malloc_r+0x55c>)
  40359a:	6819      	ldr	r1, [r3, #0]
  40359c:	4459      	add	r1, fp
  40359e:	6019      	str	r1, [r3, #0]
  4035a0:	e6b2      	b.n	403308 <_malloc_r+0x248>
  4035a2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4035a6:	2800      	cmp	r0, #0
  4035a8:	f47f aeae 	bne.w	403308 <_malloc_r+0x248>
  4035ac:	eb08 030b 	add.w	r3, r8, fp
  4035b0:	68ba      	ldr	r2, [r7, #8]
  4035b2:	f043 0301 	orr.w	r3, r3, #1
  4035b6:	6053      	str	r3, [r2, #4]
  4035b8:	e6ee      	b.n	403398 <_malloc_r+0x2d8>
  4035ba:	207f      	movs	r0, #127	; 0x7f
  4035bc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4035c0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4035c4:	e59e      	b.n	403104 <_malloc_r+0x44>
  4035c6:	f104 0108 	add.w	r1, r4, #8
  4035ca:	4628      	mov	r0, r5
  4035cc:	9300      	str	r3, [sp, #0]
  4035ce:	f000 fd27 	bl	404020 <_free_r>
  4035d2:	9b00      	ldr	r3, [sp, #0]
  4035d4:	6819      	ldr	r1, [r3, #0]
  4035d6:	e6df      	b.n	403398 <_malloc_r+0x2d8>
  4035d8:	2001      	movs	r0, #1
  4035da:	f04f 0900 	mov.w	r9, #0
  4035de:	e6bc      	b.n	40335a <_malloc_r+0x29a>
  4035e0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4035e4:	d805      	bhi.n	4035f2 <_malloc_r+0x532>
  4035e6:	0bda      	lsrs	r2, r3, #15
  4035e8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4035ec:	00c9      	lsls	r1, r1, #3
  4035ee:	3277      	adds	r2, #119	; 0x77
  4035f0:	e720      	b.n	403434 <_malloc_r+0x374>
  4035f2:	f240 5154 	movw	r1, #1364	; 0x554
  4035f6:	428a      	cmp	r2, r1
  4035f8:	d805      	bhi.n	403606 <_malloc_r+0x546>
  4035fa:	0c9a      	lsrs	r2, r3, #18
  4035fc:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403600:	00c9      	lsls	r1, r1, #3
  403602:	327c      	adds	r2, #124	; 0x7c
  403604:	e716      	b.n	403434 <_malloc_r+0x374>
  403606:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40360a:	227e      	movs	r2, #126	; 0x7e
  40360c:	e712      	b.n	403434 <_malloc_r+0x374>
  40360e:	687b      	ldr	r3, [r7, #4]
  403610:	e780      	b.n	403514 <_malloc_r+0x454>
  403612:	08f0      	lsrs	r0, r6, #3
  403614:	f106 0308 	add.w	r3, r6, #8
  403618:	e600      	b.n	40321c <_malloc_r+0x15c>
  40361a:	bf00      	nop
  40361c:	20000a58 	.word	0x20000a58

00403620 <memchr>:
  403620:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403624:	2a10      	cmp	r2, #16
  403626:	db2b      	blt.n	403680 <memchr+0x60>
  403628:	f010 0f07 	tst.w	r0, #7
  40362c:	d008      	beq.n	403640 <memchr+0x20>
  40362e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403632:	3a01      	subs	r2, #1
  403634:	428b      	cmp	r3, r1
  403636:	d02d      	beq.n	403694 <memchr+0x74>
  403638:	f010 0f07 	tst.w	r0, #7
  40363c:	b342      	cbz	r2, 403690 <memchr+0x70>
  40363e:	d1f6      	bne.n	40362e <memchr+0xe>
  403640:	b4f0      	push	{r4, r5, r6, r7}
  403642:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403646:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40364a:	f022 0407 	bic.w	r4, r2, #7
  40364e:	f07f 0700 	mvns.w	r7, #0
  403652:	2300      	movs	r3, #0
  403654:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403658:	3c08      	subs	r4, #8
  40365a:	ea85 0501 	eor.w	r5, r5, r1
  40365e:	ea86 0601 	eor.w	r6, r6, r1
  403662:	fa85 f547 	uadd8	r5, r5, r7
  403666:	faa3 f587 	sel	r5, r3, r7
  40366a:	fa86 f647 	uadd8	r6, r6, r7
  40366e:	faa5 f687 	sel	r6, r5, r7
  403672:	b98e      	cbnz	r6, 403698 <memchr+0x78>
  403674:	d1ee      	bne.n	403654 <memchr+0x34>
  403676:	bcf0      	pop	{r4, r5, r6, r7}
  403678:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40367c:	f002 0207 	and.w	r2, r2, #7
  403680:	b132      	cbz	r2, 403690 <memchr+0x70>
  403682:	f810 3b01 	ldrb.w	r3, [r0], #1
  403686:	3a01      	subs	r2, #1
  403688:	ea83 0301 	eor.w	r3, r3, r1
  40368c:	b113      	cbz	r3, 403694 <memchr+0x74>
  40368e:	d1f8      	bne.n	403682 <memchr+0x62>
  403690:	2000      	movs	r0, #0
  403692:	4770      	bx	lr
  403694:	3801      	subs	r0, #1
  403696:	4770      	bx	lr
  403698:	2d00      	cmp	r5, #0
  40369a:	bf06      	itte	eq
  40369c:	4635      	moveq	r5, r6
  40369e:	3803      	subeq	r0, #3
  4036a0:	3807      	subne	r0, #7
  4036a2:	f015 0f01 	tst.w	r5, #1
  4036a6:	d107      	bne.n	4036b8 <memchr+0x98>
  4036a8:	3001      	adds	r0, #1
  4036aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4036ae:	bf02      	ittt	eq
  4036b0:	3001      	addeq	r0, #1
  4036b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4036b6:	3001      	addeq	r0, #1
  4036b8:	bcf0      	pop	{r4, r5, r6, r7}
  4036ba:	3801      	subs	r0, #1
  4036bc:	4770      	bx	lr
  4036be:	bf00      	nop

004036c0 <memcpy>:
  4036c0:	4684      	mov	ip, r0
  4036c2:	ea41 0300 	orr.w	r3, r1, r0
  4036c6:	f013 0303 	ands.w	r3, r3, #3
  4036ca:	d16d      	bne.n	4037a8 <memcpy+0xe8>
  4036cc:	3a40      	subs	r2, #64	; 0x40
  4036ce:	d341      	bcc.n	403754 <memcpy+0x94>
  4036d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036d4:	f840 3b04 	str.w	r3, [r0], #4
  4036d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036dc:	f840 3b04 	str.w	r3, [r0], #4
  4036e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036e4:	f840 3b04 	str.w	r3, [r0], #4
  4036e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036ec:	f840 3b04 	str.w	r3, [r0], #4
  4036f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4036f4:	f840 3b04 	str.w	r3, [r0], #4
  4036f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4036fc:	f840 3b04 	str.w	r3, [r0], #4
  403700:	f851 3b04 	ldr.w	r3, [r1], #4
  403704:	f840 3b04 	str.w	r3, [r0], #4
  403708:	f851 3b04 	ldr.w	r3, [r1], #4
  40370c:	f840 3b04 	str.w	r3, [r0], #4
  403710:	f851 3b04 	ldr.w	r3, [r1], #4
  403714:	f840 3b04 	str.w	r3, [r0], #4
  403718:	f851 3b04 	ldr.w	r3, [r1], #4
  40371c:	f840 3b04 	str.w	r3, [r0], #4
  403720:	f851 3b04 	ldr.w	r3, [r1], #4
  403724:	f840 3b04 	str.w	r3, [r0], #4
  403728:	f851 3b04 	ldr.w	r3, [r1], #4
  40372c:	f840 3b04 	str.w	r3, [r0], #4
  403730:	f851 3b04 	ldr.w	r3, [r1], #4
  403734:	f840 3b04 	str.w	r3, [r0], #4
  403738:	f851 3b04 	ldr.w	r3, [r1], #4
  40373c:	f840 3b04 	str.w	r3, [r0], #4
  403740:	f851 3b04 	ldr.w	r3, [r1], #4
  403744:	f840 3b04 	str.w	r3, [r0], #4
  403748:	f851 3b04 	ldr.w	r3, [r1], #4
  40374c:	f840 3b04 	str.w	r3, [r0], #4
  403750:	3a40      	subs	r2, #64	; 0x40
  403752:	d2bd      	bcs.n	4036d0 <memcpy+0x10>
  403754:	3230      	adds	r2, #48	; 0x30
  403756:	d311      	bcc.n	40377c <memcpy+0xbc>
  403758:	f851 3b04 	ldr.w	r3, [r1], #4
  40375c:	f840 3b04 	str.w	r3, [r0], #4
  403760:	f851 3b04 	ldr.w	r3, [r1], #4
  403764:	f840 3b04 	str.w	r3, [r0], #4
  403768:	f851 3b04 	ldr.w	r3, [r1], #4
  40376c:	f840 3b04 	str.w	r3, [r0], #4
  403770:	f851 3b04 	ldr.w	r3, [r1], #4
  403774:	f840 3b04 	str.w	r3, [r0], #4
  403778:	3a10      	subs	r2, #16
  40377a:	d2ed      	bcs.n	403758 <memcpy+0x98>
  40377c:	320c      	adds	r2, #12
  40377e:	d305      	bcc.n	40378c <memcpy+0xcc>
  403780:	f851 3b04 	ldr.w	r3, [r1], #4
  403784:	f840 3b04 	str.w	r3, [r0], #4
  403788:	3a04      	subs	r2, #4
  40378a:	d2f9      	bcs.n	403780 <memcpy+0xc0>
  40378c:	3204      	adds	r2, #4
  40378e:	d008      	beq.n	4037a2 <memcpy+0xe2>
  403790:	07d2      	lsls	r2, r2, #31
  403792:	bf1c      	itt	ne
  403794:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403798:	f800 3b01 	strbne.w	r3, [r0], #1
  40379c:	d301      	bcc.n	4037a2 <memcpy+0xe2>
  40379e:	880b      	ldrh	r3, [r1, #0]
  4037a0:	8003      	strh	r3, [r0, #0]
  4037a2:	4660      	mov	r0, ip
  4037a4:	4770      	bx	lr
  4037a6:	bf00      	nop
  4037a8:	2a08      	cmp	r2, #8
  4037aa:	d313      	bcc.n	4037d4 <memcpy+0x114>
  4037ac:	078b      	lsls	r3, r1, #30
  4037ae:	d08d      	beq.n	4036cc <memcpy+0xc>
  4037b0:	f010 0303 	ands.w	r3, r0, #3
  4037b4:	d08a      	beq.n	4036cc <memcpy+0xc>
  4037b6:	f1c3 0304 	rsb	r3, r3, #4
  4037ba:	1ad2      	subs	r2, r2, r3
  4037bc:	07db      	lsls	r3, r3, #31
  4037be:	bf1c      	itt	ne
  4037c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4037c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4037c8:	d380      	bcc.n	4036cc <memcpy+0xc>
  4037ca:	f831 3b02 	ldrh.w	r3, [r1], #2
  4037ce:	f820 3b02 	strh.w	r3, [r0], #2
  4037d2:	e77b      	b.n	4036cc <memcpy+0xc>
  4037d4:	3a04      	subs	r2, #4
  4037d6:	d3d9      	bcc.n	40378c <memcpy+0xcc>
  4037d8:	3a01      	subs	r2, #1
  4037da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4037de:	f800 3b01 	strb.w	r3, [r0], #1
  4037e2:	d2f9      	bcs.n	4037d8 <memcpy+0x118>
  4037e4:	780b      	ldrb	r3, [r1, #0]
  4037e6:	7003      	strb	r3, [r0, #0]
  4037e8:	784b      	ldrb	r3, [r1, #1]
  4037ea:	7043      	strb	r3, [r0, #1]
  4037ec:	788b      	ldrb	r3, [r1, #2]
  4037ee:	7083      	strb	r3, [r0, #2]
  4037f0:	4660      	mov	r0, ip
  4037f2:	4770      	bx	lr

004037f4 <__malloc_lock>:
  4037f4:	4801      	ldr	r0, [pc, #4]	; (4037fc <__malloc_lock+0x8>)
  4037f6:	f7fd ba01 	b.w	400bfc <__retarget_lock_acquire_recursive>
  4037fa:	bf00      	nop
  4037fc:	20000aac 	.word	0x20000aac

00403800 <__malloc_unlock>:
  403800:	4801      	ldr	r0, [pc, #4]	; (403808 <__malloc_unlock+0x8>)
  403802:	f7fd b9fd 	b.w	400c00 <__retarget_lock_release_recursive>
  403806:	bf00      	nop
  403808:	20000aac 	.word	0x20000aac

0040380c <_Balloc>:
  40380c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40380e:	b570      	push	{r4, r5, r6, lr}
  403810:	4605      	mov	r5, r0
  403812:	460c      	mov	r4, r1
  403814:	b14b      	cbz	r3, 40382a <_Balloc+0x1e>
  403816:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40381a:	b180      	cbz	r0, 40383e <_Balloc+0x32>
  40381c:	6802      	ldr	r2, [r0, #0]
  40381e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  403822:	2300      	movs	r3, #0
  403824:	6103      	str	r3, [r0, #16]
  403826:	60c3      	str	r3, [r0, #12]
  403828:	bd70      	pop	{r4, r5, r6, pc}
  40382a:	2221      	movs	r2, #33	; 0x21
  40382c:	2104      	movs	r1, #4
  40382e:	f000 fb77 	bl	403f20 <_calloc_r>
  403832:	64e8      	str	r0, [r5, #76]	; 0x4c
  403834:	4603      	mov	r3, r0
  403836:	2800      	cmp	r0, #0
  403838:	d1ed      	bne.n	403816 <_Balloc+0xa>
  40383a:	2000      	movs	r0, #0
  40383c:	bd70      	pop	{r4, r5, r6, pc}
  40383e:	2101      	movs	r1, #1
  403840:	fa01 f604 	lsl.w	r6, r1, r4
  403844:	1d72      	adds	r2, r6, #5
  403846:	4628      	mov	r0, r5
  403848:	0092      	lsls	r2, r2, #2
  40384a:	f000 fb69 	bl	403f20 <_calloc_r>
  40384e:	2800      	cmp	r0, #0
  403850:	d0f3      	beq.n	40383a <_Balloc+0x2e>
  403852:	6044      	str	r4, [r0, #4]
  403854:	6086      	str	r6, [r0, #8]
  403856:	e7e4      	b.n	403822 <_Balloc+0x16>

00403858 <_Bfree>:
  403858:	b131      	cbz	r1, 403868 <_Bfree+0x10>
  40385a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40385c:	684a      	ldr	r2, [r1, #4]
  40385e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  403862:	6008      	str	r0, [r1, #0]
  403864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403868:	4770      	bx	lr
  40386a:	bf00      	nop

0040386c <__multadd>:
  40386c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40386e:	690c      	ldr	r4, [r1, #16]
  403870:	b083      	sub	sp, #12
  403872:	460d      	mov	r5, r1
  403874:	4606      	mov	r6, r0
  403876:	f101 0e14 	add.w	lr, r1, #20
  40387a:	2700      	movs	r7, #0
  40387c:	f8de 0000 	ldr.w	r0, [lr]
  403880:	b281      	uxth	r1, r0
  403882:	fb02 3301 	mla	r3, r2, r1, r3
  403886:	0c01      	lsrs	r1, r0, #16
  403888:	0c18      	lsrs	r0, r3, #16
  40388a:	fb02 0101 	mla	r1, r2, r1, r0
  40388e:	b29b      	uxth	r3, r3
  403890:	3701      	adds	r7, #1
  403892:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  403896:	42bc      	cmp	r4, r7
  403898:	f84e 3b04 	str.w	r3, [lr], #4
  40389c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4038a0:	dcec      	bgt.n	40387c <__multadd+0x10>
  4038a2:	b13b      	cbz	r3, 4038b4 <__multadd+0x48>
  4038a4:	68aa      	ldr	r2, [r5, #8]
  4038a6:	4294      	cmp	r4, r2
  4038a8:	da07      	bge.n	4038ba <__multadd+0x4e>
  4038aa:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4038ae:	3401      	adds	r4, #1
  4038b0:	6153      	str	r3, [r2, #20]
  4038b2:	612c      	str	r4, [r5, #16]
  4038b4:	4628      	mov	r0, r5
  4038b6:	b003      	add	sp, #12
  4038b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4038ba:	6869      	ldr	r1, [r5, #4]
  4038bc:	9301      	str	r3, [sp, #4]
  4038be:	3101      	adds	r1, #1
  4038c0:	4630      	mov	r0, r6
  4038c2:	f7ff ffa3 	bl	40380c <_Balloc>
  4038c6:	692a      	ldr	r2, [r5, #16]
  4038c8:	3202      	adds	r2, #2
  4038ca:	f105 010c 	add.w	r1, r5, #12
  4038ce:	4607      	mov	r7, r0
  4038d0:	0092      	lsls	r2, r2, #2
  4038d2:	300c      	adds	r0, #12
  4038d4:	f7ff fef4 	bl	4036c0 <memcpy>
  4038d8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4038da:	6869      	ldr	r1, [r5, #4]
  4038dc:	9b01      	ldr	r3, [sp, #4]
  4038de:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4038e2:	6028      	str	r0, [r5, #0]
  4038e4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4038e8:	463d      	mov	r5, r7
  4038ea:	e7de      	b.n	4038aa <__multadd+0x3e>

004038ec <__hi0bits>:
  4038ec:	0c02      	lsrs	r2, r0, #16
  4038ee:	0412      	lsls	r2, r2, #16
  4038f0:	4603      	mov	r3, r0
  4038f2:	b9b2      	cbnz	r2, 403922 <__hi0bits+0x36>
  4038f4:	0403      	lsls	r3, r0, #16
  4038f6:	2010      	movs	r0, #16
  4038f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4038fc:	bf04      	itt	eq
  4038fe:	021b      	lsleq	r3, r3, #8
  403900:	3008      	addeq	r0, #8
  403902:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  403906:	bf04      	itt	eq
  403908:	011b      	lsleq	r3, r3, #4
  40390a:	3004      	addeq	r0, #4
  40390c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  403910:	bf04      	itt	eq
  403912:	009b      	lsleq	r3, r3, #2
  403914:	3002      	addeq	r0, #2
  403916:	2b00      	cmp	r3, #0
  403918:	db02      	blt.n	403920 <__hi0bits+0x34>
  40391a:	005b      	lsls	r3, r3, #1
  40391c:	d403      	bmi.n	403926 <__hi0bits+0x3a>
  40391e:	2020      	movs	r0, #32
  403920:	4770      	bx	lr
  403922:	2000      	movs	r0, #0
  403924:	e7e8      	b.n	4038f8 <__hi0bits+0xc>
  403926:	3001      	adds	r0, #1
  403928:	4770      	bx	lr
  40392a:	bf00      	nop

0040392c <__lo0bits>:
  40392c:	6803      	ldr	r3, [r0, #0]
  40392e:	f013 0207 	ands.w	r2, r3, #7
  403932:	4601      	mov	r1, r0
  403934:	d007      	beq.n	403946 <__lo0bits+0x1a>
  403936:	07da      	lsls	r2, r3, #31
  403938:	d421      	bmi.n	40397e <__lo0bits+0x52>
  40393a:	0798      	lsls	r0, r3, #30
  40393c:	d421      	bmi.n	403982 <__lo0bits+0x56>
  40393e:	089b      	lsrs	r3, r3, #2
  403940:	600b      	str	r3, [r1, #0]
  403942:	2002      	movs	r0, #2
  403944:	4770      	bx	lr
  403946:	b298      	uxth	r0, r3
  403948:	b198      	cbz	r0, 403972 <__lo0bits+0x46>
  40394a:	4610      	mov	r0, r2
  40394c:	f013 0fff 	tst.w	r3, #255	; 0xff
  403950:	bf04      	itt	eq
  403952:	0a1b      	lsreq	r3, r3, #8
  403954:	3008      	addeq	r0, #8
  403956:	071a      	lsls	r2, r3, #28
  403958:	bf04      	itt	eq
  40395a:	091b      	lsreq	r3, r3, #4
  40395c:	3004      	addeq	r0, #4
  40395e:	079a      	lsls	r2, r3, #30
  403960:	bf04      	itt	eq
  403962:	089b      	lsreq	r3, r3, #2
  403964:	3002      	addeq	r0, #2
  403966:	07da      	lsls	r2, r3, #31
  403968:	d407      	bmi.n	40397a <__lo0bits+0x4e>
  40396a:	085b      	lsrs	r3, r3, #1
  40396c:	d104      	bne.n	403978 <__lo0bits+0x4c>
  40396e:	2020      	movs	r0, #32
  403970:	4770      	bx	lr
  403972:	0c1b      	lsrs	r3, r3, #16
  403974:	2010      	movs	r0, #16
  403976:	e7e9      	b.n	40394c <__lo0bits+0x20>
  403978:	3001      	adds	r0, #1
  40397a:	600b      	str	r3, [r1, #0]
  40397c:	4770      	bx	lr
  40397e:	2000      	movs	r0, #0
  403980:	4770      	bx	lr
  403982:	085b      	lsrs	r3, r3, #1
  403984:	600b      	str	r3, [r1, #0]
  403986:	2001      	movs	r0, #1
  403988:	4770      	bx	lr
  40398a:	bf00      	nop

0040398c <__i2b>:
  40398c:	b510      	push	{r4, lr}
  40398e:	460c      	mov	r4, r1
  403990:	2101      	movs	r1, #1
  403992:	f7ff ff3b 	bl	40380c <_Balloc>
  403996:	2201      	movs	r2, #1
  403998:	6144      	str	r4, [r0, #20]
  40399a:	6102      	str	r2, [r0, #16]
  40399c:	bd10      	pop	{r4, pc}
  40399e:	bf00      	nop

004039a0 <__multiply>:
  4039a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039a4:	690c      	ldr	r4, [r1, #16]
  4039a6:	6915      	ldr	r5, [r2, #16]
  4039a8:	42ac      	cmp	r4, r5
  4039aa:	b083      	sub	sp, #12
  4039ac:	468b      	mov	fp, r1
  4039ae:	4616      	mov	r6, r2
  4039b0:	da04      	bge.n	4039bc <__multiply+0x1c>
  4039b2:	4622      	mov	r2, r4
  4039b4:	46b3      	mov	fp, r6
  4039b6:	462c      	mov	r4, r5
  4039b8:	460e      	mov	r6, r1
  4039ba:	4615      	mov	r5, r2
  4039bc:	f8db 3008 	ldr.w	r3, [fp, #8]
  4039c0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4039c4:	eb04 0805 	add.w	r8, r4, r5
  4039c8:	4598      	cmp	r8, r3
  4039ca:	bfc8      	it	gt
  4039cc:	3101      	addgt	r1, #1
  4039ce:	f7ff ff1d 	bl	40380c <_Balloc>
  4039d2:	f100 0914 	add.w	r9, r0, #20
  4039d6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4039da:	45d1      	cmp	r9, sl
  4039dc:	9000      	str	r0, [sp, #0]
  4039de:	d205      	bcs.n	4039ec <__multiply+0x4c>
  4039e0:	464b      	mov	r3, r9
  4039e2:	2100      	movs	r1, #0
  4039e4:	f843 1b04 	str.w	r1, [r3], #4
  4039e8:	459a      	cmp	sl, r3
  4039ea:	d8fb      	bhi.n	4039e4 <__multiply+0x44>
  4039ec:	f106 0c14 	add.w	ip, r6, #20
  4039f0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4039f4:	f10b 0b14 	add.w	fp, fp, #20
  4039f8:	459c      	cmp	ip, r3
  4039fa:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4039fe:	d24c      	bcs.n	403a9a <__multiply+0xfa>
  403a00:	f8cd a004 	str.w	sl, [sp, #4]
  403a04:	469a      	mov	sl, r3
  403a06:	f8dc 5000 	ldr.w	r5, [ip]
  403a0a:	b2af      	uxth	r7, r5
  403a0c:	b1ef      	cbz	r7, 403a4a <__multiply+0xaa>
  403a0e:	2100      	movs	r1, #0
  403a10:	464d      	mov	r5, r9
  403a12:	465e      	mov	r6, fp
  403a14:	460c      	mov	r4, r1
  403a16:	f856 2b04 	ldr.w	r2, [r6], #4
  403a1a:	6828      	ldr	r0, [r5, #0]
  403a1c:	b293      	uxth	r3, r2
  403a1e:	b281      	uxth	r1, r0
  403a20:	fb07 1303 	mla	r3, r7, r3, r1
  403a24:	0c12      	lsrs	r2, r2, #16
  403a26:	0c01      	lsrs	r1, r0, #16
  403a28:	4423      	add	r3, r4
  403a2a:	fb07 1102 	mla	r1, r7, r2, r1
  403a2e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  403a32:	b29b      	uxth	r3, r3
  403a34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  403a38:	45b6      	cmp	lr, r6
  403a3a:	f845 3b04 	str.w	r3, [r5], #4
  403a3e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  403a42:	d8e8      	bhi.n	403a16 <__multiply+0x76>
  403a44:	602c      	str	r4, [r5, #0]
  403a46:	f8dc 5000 	ldr.w	r5, [ip]
  403a4a:	0c2d      	lsrs	r5, r5, #16
  403a4c:	d01d      	beq.n	403a8a <__multiply+0xea>
  403a4e:	f8d9 3000 	ldr.w	r3, [r9]
  403a52:	4648      	mov	r0, r9
  403a54:	461c      	mov	r4, r3
  403a56:	4659      	mov	r1, fp
  403a58:	2200      	movs	r2, #0
  403a5a:	880e      	ldrh	r6, [r1, #0]
  403a5c:	0c24      	lsrs	r4, r4, #16
  403a5e:	fb05 4406 	mla	r4, r5, r6, r4
  403a62:	4422      	add	r2, r4
  403a64:	b29b      	uxth	r3, r3
  403a66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403a6a:	f840 3b04 	str.w	r3, [r0], #4
  403a6e:	f851 3b04 	ldr.w	r3, [r1], #4
  403a72:	6804      	ldr	r4, [r0, #0]
  403a74:	0c1b      	lsrs	r3, r3, #16
  403a76:	b2a6      	uxth	r6, r4
  403a78:	fb05 6303 	mla	r3, r5, r3, r6
  403a7c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  403a80:	458e      	cmp	lr, r1
  403a82:	ea4f 4213 	mov.w	r2, r3, lsr #16
  403a86:	d8e8      	bhi.n	403a5a <__multiply+0xba>
  403a88:	6003      	str	r3, [r0, #0]
  403a8a:	f10c 0c04 	add.w	ip, ip, #4
  403a8e:	45e2      	cmp	sl, ip
  403a90:	f109 0904 	add.w	r9, r9, #4
  403a94:	d8b7      	bhi.n	403a06 <__multiply+0x66>
  403a96:	f8dd a004 	ldr.w	sl, [sp, #4]
  403a9a:	f1b8 0f00 	cmp.w	r8, #0
  403a9e:	dd0b      	ble.n	403ab8 <__multiply+0x118>
  403aa0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  403aa4:	f1aa 0a04 	sub.w	sl, sl, #4
  403aa8:	b11b      	cbz	r3, 403ab2 <__multiply+0x112>
  403aaa:	e005      	b.n	403ab8 <__multiply+0x118>
  403aac:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  403ab0:	b913      	cbnz	r3, 403ab8 <__multiply+0x118>
  403ab2:	f1b8 0801 	subs.w	r8, r8, #1
  403ab6:	d1f9      	bne.n	403aac <__multiply+0x10c>
  403ab8:	9800      	ldr	r0, [sp, #0]
  403aba:	f8c0 8010 	str.w	r8, [r0, #16]
  403abe:	b003      	add	sp, #12
  403ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00403ac4 <__pow5mult>:
  403ac4:	f012 0303 	ands.w	r3, r2, #3
  403ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403acc:	4614      	mov	r4, r2
  403ace:	4607      	mov	r7, r0
  403ad0:	d12e      	bne.n	403b30 <__pow5mult+0x6c>
  403ad2:	460d      	mov	r5, r1
  403ad4:	10a4      	asrs	r4, r4, #2
  403ad6:	d01c      	beq.n	403b12 <__pow5mult+0x4e>
  403ad8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  403ada:	b396      	cbz	r6, 403b42 <__pow5mult+0x7e>
  403adc:	07e3      	lsls	r3, r4, #31
  403ade:	f04f 0800 	mov.w	r8, #0
  403ae2:	d406      	bmi.n	403af2 <__pow5mult+0x2e>
  403ae4:	1064      	asrs	r4, r4, #1
  403ae6:	d014      	beq.n	403b12 <__pow5mult+0x4e>
  403ae8:	6830      	ldr	r0, [r6, #0]
  403aea:	b1a8      	cbz	r0, 403b18 <__pow5mult+0x54>
  403aec:	4606      	mov	r6, r0
  403aee:	07e3      	lsls	r3, r4, #31
  403af0:	d5f8      	bpl.n	403ae4 <__pow5mult+0x20>
  403af2:	4632      	mov	r2, r6
  403af4:	4629      	mov	r1, r5
  403af6:	4638      	mov	r0, r7
  403af8:	f7ff ff52 	bl	4039a0 <__multiply>
  403afc:	b1b5      	cbz	r5, 403b2c <__pow5mult+0x68>
  403afe:	686a      	ldr	r2, [r5, #4]
  403b00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  403b02:	1064      	asrs	r4, r4, #1
  403b04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  403b08:	6029      	str	r1, [r5, #0]
  403b0a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  403b0e:	4605      	mov	r5, r0
  403b10:	d1ea      	bne.n	403ae8 <__pow5mult+0x24>
  403b12:	4628      	mov	r0, r5
  403b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b18:	4632      	mov	r2, r6
  403b1a:	4631      	mov	r1, r6
  403b1c:	4638      	mov	r0, r7
  403b1e:	f7ff ff3f 	bl	4039a0 <__multiply>
  403b22:	6030      	str	r0, [r6, #0]
  403b24:	f8c0 8000 	str.w	r8, [r0]
  403b28:	4606      	mov	r6, r0
  403b2a:	e7e0      	b.n	403aee <__pow5mult+0x2a>
  403b2c:	4605      	mov	r5, r0
  403b2e:	e7d9      	b.n	403ae4 <__pow5mult+0x20>
  403b30:	1e5a      	subs	r2, r3, #1
  403b32:	4d0b      	ldr	r5, [pc, #44]	; (403b60 <__pow5mult+0x9c>)
  403b34:	2300      	movs	r3, #0
  403b36:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  403b3a:	f7ff fe97 	bl	40386c <__multadd>
  403b3e:	4605      	mov	r5, r0
  403b40:	e7c8      	b.n	403ad4 <__pow5mult+0x10>
  403b42:	2101      	movs	r1, #1
  403b44:	4638      	mov	r0, r7
  403b46:	f7ff fe61 	bl	40380c <_Balloc>
  403b4a:	f240 2171 	movw	r1, #625	; 0x271
  403b4e:	2201      	movs	r2, #1
  403b50:	2300      	movs	r3, #0
  403b52:	6141      	str	r1, [r0, #20]
  403b54:	6102      	str	r2, [r0, #16]
  403b56:	4606      	mov	r6, r0
  403b58:	64b8      	str	r0, [r7, #72]	; 0x48
  403b5a:	6003      	str	r3, [r0, #0]
  403b5c:	e7be      	b.n	403adc <__pow5mult+0x18>
  403b5e:	bf00      	nop
  403b60:	00405408 	.word	0x00405408

00403b64 <__lshift>:
  403b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403b68:	4691      	mov	r9, r2
  403b6a:	690a      	ldr	r2, [r1, #16]
  403b6c:	688b      	ldr	r3, [r1, #8]
  403b6e:	ea4f 1469 	mov.w	r4, r9, asr #5
  403b72:	eb04 0802 	add.w	r8, r4, r2
  403b76:	f108 0501 	add.w	r5, r8, #1
  403b7a:	429d      	cmp	r5, r3
  403b7c:	460e      	mov	r6, r1
  403b7e:	4607      	mov	r7, r0
  403b80:	6849      	ldr	r1, [r1, #4]
  403b82:	dd04      	ble.n	403b8e <__lshift+0x2a>
  403b84:	005b      	lsls	r3, r3, #1
  403b86:	429d      	cmp	r5, r3
  403b88:	f101 0101 	add.w	r1, r1, #1
  403b8c:	dcfa      	bgt.n	403b84 <__lshift+0x20>
  403b8e:	4638      	mov	r0, r7
  403b90:	f7ff fe3c 	bl	40380c <_Balloc>
  403b94:	2c00      	cmp	r4, #0
  403b96:	f100 0314 	add.w	r3, r0, #20
  403b9a:	dd06      	ble.n	403baa <__lshift+0x46>
  403b9c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  403ba0:	2100      	movs	r1, #0
  403ba2:	f843 1b04 	str.w	r1, [r3], #4
  403ba6:	429a      	cmp	r2, r3
  403ba8:	d1fb      	bne.n	403ba2 <__lshift+0x3e>
  403baa:	6934      	ldr	r4, [r6, #16]
  403bac:	f106 0114 	add.w	r1, r6, #20
  403bb0:	f019 091f 	ands.w	r9, r9, #31
  403bb4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  403bb8:	d01d      	beq.n	403bf6 <__lshift+0x92>
  403bba:	f1c9 0c20 	rsb	ip, r9, #32
  403bbe:	2200      	movs	r2, #0
  403bc0:	680c      	ldr	r4, [r1, #0]
  403bc2:	fa04 f409 	lsl.w	r4, r4, r9
  403bc6:	4314      	orrs	r4, r2
  403bc8:	f843 4b04 	str.w	r4, [r3], #4
  403bcc:	f851 2b04 	ldr.w	r2, [r1], #4
  403bd0:	458e      	cmp	lr, r1
  403bd2:	fa22 f20c 	lsr.w	r2, r2, ip
  403bd6:	d8f3      	bhi.n	403bc0 <__lshift+0x5c>
  403bd8:	601a      	str	r2, [r3, #0]
  403bda:	b10a      	cbz	r2, 403be0 <__lshift+0x7c>
  403bdc:	f108 0502 	add.w	r5, r8, #2
  403be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  403be2:	6872      	ldr	r2, [r6, #4]
  403be4:	3d01      	subs	r5, #1
  403be6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  403bea:	6105      	str	r5, [r0, #16]
  403bec:	6031      	str	r1, [r6, #0]
  403bee:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  403bf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403bf6:	3b04      	subs	r3, #4
  403bf8:	f851 2b04 	ldr.w	r2, [r1], #4
  403bfc:	f843 2f04 	str.w	r2, [r3, #4]!
  403c00:	458e      	cmp	lr, r1
  403c02:	d8f9      	bhi.n	403bf8 <__lshift+0x94>
  403c04:	e7ec      	b.n	403be0 <__lshift+0x7c>
  403c06:	bf00      	nop

00403c08 <__mcmp>:
  403c08:	b430      	push	{r4, r5}
  403c0a:	690b      	ldr	r3, [r1, #16]
  403c0c:	4605      	mov	r5, r0
  403c0e:	6900      	ldr	r0, [r0, #16]
  403c10:	1ac0      	subs	r0, r0, r3
  403c12:	d10f      	bne.n	403c34 <__mcmp+0x2c>
  403c14:	009b      	lsls	r3, r3, #2
  403c16:	3514      	adds	r5, #20
  403c18:	3114      	adds	r1, #20
  403c1a:	4419      	add	r1, r3
  403c1c:	442b      	add	r3, r5
  403c1e:	e001      	b.n	403c24 <__mcmp+0x1c>
  403c20:	429d      	cmp	r5, r3
  403c22:	d207      	bcs.n	403c34 <__mcmp+0x2c>
  403c24:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  403c28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  403c2c:	4294      	cmp	r4, r2
  403c2e:	d0f7      	beq.n	403c20 <__mcmp+0x18>
  403c30:	d302      	bcc.n	403c38 <__mcmp+0x30>
  403c32:	2001      	movs	r0, #1
  403c34:	bc30      	pop	{r4, r5}
  403c36:	4770      	bx	lr
  403c38:	f04f 30ff 	mov.w	r0, #4294967295
  403c3c:	e7fa      	b.n	403c34 <__mcmp+0x2c>
  403c3e:	bf00      	nop

00403c40 <__mdiff>:
  403c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c44:	690f      	ldr	r7, [r1, #16]
  403c46:	460e      	mov	r6, r1
  403c48:	6911      	ldr	r1, [r2, #16]
  403c4a:	1a7f      	subs	r7, r7, r1
  403c4c:	2f00      	cmp	r7, #0
  403c4e:	4690      	mov	r8, r2
  403c50:	d117      	bne.n	403c82 <__mdiff+0x42>
  403c52:	0089      	lsls	r1, r1, #2
  403c54:	f106 0514 	add.w	r5, r6, #20
  403c58:	f102 0e14 	add.w	lr, r2, #20
  403c5c:	186b      	adds	r3, r5, r1
  403c5e:	4471      	add	r1, lr
  403c60:	e001      	b.n	403c66 <__mdiff+0x26>
  403c62:	429d      	cmp	r5, r3
  403c64:	d25c      	bcs.n	403d20 <__mdiff+0xe0>
  403c66:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  403c6a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  403c6e:	42a2      	cmp	r2, r4
  403c70:	d0f7      	beq.n	403c62 <__mdiff+0x22>
  403c72:	d25e      	bcs.n	403d32 <__mdiff+0xf2>
  403c74:	4633      	mov	r3, r6
  403c76:	462c      	mov	r4, r5
  403c78:	4646      	mov	r6, r8
  403c7a:	4675      	mov	r5, lr
  403c7c:	4698      	mov	r8, r3
  403c7e:	2701      	movs	r7, #1
  403c80:	e005      	b.n	403c8e <__mdiff+0x4e>
  403c82:	db58      	blt.n	403d36 <__mdiff+0xf6>
  403c84:	f106 0514 	add.w	r5, r6, #20
  403c88:	f108 0414 	add.w	r4, r8, #20
  403c8c:	2700      	movs	r7, #0
  403c8e:	6871      	ldr	r1, [r6, #4]
  403c90:	f7ff fdbc 	bl	40380c <_Balloc>
  403c94:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403c98:	6936      	ldr	r6, [r6, #16]
  403c9a:	60c7      	str	r7, [r0, #12]
  403c9c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  403ca0:	46a6      	mov	lr, r4
  403ca2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  403ca6:	f100 0414 	add.w	r4, r0, #20
  403caa:	2300      	movs	r3, #0
  403cac:	f85e 1b04 	ldr.w	r1, [lr], #4
  403cb0:	f855 8b04 	ldr.w	r8, [r5], #4
  403cb4:	b28a      	uxth	r2, r1
  403cb6:	fa13 f388 	uxtah	r3, r3, r8
  403cba:	0c09      	lsrs	r1, r1, #16
  403cbc:	1a9a      	subs	r2, r3, r2
  403cbe:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  403cc2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403cc6:	b292      	uxth	r2, r2
  403cc8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403ccc:	45f4      	cmp	ip, lr
  403cce:	f844 2b04 	str.w	r2, [r4], #4
  403cd2:	ea4f 4323 	mov.w	r3, r3, asr #16
  403cd6:	d8e9      	bhi.n	403cac <__mdiff+0x6c>
  403cd8:	42af      	cmp	r7, r5
  403cda:	d917      	bls.n	403d0c <__mdiff+0xcc>
  403cdc:	46a4      	mov	ip, r4
  403cde:	46ae      	mov	lr, r5
  403ce0:	f85e 2b04 	ldr.w	r2, [lr], #4
  403ce4:	fa13 f382 	uxtah	r3, r3, r2
  403ce8:	1419      	asrs	r1, r3, #16
  403cea:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  403cee:	b29b      	uxth	r3, r3
  403cf0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  403cf4:	4577      	cmp	r7, lr
  403cf6:	f84c 2b04 	str.w	r2, [ip], #4
  403cfa:	ea4f 4321 	mov.w	r3, r1, asr #16
  403cfe:	d8ef      	bhi.n	403ce0 <__mdiff+0xa0>
  403d00:	43ed      	mvns	r5, r5
  403d02:	442f      	add	r7, r5
  403d04:	f027 0703 	bic.w	r7, r7, #3
  403d08:	3704      	adds	r7, #4
  403d0a:	443c      	add	r4, r7
  403d0c:	3c04      	subs	r4, #4
  403d0e:	b922      	cbnz	r2, 403d1a <__mdiff+0xda>
  403d10:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  403d14:	3e01      	subs	r6, #1
  403d16:	2b00      	cmp	r3, #0
  403d18:	d0fa      	beq.n	403d10 <__mdiff+0xd0>
  403d1a:	6106      	str	r6, [r0, #16]
  403d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d20:	2100      	movs	r1, #0
  403d22:	f7ff fd73 	bl	40380c <_Balloc>
  403d26:	2201      	movs	r2, #1
  403d28:	2300      	movs	r3, #0
  403d2a:	6102      	str	r2, [r0, #16]
  403d2c:	6143      	str	r3, [r0, #20]
  403d2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d32:	4674      	mov	r4, lr
  403d34:	e7ab      	b.n	403c8e <__mdiff+0x4e>
  403d36:	4633      	mov	r3, r6
  403d38:	f106 0414 	add.w	r4, r6, #20
  403d3c:	f102 0514 	add.w	r5, r2, #20
  403d40:	4616      	mov	r6, r2
  403d42:	2701      	movs	r7, #1
  403d44:	4698      	mov	r8, r3
  403d46:	e7a2      	b.n	403c8e <__mdiff+0x4e>

00403d48 <__d2b>:
  403d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d4c:	b082      	sub	sp, #8
  403d4e:	2101      	movs	r1, #1
  403d50:	461c      	mov	r4, r3
  403d52:	f3c3 570a 	ubfx	r7, r3, #20, #11
  403d56:	4615      	mov	r5, r2
  403d58:	9e08      	ldr	r6, [sp, #32]
  403d5a:	f7ff fd57 	bl	40380c <_Balloc>
  403d5e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  403d62:	4680      	mov	r8, r0
  403d64:	b10f      	cbz	r7, 403d6a <__d2b+0x22>
  403d66:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  403d6a:	9401      	str	r4, [sp, #4]
  403d6c:	b31d      	cbz	r5, 403db6 <__d2b+0x6e>
  403d6e:	a802      	add	r0, sp, #8
  403d70:	f840 5d08 	str.w	r5, [r0, #-8]!
  403d74:	f7ff fdda 	bl	40392c <__lo0bits>
  403d78:	2800      	cmp	r0, #0
  403d7a:	d134      	bne.n	403de6 <__d2b+0x9e>
  403d7c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403d80:	f8c8 2014 	str.w	r2, [r8, #20]
  403d84:	2b00      	cmp	r3, #0
  403d86:	bf0c      	ite	eq
  403d88:	2101      	moveq	r1, #1
  403d8a:	2102      	movne	r1, #2
  403d8c:	f8c8 3018 	str.w	r3, [r8, #24]
  403d90:	f8c8 1010 	str.w	r1, [r8, #16]
  403d94:	b9df      	cbnz	r7, 403dce <__d2b+0x86>
  403d96:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  403d9a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  403d9e:	6030      	str	r0, [r6, #0]
  403da0:	6918      	ldr	r0, [r3, #16]
  403da2:	f7ff fda3 	bl	4038ec <__hi0bits>
  403da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403da8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  403dac:	6018      	str	r0, [r3, #0]
  403dae:	4640      	mov	r0, r8
  403db0:	b002      	add	sp, #8
  403db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403db6:	a801      	add	r0, sp, #4
  403db8:	f7ff fdb8 	bl	40392c <__lo0bits>
  403dbc:	9b01      	ldr	r3, [sp, #4]
  403dbe:	f8c8 3014 	str.w	r3, [r8, #20]
  403dc2:	2101      	movs	r1, #1
  403dc4:	3020      	adds	r0, #32
  403dc6:	f8c8 1010 	str.w	r1, [r8, #16]
  403dca:	2f00      	cmp	r7, #0
  403dcc:	d0e3      	beq.n	403d96 <__d2b+0x4e>
  403dce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403dd0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  403dd4:	4407      	add	r7, r0
  403dd6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  403dda:	6037      	str	r7, [r6, #0]
  403ddc:	6018      	str	r0, [r3, #0]
  403dde:	4640      	mov	r0, r8
  403de0:	b002      	add	sp, #8
  403de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403de6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  403dea:	f1c0 0220 	rsb	r2, r0, #32
  403dee:	fa03 f202 	lsl.w	r2, r3, r2
  403df2:	430a      	orrs	r2, r1
  403df4:	40c3      	lsrs	r3, r0
  403df6:	9301      	str	r3, [sp, #4]
  403df8:	f8c8 2014 	str.w	r2, [r8, #20]
  403dfc:	e7c2      	b.n	403d84 <__d2b+0x3c>
  403dfe:	bf00      	nop

00403e00 <_sbrk_r>:
  403e00:	b538      	push	{r3, r4, r5, lr}
  403e02:	4c07      	ldr	r4, [pc, #28]	; (403e20 <_sbrk_r+0x20>)
  403e04:	2300      	movs	r3, #0
  403e06:	4605      	mov	r5, r0
  403e08:	4608      	mov	r0, r1
  403e0a:	6023      	str	r3, [r4, #0]
  403e0c:	f7fc fcd8 	bl	4007c0 <_sbrk>
  403e10:	1c43      	adds	r3, r0, #1
  403e12:	d000      	beq.n	403e16 <_sbrk_r+0x16>
  403e14:	bd38      	pop	{r3, r4, r5, pc}
  403e16:	6823      	ldr	r3, [r4, #0]
  403e18:	2b00      	cmp	r3, #0
  403e1a:	d0fb      	beq.n	403e14 <_sbrk_r+0x14>
  403e1c:	602b      	str	r3, [r5, #0]
  403e1e:	bd38      	pop	{r3, r4, r5, pc}
  403e20:	20000ac0 	.word	0x20000ac0

00403e24 <__ssprint_r>:
  403e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e28:	6893      	ldr	r3, [r2, #8]
  403e2a:	b083      	sub	sp, #12
  403e2c:	4690      	mov	r8, r2
  403e2e:	2b00      	cmp	r3, #0
  403e30:	d070      	beq.n	403f14 <__ssprint_r+0xf0>
  403e32:	4682      	mov	sl, r0
  403e34:	460c      	mov	r4, r1
  403e36:	6817      	ldr	r7, [r2, #0]
  403e38:	688d      	ldr	r5, [r1, #8]
  403e3a:	6808      	ldr	r0, [r1, #0]
  403e3c:	e042      	b.n	403ec4 <__ssprint_r+0xa0>
  403e3e:	89a3      	ldrh	r3, [r4, #12]
  403e40:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403e44:	d02e      	beq.n	403ea4 <__ssprint_r+0x80>
  403e46:	6965      	ldr	r5, [r4, #20]
  403e48:	6921      	ldr	r1, [r4, #16]
  403e4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  403e4e:	eba0 0b01 	sub.w	fp, r0, r1
  403e52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  403e56:	f10b 0001 	add.w	r0, fp, #1
  403e5a:	106d      	asrs	r5, r5, #1
  403e5c:	4430      	add	r0, r6
  403e5e:	42a8      	cmp	r0, r5
  403e60:	462a      	mov	r2, r5
  403e62:	bf84      	itt	hi
  403e64:	4605      	movhi	r5, r0
  403e66:	462a      	movhi	r2, r5
  403e68:	055b      	lsls	r3, r3, #21
  403e6a:	d538      	bpl.n	403ede <__ssprint_r+0xba>
  403e6c:	4611      	mov	r1, r2
  403e6e:	4650      	mov	r0, sl
  403e70:	f7ff f926 	bl	4030c0 <_malloc_r>
  403e74:	2800      	cmp	r0, #0
  403e76:	d03c      	beq.n	403ef2 <__ssprint_r+0xce>
  403e78:	465a      	mov	r2, fp
  403e7a:	6921      	ldr	r1, [r4, #16]
  403e7c:	9001      	str	r0, [sp, #4]
  403e7e:	f7ff fc1f 	bl	4036c0 <memcpy>
  403e82:	89a2      	ldrh	r2, [r4, #12]
  403e84:	9b01      	ldr	r3, [sp, #4]
  403e86:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  403e8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  403e8e:	81a2      	strh	r2, [r4, #12]
  403e90:	eba5 020b 	sub.w	r2, r5, fp
  403e94:	eb03 000b 	add.w	r0, r3, fp
  403e98:	6165      	str	r5, [r4, #20]
  403e9a:	6123      	str	r3, [r4, #16]
  403e9c:	6020      	str	r0, [r4, #0]
  403e9e:	60a2      	str	r2, [r4, #8]
  403ea0:	4635      	mov	r5, r6
  403ea2:	46b3      	mov	fp, r6
  403ea4:	465a      	mov	r2, fp
  403ea6:	4649      	mov	r1, r9
  403ea8:	f000 f9b6 	bl	404218 <memmove>
  403eac:	f8d8 3008 	ldr.w	r3, [r8, #8]
  403eb0:	68a2      	ldr	r2, [r4, #8]
  403eb2:	6820      	ldr	r0, [r4, #0]
  403eb4:	1b55      	subs	r5, r2, r5
  403eb6:	4458      	add	r0, fp
  403eb8:	1b9e      	subs	r6, r3, r6
  403eba:	60a5      	str	r5, [r4, #8]
  403ebc:	6020      	str	r0, [r4, #0]
  403ebe:	f8c8 6008 	str.w	r6, [r8, #8]
  403ec2:	b33e      	cbz	r6, 403f14 <__ssprint_r+0xf0>
  403ec4:	687e      	ldr	r6, [r7, #4]
  403ec6:	463b      	mov	r3, r7
  403ec8:	3708      	adds	r7, #8
  403eca:	2e00      	cmp	r6, #0
  403ecc:	d0fa      	beq.n	403ec4 <__ssprint_r+0xa0>
  403ece:	42ae      	cmp	r6, r5
  403ed0:	f8d3 9000 	ldr.w	r9, [r3]
  403ed4:	46ab      	mov	fp, r5
  403ed6:	d2b2      	bcs.n	403e3e <__ssprint_r+0x1a>
  403ed8:	4635      	mov	r5, r6
  403eda:	46b3      	mov	fp, r6
  403edc:	e7e2      	b.n	403ea4 <__ssprint_r+0x80>
  403ede:	4650      	mov	r0, sl
  403ee0:	f000 f9fe 	bl	4042e0 <_realloc_r>
  403ee4:	4603      	mov	r3, r0
  403ee6:	2800      	cmp	r0, #0
  403ee8:	d1d2      	bne.n	403e90 <__ssprint_r+0x6c>
  403eea:	6921      	ldr	r1, [r4, #16]
  403eec:	4650      	mov	r0, sl
  403eee:	f000 f897 	bl	404020 <_free_r>
  403ef2:	230c      	movs	r3, #12
  403ef4:	f8ca 3000 	str.w	r3, [sl]
  403ef8:	89a3      	ldrh	r3, [r4, #12]
  403efa:	2200      	movs	r2, #0
  403efc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403f00:	f04f 30ff 	mov.w	r0, #4294967295
  403f04:	81a3      	strh	r3, [r4, #12]
  403f06:	f8c8 2008 	str.w	r2, [r8, #8]
  403f0a:	f8c8 2004 	str.w	r2, [r8, #4]
  403f0e:	b003      	add	sp, #12
  403f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f14:	2000      	movs	r0, #0
  403f16:	f8c8 0004 	str.w	r0, [r8, #4]
  403f1a:	b003      	add	sp, #12
  403f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00403f20 <_calloc_r>:
  403f20:	b510      	push	{r4, lr}
  403f22:	fb02 f101 	mul.w	r1, r2, r1
  403f26:	f7ff f8cb 	bl	4030c0 <_malloc_r>
  403f2a:	4604      	mov	r4, r0
  403f2c:	b1d8      	cbz	r0, 403f66 <_calloc_r+0x46>
  403f2e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  403f32:	f022 0203 	bic.w	r2, r2, #3
  403f36:	3a04      	subs	r2, #4
  403f38:	2a24      	cmp	r2, #36	; 0x24
  403f3a:	d818      	bhi.n	403f6e <_calloc_r+0x4e>
  403f3c:	2a13      	cmp	r2, #19
  403f3e:	d914      	bls.n	403f6a <_calloc_r+0x4a>
  403f40:	2300      	movs	r3, #0
  403f42:	2a1b      	cmp	r2, #27
  403f44:	6003      	str	r3, [r0, #0]
  403f46:	6043      	str	r3, [r0, #4]
  403f48:	d916      	bls.n	403f78 <_calloc_r+0x58>
  403f4a:	2a24      	cmp	r2, #36	; 0x24
  403f4c:	6083      	str	r3, [r0, #8]
  403f4e:	60c3      	str	r3, [r0, #12]
  403f50:	bf11      	iteee	ne
  403f52:	f100 0210 	addne.w	r2, r0, #16
  403f56:	6103      	streq	r3, [r0, #16]
  403f58:	6143      	streq	r3, [r0, #20]
  403f5a:	f100 0218 	addeq.w	r2, r0, #24
  403f5e:	2300      	movs	r3, #0
  403f60:	6013      	str	r3, [r2, #0]
  403f62:	6053      	str	r3, [r2, #4]
  403f64:	6093      	str	r3, [r2, #8]
  403f66:	4620      	mov	r0, r4
  403f68:	bd10      	pop	{r4, pc}
  403f6a:	4602      	mov	r2, r0
  403f6c:	e7f7      	b.n	403f5e <_calloc_r+0x3e>
  403f6e:	2100      	movs	r1, #0
  403f70:	f7fc fd2e 	bl	4009d0 <memset>
  403f74:	4620      	mov	r0, r4
  403f76:	bd10      	pop	{r4, pc}
  403f78:	f100 0208 	add.w	r2, r0, #8
  403f7c:	e7ef      	b.n	403f5e <_calloc_r+0x3e>
  403f7e:	bf00      	nop

00403f80 <_malloc_trim_r>:
  403f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403f82:	4f24      	ldr	r7, [pc, #144]	; (404014 <_malloc_trim_r+0x94>)
  403f84:	460c      	mov	r4, r1
  403f86:	4606      	mov	r6, r0
  403f88:	f7ff fc34 	bl	4037f4 <__malloc_lock>
  403f8c:	68bb      	ldr	r3, [r7, #8]
  403f8e:	685d      	ldr	r5, [r3, #4]
  403f90:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403f94:	310f      	adds	r1, #15
  403f96:	f025 0503 	bic.w	r5, r5, #3
  403f9a:	4429      	add	r1, r5
  403f9c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403fa0:	f021 010f 	bic.w	r1, r1, #15
  403fa4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403fa8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403fac:	db07      	blt.n	403fbe <_malloc_trim_r+0x3e>
  403fae:	2100      	movs	r1, #0
  403fb0:	4630      	mov	r0, r6
  403fb2:	f7ff ff25 	bl	403e00 <_sbrk_r>
  403fb6:	68bb      	ldr	r3, [r7, #8]
  403fb8:	442b      	add	r3, r5
  403fba:	4298      	cmp	r0, r3
  403fbc:	d004      	beq.n	403fc8 <_malloc_trim_r+0x48>
  403fbe:	4630      	mov	r0, r6
  403fc0:	f7ff fc1e 	bl	403800 <__malloc_unlock>
  403fc4:	2000      	movs	r0, #0
  403fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403fc8:	4261      	negs	r1, r4
  403fca:	4630      	mov	r0, r6
  403fcc:	f7ff ff18 	bl	403e00 <_sbrk_r>
  403fd0:	3001      	adds	r0, #1
  403fd2:	d00d      	beq.n	403ff0 <_malloc_trim_r+0x70>
  403fd4:	4b10      	ldr	r3, [pc, #64]	; (404018 <_malloc_trim_r+0x98>)
  403fd6:	68ba      	ldr	r2, [r7, #8]
  403fd8:	6819      	ldr	r1, [r3, #0]
  403fda:	1b2d      	subs	r5, r5, r4
  403fdc:	f045 0501 	orr.w	r5, r5, #1
  403fe0:	4630      	mov	r0, r6
  403fe2:	1b09      	subs	r1, r1, r4
  403fe4:	6055      	str	r5, [r2, #4]
  403fe6:	6019      	str	r1, [r3, #0]
  403fe8:	f7ff fc0a 	bl	403800 <__malloc_unlock>
  403fec:	2001      	movs	r0, #1
  403fee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ff0:	2100      	movs	r1, #0
  403ff2:	4630      	mov	r0, r6
  403ff4:	f7ff ff04 	bl	403e00 <_sbrk_r>
  403ff8:	68ba      	ldr	r2, [r7, #8]
  403ffa:	1a83      	subs	r3, r0, r2
  403ffc:	2b0f      	cmp	r3, #15
  403ffe:	ddde      	ble.n	403fbe <_malloc_trim_r+0x3e>
  404000:	4c06      	ldr	r4, [pc, #24]	; (40401c <_malloc_trim_r+0x9c>)
  404002:	4905      	ldr	r1, [pc, #20]	; (404018 <_malloc_trim_r+0x98>)
  404004:	6824      	ldr	r4, [r4, #0]
  404006:	f043 0301 	orr.w	r3, r3, #1
  40400a:	1b00      	subs	r0, r0, r4
  40400c:	6053      	str	r3, [r2, #4]
  40400e:	6008      	str	r0, [r1, #0]
  404010:	e7d5      	b.n	403fbe <_malloc_trim_r+0x3e>
  404012:	bf00      	nop
  404014:	2000044c 	.word	0x2000044c
  404018:	20000a58 	.word	0x20000a58
  40401c:	20000854 	.word	0x20000854

00404020 <_free_r>:
  404020:	2900      	cmp	r1, #0
  404022:	d044      	beq.n	4040ae <_free_r+0x8e>
  404024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404028:	460d      	mov	r5, r1
  40402a:	4680      	mov	r8, r0
  40402c:	f7ff fbe2 	bl	4037f4 <__malloc_lock>
  404030:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404034:	4969      	ldr	r1, [pc, #420]	; (4041dc <_free_r+0x1bc>)
  404036:	f027 0301 	bic.w	r3, r7, #1
  40403a:	f1a5 0408 	sub.w	r4, r5, #8
  40403e:	18e2      	adds	r2, r4, r3
  404040:	688e      	ldr	r6, [r1, #8]
  404042:	6850      	ldr	r0, [r2, #4]
  404044:	42b2      	cmp	r2, r6
  404046:	f020 0003 	bic.w	r0, r0, #3
  40404a:	d05e      	beq.n	40410a <_free_r+0xea>
  40404c:	07fe      	lsls	r6, r7, #31
  40404e:	6050      	str	r0, [r2, #4]
  404050:	d40b      	bmi.n	40406a <_free_r+0x4a>
  404052:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404056:	1be4      	subs	r4, r4, r7
  404058:	f101 0e08 	add.w	lr, r1, #8
  40405c:	68a5      	ldr	r5, [r4, #8]
  40405e:	4575      	cmp	r5, lr
  404060:	443b      	add	r3, r7
  404062:	d06d      	beq.n	404140 <_free_r+0x120>
  404064:	68e7      	ldr	r7, [r4, #12]
  404066:	60ef      	str	r7, [r5, #12]
  404068:	60bd      	str	r5, [r7, #8]
  40406a:	1815      	adds	r5, r2, r0
  40406c:	686d      	ldr	r5, [r5, #4]
  40406e:	07ed      	lsls	r5, r5, #31
  404070:	d53e      	bpl.n	4040f0 <_free_r+0xd0>
  404072:	f043 0201 	orr.w	r2, r3, #1
  404076:	6062      	str	r2, [r4, #4]
  404078:	50e3      	str	r3, [r4, r3]
  40407a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40407e:	d217      	bcs.n	4040b0 <_free_r+0x90>
  404080:	08db      	lsrs	r3, r3, #3
  404082:	1c58      	adds	r0, r3, #1
  404084:	109a      	asrs	r2, r3, #2
  404086:	684d      	ldr	r5, [r1, #4]
  404088:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40408c:	60a7      	str	r7, [r4, #8]
  40408e:	2301      	movs	r3, #1
  404090:	4093      	lsls	r3, r2
  404092:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404096:	432b      	orrs	r3, r5
  404098:	3a08      	subs	r2, #8
  40409a:	60e2      	str	r2, [r4, #12]
  40409c:	604b      	str	r3, [r1, #4]
  40409e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4040a2:	60fc      	str	r4, [r7, #12]
  4040a4:	4640      	mov	r0, r8
  4040a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4040aa:	f7ff bba9 	b.w	403800 <__malloc_unlock>
  4040ae:	4770      	bx	lr
  4040b0:	0a5a      	lsrs	r2, r3, #9
  4040b2:	2a04      	cmp	r2, #4
  4040b4:	d852      	bhi.n	40415c <_free_r+0x13c>
  4040b6:	099a      	lsrs	r2, r3, #6
  4040b8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4040bc:	00ff      	lsls	r7, r7, #3
  4040be:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4040c2:	19c8      	adds	r0, r1, r7
  4040c4:	59ca      	ldr	r2, [r1, r7]
  4040c6:	3808      	subs	r0, #8
  4040c8:	4290      	cmp	r0, r2
  4040ca:	d04f      	beq.n	40416c <_free_r+0x14c>
  4040cc:	6851      	ldr	r1, [r2, #4]
  4040ce:	f021 0103 	bic.w	r1, r1, #3
  4040d2:	428b      	cmp	r3, r1
  4040d4:	d232      	bcs.n	40413c <_free_r+0x11c>
  4040d6:	6892      	ldr	r2, [r2, #8]
  4040d8:	4290      	cmp	r0, r2
  4040da:	d1f7      	bne.n	4040cc <_free_r+0xac>
  4040dc:	68c3      	ldr	r3, [r0, #12]
  4040de:	60a0      	str	r0, [r4, #8]
  4040e0:	60e3      	str	r3, [r4, #12]
  4040e2:	609c      	str	r4, [r3, #8]
  4040e4:	60c4      	str	r4, [r0, #12]
  4040e6:	4640      	mov	r0, r8
  4040e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4040ec:	f7ff bb88 	b.w	403800 <__malloc_unlock>
  4040f0:	6895      	ldr	r5, [r2, #8]
  4040f2:	4f3b      	ldr	r7, [pc, #236]	; (4041e0 <_free_r+0x1c0>)
  4040f4:	42bd      	cmp	r5, r7
  4040f6:	4403      	add	r3, r0
  4040f8:	d040      	beq.n	40417c <_free_r+0x15c>
  4040fa:	68d0      	ldr	r0, [r2, #12]
  4040fc:	60e8      	str	r0, [r5, #12]
  4040fe:	f043 0201 	orr.w	r2, r3, #1
  404102:	6085      	str	r5, [r0, #8]
  404104:	6062      	str	r2, [r4, #4]
  404106:	50e3      	str	r3, [r4, r3]
  404108:	e7b7      	b.n	40407a <_free_r+0x5a>
  40410a:	07ff      	lsls	r7, r7, #31
  40410c:	4403      	add	r3, r0
  40410e:	d407      	bmi.n	404120 <_free_r+0x100>
  404110:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404114:	1aa4      	subs	r4, r4, r2
  404116:	4413      	add	r3, r2
  404118:	68a0      	ldr	r0, [r4, #8]
  40411a:	68e2      	ldr	r2, [r4, #12]
  40411c:	60c2      	str	r2, [r0, #12]
  40411e:	6090      	str	r0, [r2, #8]
  404120:	4a30      	ldr	r2, [pc, #192]	; (4041e4 <_free_r+0x1c4>)
  404122:	6812      	ldr	r2, [r2, #0]
  404124:	f043 0001 	orr.w	r0, r3, #1
  404128:	4293      	cmp	r3, r2
  40412a:	6060      	str	r0, [r4, #4]
  40412c:	608c      	str	r4, [r1, #8]
  40412e:	d3b9      	bcc.n	4040a4 <_free_r+0x84>
  404130:	4b2d      	ldr	r3, [pc, #180]	; (4041e8 <_free_r+0x1c8>)
  404132:	4640      	mov	r0, r8
  404134:	6819      	ldr	r1, [r3, #0]
  404136:	f7ff ff23 	bl	403f80 <_malloc_trim_r>
  40413a:	e7b3      	b.n	4040a4 <_free_r+0x84>
  40413c:	4610      	mov	r0, r2
  40413e:	e7cd      	b.n	4040dc <_free_r+0xbc>
  404140:	1811      	adds	r1, r2, r0
  404142:	6849      	ldr	r1, [r1, #4]
  404144:	07c9      	lsls	r1, r1, #31
  404146:	d444      	bmi.n	4041d2 <_free_r+0x1b2>
  404148:	6891      	ldr	r1, [r2, #8]
  40414a:	68d2      	ldr	r2, [r2, #12]
  40414c:	60ca      	str	r2, [r1, #12]
  40414e:	4403      	add	r3, r0
  404150:	f043 0001 	orr.w	r0, r3, #1
  404154:	6091      	str	r1, [r2, #8]
  404156:	6060      	str	r0, [r4, #4]
  404158:	50e3      	str	r3, [r4, r3]
  40415a:	e7a3      	b.n	4040a4 <_free_r+0x84>
  40415c:	2a14      	cmp	r2, #20
  40415e:	d816      	bhi.n	40418e <_free_r+0x16e>
  404160:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404164:	00ff      	lsls	r7, r7, #3
  404166:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40416a:	e7aa      	b.n	4040c2 <_free_r+0xa2>
  40416c:	10aa      	asrs	r2, r5, #2
  40416e:	2301      	movs	r3, #1
  404170:	684d      	ldr	r5, [r1, #4]
  404172:	4093      	lsls	r3, r2
  404174:	432b      	orrs	r3, r5
  404176:	604b      	str	r3, [r1, #4]
  404178:	4603      	mov	r3, r0
  40417a:	e7b0      	b.n	4040de <_free_r+0xbe>
  40417c:	f043 0201 	orr.w	r2, r3, #1
  404180:	614c      	str	r4, [r1, #20]
  404182:	610c      	str	r4, [r1, #16]
  404184:	60e5      	str	r5, [r4, #12]
  404186:	60a5      	str	r5, [r4, #8]
  404188:	6062      	str	r2, [r4, #4]
  40418a:	50e3      	str	r3, [r4, r3]
  40418c:	e78a      	b.n	4040a4 <_free_r+0x84>
  40418e:	2a54      	cmp	r2, #84	; 0x54
  404190:	d806      	bhi.n	4041a0 <_free_r+0x180>
  404192:	0b1a      	lsrs	r2, r3, #12
  404194:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404198:	00ff      	lsls	r7, r7, #3
  40419a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40419e:	e790      	b.n	4040c2 <_free_r+0xa2>
  4041a0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4041a4:	d806      	bhi.n	4041b4 <_free_r+0x194>
  4041a6:	0bda      	lsrs	r2, r3, #15
  4041a8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4041ac:	00ff      	lsls	r7, r7, #3
  4041ae:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4041b2:	e786      	b.n	4040c2 <_free_r+0xa2>
  4041b4:	f240 5054 	movw	r0, #1364	; 0x554
  4041b8:	4282      	cmp	r2, r0
  4041ba:	d806      	bhi.n	4041ca <_free_r+0x1aa>
  4041bc:	0c9a      	lsrs	r2, r3, #18
  4041be:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4041c2:	00ff      	lsls	r7, r7, #3
  4041c4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4041c8:	e77b      	b.n	4040c2 <_free_r+0xa2>
  4041ca:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4041ce:	257e      	movs	r5, #126	; 0x7e
  4041d0:	e777      	b.n	4040c2 <_free_r+0xa2>
  4041d2:	f043 0101 	orr.w	r1, r3, #1
  4041d6:	6061      	str	r1, [r4, #4]
  4041d8:	6013      	str	r3, [r2, #0]
  4041da:	e763      	b.n	4040a4 <_free_r+0x84>
  4041dc:	2000044c 	.word	0x2000044c
  4041e0:	20000454 	.word	0x20000454
  4041e4:	20000858 	.word	0x20000858
  4041e8:	20000a88 	.word	0x20000a88

004041ec <__ascii_mbtowc>:
  4041ec:	b082      	sub	sp, #8
  4041ee:	b149      	cbz	r1, 404204 <__ascii_mbtowc+0x18>
  4041f0:	b15a      	cbz	r2, 40420a <__ascii_mbtowc+0x1e>
  4041f2:	b16b      	cbz	r3, 404210 <__ascii_mbtowc+0x24>
  4041f4:	7813      	ldrb	r3, [r2, #0]
  4041f6:	600b      	str	r3, [r1, #0]
  4041f8:	7812      	ldrb	r2, [r2, #0]
  4041fa:	1c10      	adds	r0, r2, #0
  4041fc:	bf18      	it	ne
  4041fe:	2001      	movne	r0, #1
  404200:	b002      	add	sp, #8
  404202:	4770      	bx	lr
  404204:	a901      	add	r1, sp, #4
  404206:	2a00      	cmp	r2, #0
  404208:	d1f3      	bne.n	4041f2 <__ascii_mbtowc+0x6>
  40420a:	4610      	mov	r0, r2
  40420c:	b002      	add	sp, #8
  40420e:	4770      	bx	lr
  404210:	f06f 0001 	mvn.w	r0, #1
  404214:	e7f4      	b.n	404200 <__ascii_mbtowc+0x14>
  404216:	bf00      	nop

00404218 <memmove>:
  404218:	4288      	cmp	r0, r1
  40421a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40421c:	d90d      	bls.n	40423a <memmove+0x22>
  40421e:	188b      	adds	r3, r1, r2
  404220:	4298      	cmp	r0, r3
  404222:	d20a      	bcs.n	40423a <memmove+0x22>
  404224:	1884      	adds	r4, r0, r2
  404226:	2a00      	cmp	r2, #0
  404228:	d051      	beq.n	4042ce <memmove+0xb6>
  40422a:	4622      	mov	r2, r4
  40422c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404230:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404234:	4299      	cmp	r1, r3
  404236:	d1f9      	bne.n	40422c <memmove+0x14>
  404238:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40423a:	2a0f      	cmp	r2, #15
  40423c:	d948      	bls.n	4042d0 <memmove+0xb8>
  40423e:	ea41 0300 	orr.w	r3, r1, r0
  404242:	079b      	lsls	r3, r3, #30
  404244:	d146      	bne.n	4042d4 <memmove+0xbc>
  404246:	f100 0410 	add.w	r4, r0, #16
  40424a:	f101 0310 	add.w	r3, r1, #16
  40424e:	4615      	mov	r5, r2
  404250:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404254:	f844 6c10 	str.w	r6, [r4, #-16]
  404258:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40425c:	f844 6c0c 	str.w	r6, [r4, #-12]
  404260:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404264:	f844 6c08 	str.w	r6, [r4, #-8]
  404268:	3d10      	subs	r5, #16
  40426a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40426e:	f844 6c04 	str.w	r6, [r4, #-4]
  404272:	2d0f      	cmp	r5, #15
  404274:	f103 0310 	add.w	r3, r3, #16
  404278:	f104 0410 	add.w	r4, r4, #16
  40427c:	d8e8      	bhi.n	404250 <memmove+0x38>
  40427e:	f1a2 0310 	sub.w	r3, r2, #16
  404282:	f023 030f 	bic.w	r3, r3, #15
  404286:	f002 0e0f 	and.w	lr, r2, #15
  40428a:	3310      	adds	r3, #16
  40428c:	f1be 0f03 	cmp.w	lr, #3
  404290:	4419      	add	r1, r3
  404292:	4403      	add	r3, r0
  404294:	d921      	bls.n	4042da <memmove+0xc2>
  404296:	1f1e      	subs	r6, r3, #4
  404298:	460d      	mov	r5, r1
  40429a:	4674      	mov	r4, lr
  40429c:	3c04      	subs	r4, #4
  40429e:	f855 7b04 	ldr.w	r7, [r5], #4
  4042a2:	f846 7f04 	str.w	r7, [r6, #4]!
  4042a6:	2c03      	cmp	r4, #3
  4042a8:	d8f8      	bhi.n	40429c <memmove+0x84>
  4042aa:	f1ae 0404 	sub.w	r4, lr, #4
  4042ae:	f024 0403 	bic.w	r4, r4, #3
  4042b2:	3404      	adds	r4, #4
  4042b4:	4421      	add	r1, r4
  4042b6:	4423      	add	r3, r4
  4042b8:	f002 0203 	and.w	r2, r2, #3
  4042bc:	b162      	cbz	r2, 4042d8 <memmove+0xc0>
  4042be:	3b01      	subs	r3, #1
  4042c0:	440a      	add	r2, r1
  4042c2:	f811 4b01 	ldrb.w	r4, [r1], #1
  4042c6:	f803 4f01 	strb.w	r4, [r3, #1]!
  4042ca:	428a      	cmp	r2, r1
  4042cc:	d1f9      	bne.n	4042c2 <memmove+0xaa>
  4042ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4042d0:	4603      	mov	r3, r0
  4042d2:	e7f3      	b.n	4042bc <memmove+0xa4>
  4042d4:	4603      	mov	r3, r0
  4042d6:	e7f2      	b.n	4042be <memmove+0xa6>
  4042d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4042da:	4672      	mov	r2, lr
  4042dc:	e7ee      	b.n	4042bc <memmove+0xa4>
  4042de:	bf00      	nop

004042e0 <_realloc_r>:
  4042e0:	2900      	cmp	r1, #0
  4042e2:	f000 8095 	beq.w	404410 <_realloc_r+0x130>
  4042e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042ea:	460d      	mov	r5, r1
  4042ec:	4616      	mov	r6, r2
  4042ee:	b083      	sub	sp, #12
  4042f0:	4680      	mov	r8, r0
  4042f2:	f106 070b 	add.w	r7, r6, #11
  4042f6:	f7ff fa7d 	bl	4037f4 <__malloc_lock>
  4042fa:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4042fe:	2f16      	cmp	r7, #22
  404300:	f02e 0403 	bic.w	r4, lr, #3
  404304:	f1a5 0908 	sub.w	r9, r5, #8
  404308:	d83c      	bhi.n	404384 <_realloc_r+0xa4>
  40430a:	2210      	movs	r2, #16
  40430c:	4617      	mov	r7, r2
  40430e:	42be      	cmp	r6, r7
  404310:	d83d      	bhi.n	40438e <_realloc_r+0xae>
  404312:	4294      	cmp	r4, r2
  404314:	da43      	bge.n	40439e <_realloc_r+0xbe>
  404316:	4bc4      	ldr	r3, [pc, #784]	; (404628 <_realloc_r+0x348>)
  404318:	6899      	ldr	r1, [r3, #8]
  40431a:	eb09 0004 	add.w	r0, r9, r4
  40431e:	4288      	cmp	r0, r1
  404320:	f000 80b4 	beq.w	40448c <_realloc_r+0x1ac>
  404324:	6843      	ldr	r3, [r0, #4]
  404326:	f023 0101 	bic.w	r1, r3, #1
  40432a:	4401      	add	r1, r0
  40432c:	6849      	ldr	r1, [r1, #4]
  40432e:	07c9      	lsls	r1, r1, #31
  404330:	d54c      	bpl.n	4043cc <_realloc_r+0xec>
  404332:	f01e 0f01 	tst.w	lr, #1
  404336:	f000 809b 	beq.w	404470 <_realloc_r+0x190>
  40433a:	4631      	mov	r1, r6
  40433c:	4640      	mov	r0, r8
  40433e:	f7fe febf 	bl	4030c0 <_malloc_r>
  404342:	4606      	mov	r6, r0
  404344:	2800      	cmp	r0, #0
  404346:	d03a      	beq.n	4043be <_realloc_r+0xde>
  404348:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40434c:	f023 0301 	bic.w	r3, r3, #1
  404350:	444b      	add	r3, r9
  404352:	f1a0 0208 	sub.w	r2, r0, #8
  404356:	429a      	cmp	r2, r3
  404358:	f000 8121 	beq.w	40459e <_realloc_r+0x2be>
  40435c:	1f22      	subs	r2, r4, #4
  40435e:	2a24      	cmp	r2, #36	; 0x24
  404360:	f200 8107 	bhi.w	404572 <_realloc_r+0x292>
  404364:	2a13      	cmp	r2, #19
  404366:	f200 80db 	bhi.w	404520 <_realloc_r+0x240>
  40436a:	4603      	mov	r3, r0
  40436c:	462a      	mov	r2, r5
  40436e:	6811      	ldr	r1, [r2, #0]
  404370:	6019      	str	r1, [r3, #0]
  404372:	6851      	ldr	r1, [r2, #4]
  404374:	6059      	str	r1, [r3, #4]
  404376:	6892      	ldr	r2, [r2, #8]
  404378:	609a      	str	r2, [r3, #8]
  40437a:	4629      	mov	r1, r5
  40437c:	4640      	mov	r0, r8
  40437e:	f7ff fe4f 	bl	404020 <_free_r>
  404382:	e01c      	b.n	4043be <_realloc_r+0xde>
  404384:	f027 0707 	bic.w	r7, r7, #7
  404388:	2f00      	cmp	r7, #0
  40438a:	463a      	mov	r2, r7
  40438c:	dabf      	bge.n	40430e <_realloc_r+0x2e>
  40438e:	2600      	movs	r6, #0
  404390:	230c      	movs	r3, #12
  404392:	4630      	mov	r0, r6
  404394:	f8c8 3000 	str.w	r3, [r8]
  404398:	b003      	add	sp, #12
  40439a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40439e:	462e      	mov	r6, r5
  4043a0:	1be3      	subs	r3, r4, r7
  4043a2:	2b0f      	cmp	r3, #15
  4043a4:	d81e      	bhi.n	4043e4 <_realloc_r+0x104>
  4043a6:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4043aa:	f003 0301 	and.w	r3, r3, #1
  4043ae:	4323      	orrs	r3, r4
  4043b0:	444c      	add	r4, r9
  4043b2:	f8c9 3004 	str.w	r3, [r9, #4]
  4043b6:	6863      	ldr	r3, [r4, #4]
  4043b8:	f043 0301 	orr.w	r3, r3, #1
  4043bc:	6063      	str	r3, [r4, #4]
  4043be:	4640      	mov	r0, r8
  4043c0:	f7ff fa1e 	bl	403800 <__malloc_unlock>
  4043c4:	4630      	mov	r0, r6
  4043c6:	b003      	add	sp, #12
  4043c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043cc:	f023 0303 	bic.w	r3, r3, #3
  4043d0:	18e1      	adds	r1, r4, r3
  4043d2:	4291      	cmp	r1, r2
  4043d4:	db1f      	blt.n	404416 <_realloc_r+0x136>
  4043d6:	68c3      	ldr	r3, [r0, #12]
  4043d8:	6882      	ldr	r2, [r0, #8]
  4043da:	462e      	mov	r6, r5
  4043dc:	60d3      	str	r3, [r2, #12]
  4043de:	460c      	mov	r4, r1
  4043e0:	609a      	str	r2, [r3, #8]
  4043e2:	e7dd      	b.n	4043a0 <_realloc_r+0xc0>
  4043e4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4043e8:	eb09 0107 	add.w	r1, r9, r7
  4043ec:	f002 0201 	and.w	r2, r2, #1
  4043f0:	444c      	add	r4, r9
  4043f2:	f043 0301 	orr.w	r3, r3, #1
  4043f6:	4317      	orrs	r7, r2
  4043f8:	f8c9 7004 	str.w	r7, [r9, #4]
  4043fc:	604b      	str	r3, [r1, #4]
  4043fe:	6863      	ldr	r3, [r4, #4]
  404400:	f043 0301 	orr.w	r3, r3, #1
  404404:	3108      	adds	r1, #8
  404406:	6063      	str	r3, [r4, #4]
  404408:	4640      	mov	r0, r8
  40440a:	f7ff fe09 	bl	404020 <_free_r>
  40440e:	e7d6      	b.n	4043be <_realloc_r+0xde>
  404410:	4611      	mov	r1, r2
  404412:	f7fe be55 	b.w	4030c0 <_malloc_r>
  404416:	f01e 0f01 	tst.w	lr, #1
  40441a:	d18e      	bne.n	40433a <_realloc_r+0x5a>
  40441c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404420:	eba9 0a01 	sub.w	sl, r9, r1
  404424:	f8da 1004 	ldr.w	r1, [sl, #4]
  404428:	f021 0103 	bic.w	r1, r1, #3
  40442c:	440b      	add	r3, r1
  40442e:	4423      	add	r3, r4
  404430:	4293      	cmp	r3, r2
  404432:	db25      	blt.n	404480 <_realloc_r+0x1a0>
  404434:	68c2      	ldr	r2, [r0, #12]
  404436:	6881      	ldr	r1, [r0, #8]
  404438:	4656      	mov	r6, sl
  40443a:	60ca      	str	r2, [r1, #12]
  40443c:	6091      	str	r1, [r2, #8]
  40443e:	f8da 100c 	ldr.w	r1, [sl, #12]
  404442:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404446:	1f22      	subs	r2, r4, #4
  404448:	2a24      	cmp	r2, #36	; 0x24
  40444a:	60c1      	str	r1, [r0, #12]
  40444c:	6088      	str	r0, [r1, #8]
  40444e:	f200 8094 	bhi.w	40457a <_realloc_r+0x29a>
  404452:	2a13      	cmp	r2, #19
  404454:	d96f      	bls.n	404536 <_realloc_r+0x256>
  404456:	6829      	ldr	r1, [r5, #0]
  404458:	f8ca 1008 	str.w	r1, [sl, #8]
  40445c:	6869      	ldr	r1, [r5, #4]
  40445e:	f8ca 100c 	str.w	r1, [sl, #12]
  404462:	2a1b      	cmp	r2, #27
  404464:	f200 80a2 	bhi.w	4045ac <_realloc_r+0x2cc>
  404468:	3508      	adds	r5, #8
  40446a:	f10a 0210 	add.w	r2, sl, #16
  40446e:	e063      	b.n	404538 <_realloc_r+0x258>
  404470:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404474:	eba9 0a03 	sub.w	sl, r9, r3
  404478:	f8da 1004 	ldr.w	r1, [sl, #4]
  40447c:	f021 0103 	bic.w	r1, r1, #3
  404480:	1863      	adds	r3, r4, r1
  404482:	4293      	cmp	r3, r2
  404484:	f6ff af59 	blt.w	40433a <_realloc_r+0x5a>
  404488:	4656      	mov	r6, sl
  40448a:	e7d8      	b.n	40443e <_realloc_r+0x15e>
  40448c:	6841      	ldr	r1, [r0, #4]
  40448e:	f021 0b03 	bic.w	fp, r1, #3
  404492:	44a3      	add	fp, r4
  404494:	f107 0010 	add.w	r0, r7, #16
  404498:	4583      	cmp	fp, r0
  40449a:	da56      	bge.n	40454a <_realloc_r+0x26a>
  40449c:	f01e 0f01 	tst.w	lr, #1
  4044a0:	f47f af4b 	bne.w	40433a <_realloc_r+0x5a>
  4044a4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4044a8:	eba9 0a01 	sub.w	sl, r9, r1
  4044ac:	f8da 1004 	ldr.w	r1, [sl, #4]
  4044b0:	f021 0103 	bic.w	r1, r1, #3
  4044b4:	448b      	add	fp, r1
  4044b6:	4558      	cmp	r0, fp
  4044b8:	dce2      	bgt.n	404480 <_realloc_r+0x1a0>
  4044ba:	4656      	mov	r6, sl
  4044bc:	f8da 100c 	ldr.w	r1, [sl, #12]
  4044c0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4044c4:	1f22      	subs	r2, r4, #4
  4044c6:	2a24      	cmp	r2, #36	; 0x24
  4044c8:	60c1      	str	r1, [r0, #12]
  4044ca:	6088      	str	r0, [r1, #8]
  4044cc:	f200 808f 	bhi.w	4045ee <_realloc_r+0x30e>
  4044d0:	2a13      	cmp	r2, #19
  4044d2:	f240 808a 	bls.w	4045ea <_realloc_r+0x30a>
  4044d6:	6829      	ldr	r1, [r5, #0]
  4044d8:	f8ca 1008 	str.w	r1, [sl, #8]
  4044dc:	6869      	ldr	r1, [r5, #4]
  4044de:	f8ca 100c 	str.w	r1, [sl, #12]
  4044e2:	2a1b      	cmp	r2, #27
  4044e4:	f200 808a 	bhi.w	4045fc <_realloc_r+0x31c>
  4044e8:	3508      	adds	r5, #8
  4044ea:	f10a 0210 	add.w	r2, sl, #16
  4044ee:	6829      	ldr	r1, [r5, #0]
  4044f0:	6011      	str	r1, [r2, #0]
  4044f2:	6869      	ldr	r1, [r5, #4]
  4044f4:	6051      	str	r1, [r2, #4]
  4044f6:	68a9      	ldr	r1, [r5, #8]
  4044f8:	6091      	str	r1, [r2, #8]
  4044fa:	eb0a 0107 	add.w	r1, sl, r7
  4044fe:	ebab 0207 	sub.w	r2, fp, r7
  404502:	f042 0201 	orr.w	r2, r2, #1
  404506:	6099      	str	r1, [r3, #8]
  404508:	604a      	str	r2, [r1, #4]
  40450a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40450e:	f003 0301 	and.w	r3, r3, #1
  404512:	431f      	orrs	r7, r3
  404514:	4640      	mov	r0, r8
  404516:	f8ca 7004 	str.w	r7, [sl, #4]
  40451a:	f7ff f971 	bl	403800 <__malloc_unlock>
  40451e:	e751      	b.n	4043c4 <_realloc_r+0xe4>
  404520:	682b      	ldr	r3, [r5, #0]
  404522:	6003      	str	r3, [r0, #0]
  404524:	686b      	ldr	r3, [r5, #4]
  404526:	6043      	str	r3, [r0, #4]
  404528:	2a1b      	cmp	r2, #27
  40452a:	d82d      	bhi.n	404588 <_realloc_r+0x2a8>
  40452c:	f100 0308 	add.w	r3, r0, #8
  404530:	f105 0208 	add.w	r2, r5, #8
  404534:	e71b      	b.n	40436e <_realloc_r+0x8e>
  404536:	4632      	mov	r2, r6
  404538:	6829      	ldr	r1, [r5, #0]
  40453a:	6011      	str	r1, [r2, #0]
  40453c:	6869      	ldr	r1, [r5, #4]
  40453e:	6051      	str	r1, [r2, #4]
  404540:	68a9      	ldr	r1, [r5, #8]
  404542:	6091      	str	r1, [r2, #8]
  404544:	461c      	mov	r4, r3
  404546:	46d1      	mov	r9, sl
  404548:	e72a      	b.n	4043a0 <_realloc_r+0xc0>
  40454a:	eb09 0107 	add.w	r1, r9, r7
  40454e:	ebab 0b07 	sub.w	fp, fp, r7
  404552:	f04b 0201 	orr.w	r2, fp, #1
  404556:	6099      	str	r1, [r3, #8]
  404558:	604a      	str	r2, [r1, #4]
  40455a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40455e:	f003 0301 	and.w	r3, r3, #1
  404562:	431f      	orrs	r7, r3
  404564:	4640      	mov	r0, r8
  404566:	f845 7c04 	str.w	r7, [r5, #-4]
  40456a:	f7ff f949 	bl	403800 <__malloc_unlock>
  40456e:	462e      	mov	r6, r5
  404570:	e728      	b.n	4043c4 <_realloc_r+0xe4>
  404572:	4629      	mov	r1, r5
  404574:	f7ff fe50 	bl	404218 <memmove>
  404578:	e6ff      	b.n	40437a <_realloc_r+0x9a>
  40457a:	4629      	mov	r1, r5
  40457c:	4630      	mov	r0, r6
  40457e:	461c      	mov	r4, r3
  404580:	46d1      	mov	r9, sl
  404582:	f7ff fe49 	bl	404218 <memmove>
  404586:	e70b      	b.n	4043a0 <_realloc_r+0xc0>
  404588:	68ab      	ldr	r3, [r5, #8]
  40458a:	6083      	str	r3, [r0, #8]
  40458c:	68eb      	ldr	r3, [r5, #12]
  40458e:	60c3      	str	r3, [r0, #12]
  404590:	2a24      	cmp	r2, #36	; 0x24
  404592:	d017      	beq.n	4045c4 <_realloc_r+0x2e4>
  404594:	f100 0310 	add.w	r3, r0, #16
  404598:	f105 0210 	add.w	r2, r5, #16
  40459c:	e6e7      	b.n	40436e <_realloc_r+0x8e>
  40459e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4045a2:	f023 0303 	bic.w	r3, r3, #3
  4045a6:	441c      	add	r4, r3
  4045a8:	462e      	mov	r6, r5
  4045aa:	e6f9      	b.n	4043a0 <_realloc_r+0xc0>
  4045ac:	68a9      	ldr	r1, [r5, #8]
  4045ae:	f8ca 1010 	str.w	r1, [sl, #16]
  4045b2:	68e9      	ldr	r1, [r5, #12]
  4045b4:	f8ca 1014 	str.w	r1, [sl, #20]
  4045b8:	2a24      	cmp	r2, #36	; 0x24
  4045ba:	d00c      	beq.n	4045d6 <_realloc_r+0x2f6>
  4045bc:	3510      	adds	r5, #16
  4045be:	f10a 0218 	add.w	r2, sl, #24
  4045c2:	e7b9      	b.n	404538 <_realloc_r+0x258>
  4045c4:	692b      	ldr	r3, [r5, #16]
  4045c6:	6103      	str	r3, [r0, #16]
  4045c8:	696b      	ldr	r3, [r5, #20]
  4045ca:	6143      	str	r3, [r0, #20]
  4045cc:	f105 0218 	add.w	r2, r5, #24
  4045d0:	f100 0318 	add.w	r3, r0, #24
  4045d4:	e6cb      	b.n	40436e <_realloc_r+0x8e>
  4045d6:	692a      	ldr	r2, [r5, #16]
  4045d8:	f8ca 2018 	str.w	r2, [sl, #24]
  4045dc:	696a      	ldr	r2, [r5, #20]
  4045de:	f8ca 201c 	str.w	r2, [sl, #28]
  4045e2:	3518      	adds	r5, #24
  4045e4:	f10a 0220 	add.w	r2, sl, #32
  4045e8:	e7a6      	b.n	404538 <_realloc_r+0x258>
  4045ea:	4632      	mov	r2, r6
  4045ec:	e77f      	b.n	4044ee <_realloc_r+0x20e>
  4045ee:	4629      	mov	r1, r5
  4045f0:	4630      	mov	r0, r6
  4045f2:	9301      	str	r3, [sp, #4]
  4045f4:	f7ff fe10 	bl	404218 <memmove>
  4045f8:	9b01      	ldr	r3, [sp, #4]
  4045fa:	e77e      	b.n	4044fa <_realloc_r+0x21a>
  4045fc:	68a9      	ldr	r1, [r5, #8]
  4045fe:	f8ca 1010 	str.w	r1, [sl, #16]
  404602:	68e9      	ldr	r1, [r5, #12]
  404604:	f8ca 1014 	str.w	r1, [sl, #20]
  404608:	2a24      	cmp	r2, #36	; 0x24
  40460a:	d003      	beq.n	404614 <_realloc_r+0x334>
  40460c:	3510      	adds	r5, #16
  40460e:	f10a 0218 	add.w	r2, sl, #24
  404612:	e76c      	b.n	4044ee <_realloc_r+0x20e>
  404614:	692a      	ldr	r2, [r5, #16]
  404616:	f8ca 2018 	str.w	r2, [sl, #24]
  40461a:	696a      	ldr	r2, [r5, #20]
  40461c:	f8ca 201c 	str.w	r2, [sl, #28]
  404620:	3518      	adds	r5, #24
  404622:	f10a 0220 	add.w	r2, sl, #32
  404626:	e762      	b.n	4044ee <_realloc_r+0x20e>
  404628:	2000044c 	.word	0x2000044c

0040462c <__ascii_wctomb>:
  40462c:	b121      	cbz	r1, 404638 <__ascii_wctomb+0xc>
  40462e:	2aff      	cmp	r2, #255	; 0xff
  404630:	d804      	bhi.n	40463c <__ascii_wctomb+0x10>
  404632:	700a      	strb	r2, [r1, #0]
  404634:	2001      	movs	r0, #1
  404636:	4770      	bx	lr
  404638:	4608      	mov	r0, r1
  40463a:	4770      	bx	lr
  40463c:	238a      	movs	r3, #138	; 0x8a
  40463e:	6003      	str	r3, [r0, #0]
  404640:	f04f 30ff 	mov.w	r0, #4294967295
  404644:	4770      	bx	lr
  404646:	bf00      	nop

00404648 <__aeabi_drsub>:
  404648:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40464c:	e002      	b.n	404654 <__adddf3>
  40464e:	bf00      	nop

00404650 <__aeabi_dsub>:
  404650:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00404654 <__adddf3>:
  404654:	b530      	push	{r4, r5, lr}
  404656:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40465a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40465e:	ea94 0f05 	teq	r4, r5
  404662:	bf08      	it	eq
  404664:	ea90 0f02 	teqeq	r0, r2
  404668:	bf1f      	itttt	ne
  40466a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40466e:	ea55 0c02 	orrsne.w	ip, r5, r2
  404672:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  404676:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40467a:	f000 80e2 	beq.w	404842 <__adddf3+0x1ee>
  40467e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  404682:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  404686:	bfb8      	it	lt
  404688:	426d      	neglt	r5, r5
  40468a:	dd0c      	ble.n	4046a6 <__adddf3+0x52>
  40468c:	442c      	add	r4, r5
  40468e:	ea80 0202 	eor.w	r2, r0, r2
  404692:	ea81 0303 	eor.w	r3, r1, r3
  404696:	ea82 0000 	eor.w	r0, r2, r0
  40469a:	ea83 0101 	eor.w	r1, r3, r1
  40469e:	ea80 0202 	eor.w	r2, r0, r2
  4046a2:	ea81 0303 	eor.w	r3, r1, r3
  4046a6:	2d36      	cmp	r5, #54	; 0x36
  4046a8:	bf88      	it	hi
  4046aa:	bd30      	pophi	{r4, r5, pc}
  4046ac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4046b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4046b4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4046b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4046bc:	d002      	beq.n	4046c4 <__adddf3+0x70>
  4046be:	4240      	negs	r0, r0
  4046c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4046c4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4046c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4046cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4046d0:	d002      	beq.n	4046d8 <__adddf3+0x84>
  4046d2:	4252      	negs	r2, r2
  4046d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4046d8:	ea94 0f05 	teq	r4, r5
  4046dc:	f000 80a7 	beq.w	40482e <__adddf3+0x1da>
  4046e0:	f1a4 0401 	sub.w	r4, r4, #1
  4046e4:	f1d5 0e20 	rsbs	lr, r5, #32
  4046e8:	db0d      	blt.n	404706 <__adddf3+0xb2>
  4046ea:	fa02 fc0e 	lsl.w	ip, r2, lr
  4046ee:	fa22 f205 	lsr.w	r2, r2, r5
  4046f2:	1880      	adds	r0, r0, r2
  4046f4:	f141 0100 	adc.w	r1, r1, #0
  4046f8:	fa03 f20e 	lsl.w	r2, r3, lr
  4046fc:	1880      	adds	r0, r0, r2
  4046fe:	fa43 f305 	asr.w	r3, r3, r5
  404702:	4159      	adcs	r1, r3
  404704:	e00e      	b.n	404724 <__adddf3+0xd0>
  404706:	f1a5 0520 	sub.w	r5, r5, #32
  40470a:	f10e 0e20 	add.w	lr, lr, #32
  40470e:	2a01      	cmp	r2, #1
  404710:	fa03 fc0e 	lsl.w	ip, r3, lr
  404714:	bf28      	it	cs
  404716:	f04c 0c02 	orrcs.w	ip, ip, #2
  40471a:	fa43 f305 	asr.w	r3, r3, r5
  40471e:	18c0      	adds	r0, r0, r3
  404720:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404724:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404728:	d507      	bpl.n	40473a <__adddf3+0xe6>
  40472a:	f04f 0e00 	mov.w	lr, #0
  40472e:	f1dc 0c00 	rsbs	ip, ip, #0
  404732:	eb7e 0000 	sbcs.w	r0, lr, r0
  404736:	eb6e 0101 	sbc.w	r1, lr, r1
  40473a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40473e:	d31b      	bcc.n	404778 <__adddf3+0x124>
  404740:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404744:	d30c      	bcc.n	404760 <__adddf3+0x10c>
  404746:	0849      	lsrs	r1, r1, #1
  404748:	ea5f 0030 	movs.w	r0, r0, rrx
  40474c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404750:	f104 0401 	add.w	r4, r4, #1
  404754:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404758:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40475c:	f080 809a 	bcs.w	404894 <__adddf3+0x240>
  404760:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404764:	bf08      	it	eq
  404766:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40476a:	f150 0000 	adcs.w	r0, r0, #0
  40476e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404772:	ea41 0105 	orr.w	r1, r1, r5
  404776:	bd30      	pop	{r4, r5, pc}
  404778:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40477c:	4140      	adcs	r0, r0
  40477e:	eb41 0101 	adc.w	r1, r1, r1
  404782:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404786:	f1a4 0401 	sub.w	r4, r4, #1
  40478a:	d1e9      	bne.n	404760 <__adddf3+0x10c>
  40478c:	f091 0f00 	teq	r1, #0
  404790:	bf04      	itt	eq
  404792:	4601      	moveq	r1, r0
  404794:	2000      	moveq	r0, #0
  404796:	fab1 f381 	clz	r3, r1
  40479a:	bf08      	it	eq
  40479c:	3320      	addeq	r3, #32
  40479e:	f1a3 030b 	sub.w	r3, r3, #11
  4047a2:	f1b3 0220 	subs.w	r2, r3, #32
  4047a6:	da0c      	bge.n	4047c2 <__adddf3+0x16e>
  4047a8:	320c      	adds	r2, #12
  4047aa:	dd08      	ble.n	4047be <__adddf3+0x16a>
  4047ac:	f102 0c14 	add.w	ip, r2, #20
  4047b0:	f1c2 020c 	rsb	r2, r2, #12
  4047b4:	fa01 f00c 	lsl.w	r0, r1, ip
  4047b8:	fa21 f102 	lsr.w	r1, r1, r2
  4047bc:	e00c      	b.n	4047d8 <__adddf3+0x184>
  4047be:	f102 0214 	add.w	r2, r2, #20
  4047c2:	bfd8      	it	le
  4047c4:	f1c2 0c20 	rsble	ip, r2, #32
  4047c8:	fa01 f102 	lsl.w	r1, r1, r2
  4047cc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4047d0:	bfdc      	itt	le
  4047d2:	ea41 010c 	orrle.w	r1, r1, ip
  4047d6:	4090      	lslle	r0, r2
  4047d8:	1ae4      	subs	r4, r4, r3
  4047da:	bfa2      	ittt	ge
  4047dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4047e0:	4329      	orrge	r1, r5
  4047e2:	bd30      	popge	{r4, r5, pc}
  4047e4:	ea6f 0404 	mvn.w	r4, r4
  4047e8:	3c1f      	subs	r4, #31
  4047ea:	da1c      	bge.n	404826 <__adddf3+0x1d2>
  4047ec:	340c      	adds	r4, #12
  4047ee:	dc0e      	bgt.n	40480e <__adddf3+0x1ba>
  4047f0:	f104 0414 	add.w	r4, r4, #20
  4047f4:	f1c4 0220 	rsb	r2, r4, #32
  4047f8:	fa20 f004 	lsr.w	r0, r0, r4
  4047fc:	fa01 f302 	lsl.w	r3, r1, r2
  404800:	ea40 0003 	orr.w	r0, r0, r3
  404804:	fa21 f304 	lsr.w	r3, r1, r4
  404808:	ea45 0103 	orr.w	r1, r5, r3
  40480c:	bd30      	pop	{r4, r5, pc}
  40480e:	f1c4 040c 	rsb	r4, r4, #12
  404812:	f1c4 0220 	rsb	r2, r4, #32
  404816:	fa20 f002 	lsr.w	r0, r0, r2
  40481a:	fa01 f304 	lsl.w	r3, r1, r4
  40481e:	ea40 0003 	orr.w	r0, r0, r3
  404822:	4629      	mov	r1, r5
  404824:	bd30      	pop	{r4, r5, pc}
  404826:	fa21 f004 	lsr.w	r0, r1, r4
  40482a:	4629      	mov	r1, r5
  40482c:	bd30      	pop	{r4, r5, pc}
  40482e:	f094 0f00 	teq	r4, #0
  404832:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  404836:	bf06      	itte	eq
  404838:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40483c:	3401      	addeq	r4, #1
  40483e:	3d01      	subne	r5, #1
  404840:	e74e      	b.n	4046e0 <__adddf3+0x8c>
  404842:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404846:	bf18      	it	ne
  404848:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40484c:	d029      	beq.n	4048a2 <__adddf3+0x24e>
  40484e:	ea94 0f05 	teq	r4, r5
  404852:	bf08      	it	eq
  404854:	ea90 0f02 	teqeq	r0, r2
  404858:	d005      	beq.n	404866 <__adddf3+0x212>
  40485a:	ea54 0c00 	orrs.w	ip, r4, r0
  40485e:	bf04      	itt	eq
  404860:	4619      	moveq	r1, r3
  404862:	4610      	moveq	r0, r2
  404864:	bd30      	pop	{r4, r5, pc}
  404866:	ea91 0f03 	teq	r1, r3
  40486a:	bf1e      	ittt	ne
  40486c:	2100      	movne	r1, #0
  40486e:	2000      	movne	r0, #0
  404870:	bd30      	popne	{r4, r5, pc}
  404872:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  404876:	d105      	bne.n	404884 <__adddf3+0x230>
  404878:	0040      	lsls	r0, r0, #1
  40487a:	4149      	adcs	r1, r1
  40487c:	bf28      	it	cs
  40487e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  404882:	bd30      	pop	{r4, r5, pc}
  404884:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  404888:	bf3c      	itt	cc
  40488a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40488e:	bd30      	popcc	{r4, r5, pc}
  404890:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404894:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  404898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40489c:	f04f 0000 	mov.w	r0, #0
  4048a0:	bd30      	pop	{r4, r5, pc}
  4048a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4048a6:	bf1a      	itte	ne
  4048a8:	4619      	movne	r1, r3
  4048aa:	4610      	movne	r0, r2
  4048ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4048b0:	bf1c      	itt	ne
  4048b2:	460b      	movne	r3, r1
  4048b4:	4602      	movne	r2, r0
  4048b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4048ba:	bf06      	itte	eq
  4048bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4048c0:	ea91 0f03 	teqeq	r1, r3
  4048c4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4048c8:	bd30      	pop	{r4, r5, pc}
  4048ca:	bf00      	nop

004048cc <__aeabi_ui2d>:
  4048cc:	f090 0f00 	teq	r0, #0
  4048d0:	bf04      	itt	eq
  4048d2:	2100      	moveq	r1, #0
  4048d4:	4770      	bxeq	lr
  4048d6:	b530      	push	{r4, r5, lr}
  4048d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4048dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4048e0:	f04f 0500 	mov.w	r5, #0
  4048e4:	f04f 0100 	mov.w	r1, #0
  4048e8:	e750      	b.n	40478c <__adddf3+0x138>
  4048ea:	bf00      	nop

004048ec <__aeabi_i2d>:
  4048ec:	f090 0f00 	teq	r0, #0
  4048f0:	bf04      	itt	eq
  4048f2:	2100      	moveq	r1, #0
  4048f4:	4770      	bxeq	lr
  4048f6:	b530      	push	{r4, r5, lr}
  4048f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4048fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404900:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  404904:	bf48      	it	mi
  404906:	4240      	negmi	r0, r0
  404908:	f04f 0100 	mov.w	r1, #0
  40490c:	e73e      	b.n	40478c <__adddf3+0x138>
  40490e:	bf00      	nop

00404910 <__aeabi_f2d>:
  404910:	0042      	lsls	r2, r0, #1
  404912:	ea4f 01e2 	mov.w	r1, r2, asr #3
  404916:	ea4f 0131 	mov.w	r1, r1, rrx
  40491a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40491e:	bf1f      	itttt	ne
  404920:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404924:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404928:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40492c:	4770      	bxne	lr
  40492e:	f092 0f00 	teq	r2, #0
  404932:	bf14      	ite	ne
  404934:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404938:	4770      	bxeq	lr
  40493a:	b530      	push	{r4, r5, lr}
  40493c:	f44f 7460 	mov.w	r4, #896	; 0x380
  404940:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404944:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404948:	e720      	b.n	40478c <__adddf3+0x138>
  40494a:	bf00      	nop

0040494c <__aeabi_ul2d>:
  40494c:	ea50 0201 	orrs.w	r2, r0, r1
  404950:	bf08      	it	eq
  404952:	4770      	bxeq	lr
  404954:	b530      	push	{r4, r5, lr}
  404956:	f04f 0500 	mov.w	r5, #0
  40495a:	e00a      	b.n	404972 <__aeabi_l2d+0x16>

0040495c <__aeabi_l2d>:
  40495c:	ea50 0201 	orrs.w	r2, r0, r1
  404960:	bf08      	it	eq
  404962:	4770      	bxeq	lr
  404964:	b530      	push	{r4, r5, lr}
  404966:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40496a:	d502      	bpl.n	404972 <__aeabi_l2d+0x16>
  40496c:	4240      	negs	r0, r0
  40496e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404972:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404976:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40497a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40497e:	f43f aedc 	beq.w	40473a <__adddf3+0xe6>
  404982:	f04f 0203 	mov.w	r2, #3
  404986:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40498a:	bf18      	it	ne
  40498c:	3203      	addne	r2, #3
  40498e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404992:	bf18      	it	ne
  404994:	3203      	addne	r2, #3
  404996:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40499a:	f1c2 0320 	rsb	r3, r2, #32
  40499e:	fa00 fc03 	lsl.w	ip, r0, r3
  4049a2:	fa20 f002 	lsr.w	r0, r0, r2
  4049a6:	fa01 fe03 	lsl.w	lr, r1, r3
  4049aa:	ea40 000e 	orr.w	r0, r0, lr
  4049ae:	fa21 f102 	lsr.w	r1, r1, r2
  4049b2:	4414      	add	r4, r2
  4049b4:	e6c1      	b.n	40473a <__adddf3+0xe6>
  4049b6:	bf00      	nop

004049b8 <__aeabi_dmul>:
  4049b8:	b570      	push	{r4, r5, r6, lr}
  4049ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4049be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4049c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4049c6:	bf1d      	ittte	ne
  4049c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4049cc:	ea94 0f0c 	teqne	r4, ip
  4049d0:	ea95 0f0c 	teqne	r5, ip
  4049d4:	f000 f8de 	bleq	404b94 <__aeabi_dmul+0x1dc>
  4049d8:	442c      	add	r4, r5
  4049da:	ea81 0603 	eor.w	r6, r1, r3
  4049de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4049e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4049e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4049ea:	bf18      	it	ne
  4049ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4049f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4049f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4049f8:	d038      	beq.n	404a6c <__aeabi_dmul+0xb4>
  4049fa:	fba0 ce02 	umull	ip, lr, r0, r2
  4049fe:	f04f 0500 	mov.w	r5, #0
  404a02:	fbe1 e502 	umlal	lr, r5, r1, r2
  404a06:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404a0a:	fbe0 e503 	umlal	lr, r5, r0, r3
  404a0e:	f04f 0600 	mov.w	r6, #0
  404a12:	fbe1 5603 	umlal	r5, r6, r1, r3
  404a16:	f09c 0f00 	teq	ip, #0
  404a1a:	bf18      	it	ne
  404a1c:	f04e 0e01 	orrne.w	lr, lr, #1
  404a20:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404a24:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404a28:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404a2c:	d204      	bcs.n	404a38 <__aeabi_dmul+0x80>
  404a2e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404a32:	416d      	adcs	r5, r5
  404a34:	eb46 0606 	adc.w	r6, r6, r6
  404a38:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404a3c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404a40:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404a44:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404a48:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404a4c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404a50:	bf88      	it	hi
  404a52:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404a56:	d81e      	bhi.n	404a96 <__aeabi_dmul+0xde>
  404a58:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404a5c:	bf08      	it	eq
  404a5e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404a62:	f150 0000 	adcs.w	r0, r0, #0
  404a66:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404a6a:	bd70      	pop	{r4, r5, r6, pc}
  404a6c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404a70:	ea46 0101 	orr.w	r1, r6, r1
  404a74:	ea40 0002 	orr.w	r0, r0, r2
  404a78:	ea81 0103 	eor.w	r1, r1, r3
  404a7c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404a80:	bfc2      	ittt	gt
  404a82:	ebd4 050c 	rsbsgt	r5, r4, ip
  404a86:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404a8a:	bd70      	popgt	{r4, r5, r6, pc}
  404a8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404a90:	f04f 0e00 	mov.w	lr, #0
  404a94:	3c01      	subs	r4, #1
  404a96:	f300 80ab 	bgt.w	404bf0 <__aeabi_dmul+0x238>
  404a9a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  404a9e:	bfde      	ittt	le
  404aa0:	2000      	movle	r0, #0
  404aa2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  404aa6:	bd70      	pople	{r4, r5, r6, pc}
  404aa8:	f1c4 0400 	rsb	r4, r4, #0
  404aac:	3c20      	subs	r4, #32
  404aae:	da35      	bge.n	404b1c <__aeabi_dmul+0x164>
  404ab0:	340c      	adds	r4, #12
  404ab2:	dc1b      	bgt.n	404aec <__aeabi_dmul+0x134>
  404ab4:	f104 0414 	add.w	r4, r4, #20
  404ab8:	f1c4 0520 	rsb	r5, r4, #32
  404abc:	fa00 f305 	lsl.w	r3, r0, r5
  404ac0:	fa20 f004 	lsr.w	r0, r0, r4
  404ac4:	fa01 f205 	lsl.w	r2, r1, r5
  404ac8:	ea40 0002 	orr.w	r0, r0, r2
  404acc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404ad0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404ad4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404ad8:	fa21 f604 	lsr.w	r6, r1, r4
  404adc:	eb42 0106 	adc.w	r1, r2, r6
  404ae0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404ae4:	bf08      	it	eq
  404ae6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404aea:	bd70      	pop	{r4, r5, r6, pc}
  404aec:	f1c4 040c 	rsb	r4, r4, #12
  404af0:	f1c4 0520 	rsb	r5, r4, #32
  404af4:	fa00 f304 	lsl.w	r3, r0, r4
  404af8:	fa20 f005 	lsr.w	r0, r0, r5
  404afc:	fa01 f204 	lsl.w	r2, r1, r4
  404b00:	ea40 0002 	orr.w	r0, r0, r2
  404b04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404b08:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404b0c:	f141 0100 	adc.w	r1, r1, #0
  404b10:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404b14:	bf08      	it	eq
  404b16:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404b1a:	bd70      	pop	{r4, r5, r6, pc}
  404b1c:	f1c4 0520 	rsb	r5, r4, #32
  404b20:	fa00 f205 	lsl.w	r2, r0, r5
  404b24:	ea4e 0e02 	orr.w	lr, lr, r2
  404b28:	fa20 f304 	lsr.w	r3, r0, r4
  404b2c:	fa01 f205 	lsl.w	r2, r1, r5
  404b30:	ea43 0302 	orr.w	r3, r3, r2
  404b34:	fa21 f004 	lsr.w	r0, r1, r4
  404b38:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404b3c:	fa21 f204 	lsr.w	r2, r1, r4
  404b40:	ea20 0002 	bic.w	r0, r0, r2
  404b44:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404b48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404b4c:	bf08      	it	eq
  404b4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404b52:	bd70      	pop	{r4, r5, r6, pc}
  404b54:	f094 0f00 	teq	r4, #0
  404b58:	d10f      	bne.n	404b7a <__aeabi_dmul+0x1c2>
  404b5a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404b5e:	0040      	lsls	r0, r0, #1
  404b60:	eb41 0101 	adc.w	r1, r1, r1
  404b64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404b68:	bf08      	it	eq
  404b6a:	3c01      	subeq	r4, #1
  404b6c:	d0f7      	beq.n	404b5e <__aeabi_dmul+0x1a6>
  404b6e:	ea41 0106 	orr.w	r1, r1, r6
  404b72:	f095 0f00 	teq	r5, #0
  404b76:	bf18      	it	ne
  404b78:	4770      	bxne	lr
  404b7a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  404b7e:	0052      	lsls	r2, r2, #1
  404b80:	eb43 0303 	adc.w	r3, r3, r3
  404b84:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404b88:	bf08      	it	eq
  404b8a:	3d01      	subeq	r5, #1
  404b8c:	d0f7      	beq.n	404b7e <__aeabi_dmul+0x1c6>
  404b8e:	ea43 0306 	orr.w	r3, r3, r6
  404b92:	4770      	bx	lr
  404b94:	ea94 0f0c 	teq	r4, ip
  404b98:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404b9c:	bf18      	it	ne
  404b9e:	ea95 0f0c 	teqne	r5, ip
  404ba2:	d00c      	beq.n	404bbe <__aeabi_dmul+0x206>
  404ba4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404ba8:	bf18      	it	ne
  404baa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404bae:	d1d1      	bne.n	404b54 <__aeabi_dmul+0x19c>
  404bb0:	ea81 0103 	eor.w	r1, r1, r3
  404bb4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404bb8:	f04f 0000 	mov.w	r0, #0
  404bbc:	bd70      	pop	{r4, r5, r6, pc}
  404bbe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404bc2:	bf06      	itte	eq
  404bc4:	4610      	moveq	r0, r2
  404bc6:	4619      	moveq	r1, r3
  404bc8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404bcc:	d019      	beq.n	404c02 <__aeabi_dmul+0x24a>
  404bce:	ea94 0f0c 	teq	r4, ip
  404bd2:	d102      	bne.n	404bda <__aeabi_dmul+0x222>
  404bd4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404bd8:	d113      	bne.n	404c02 <__aeabi_dmul+0x24a>
  404bda:	ea95 0f0c 	teq	r5, ip
  404bde:	d105      	bne.n	404bec <__aeabi_dmul+0x234>
  404be0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404be4:	bf1c      	itt	ne
  404be6:	4610      	movne	r0, r2
  404be8:	4619      	movne	r1, r3
  404bea:	d10a      	bne.n	404c02 <__aeabi_dmul+0x24a>
  404bec:	ea81 0103 	eor.w	r1, r1, r3
  404bf0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404bf4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404bf8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404bfc:	f04f 0000 	mov.w	r0, #0
  404c00:	bd70      	pop	{r4, r5, r6, pc}
  404c02:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404c06:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404c0a:	bd70      	pop	{r4, r5, r6, pc}

00404c0c <__aeabi_ddiv>:
  404c0c:	b570      	push	{r4, r5, r6, lr}
  404c0e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404c12:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404c16:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404c1a:	bf1d      	ittte	ne
  404c1c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404c20:	ea94 0f0c 	teqne	r4, ip
  404c24:	ea95 0f0c 	teqne	r5, ip
  404c28:	f000 f8a7 	bleq	404d7a <__aeabi_ddiv+0x16e>
  404c2c:	eba4 0405 	sub.w	r4, r4, r5
  404c30:	ea81 0e03 	eor.w	lr, r1, r3
  404c34:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404c38:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404c3c:	f000 8088 	beq.w	404d50 <__aeabi_ddiv+0x144>
  404c40:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404c44:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404c48:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404c4c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404c50:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404c54:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404c58:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404c5c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404c60:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404c64:	429d      	cmp	r5, r3
  404c66:	bf08      	it	eq
  404c68:	4296      	cmpeq	r6, r2
  404c6a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404c6e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404c72:	d202      	bcs.n	404c7a <__aeabi_ddiv+0x6e>
  404c74:	085b      	lsrs	r3, r3, #1
  404c76:	ea4f 0232 	mov.w	r2, r2, rrx
  404c7a:	1ab6      	subs	r6, r6, r2
  404c7c:	eb65 0503 	sbc.w	r5, r5, r3
  404c80:	085b      	lsrs	r3, r3, #1
  404c82:	ea4f 0232 	mov.w	r2, r2, rrx
  404c86:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404c8a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404c8e:	ebb6 0e02 	subs.w	lr, r6, r2
  404c92:	eb75 0e03 	sbcs.w	lr, r5, r3
  404c96:	bf22      	ittt	cs
  404c98:	1ab6      	subcs	r6, r6, r2
  404c9a:	4675      	movcs	r5, lr
  404c9c:	ea40 000c 	orrcs.w	r0, r0, ip
  404ca0:	085b      	lsrs	r3, r3, #1
  404ca2:	ea4f 0232 	mov.w	r2, r2, rrx
  404ca6:	ebb6 0e02 	subs.w	lr, r6, r2
  404caa:	eb75 0e03 	sbcs.w	lr, r5, r3
  404cae:	bf22      	ittt	cs
  404cb0:	1ab6      	subcs	r6, r6, r2
  404cb2:	4675      	movcs	r5, lr
  404cb4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404cb8:	085b      	lsrs	r3, r3, #1
  404cba:	ea4f 0232 	mov.w	r2, r2, rrx
  404cbe:	ebb6 0e02 	subs.w	lr, r6, r2
  404cc2:	eb75 0e03 	sbcs.w	lr, r5, r3
  404cc6:	bf22      	ittt	cs
  404cc8:	1ab6      	subcs	r6, r6, r2
  404cca:	4675      	movcs	r5, lr
  404ccc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404cd0:	085b      	lsrs	r3, r3, #1
  404cd2:	ea4f 0232 	mov.w	r2, r2, rrx
  404cd6:	ebb6 0e02 	subs.w	lr, r6, r2
  404cda:	eb75 0e03 	sbcs.w	lr, r5, r3
  404cde:	bf22      	ittt	cs
  404ce0:	1ab6      	subcs	r6, r6, r2
  404ce2:	4675      	movcs	r5, lr
  404ce4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404ce8:	ea55 0e06 	orrs.w	lr, r5, r6
  404cec:	d018      	beq.n	404d20 <__aeabi_ddiv+0x114>
  404cee:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404cf2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  404cf6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404cfa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404cfe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404d02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404d06:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404d0a:	d1c0      	bne.n	404c8e <__aeabi_ddiv+0x82>
  404d0c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404d10:	d10b      	bne.n	404d2a <__aeabi_ddiv+0x11e>
  404d12:	ea41 0100 	orr.w	r1, r1, r0
  404d16:	f04f 0000 	mov.w	r0, #0
  404d1a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404d1e:	e7b6      	b.n	404c8e <__aeabi_ddiv+0x82>
  404d20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404d24:	bf04      	itt	eq
  404d26:	4301      	orreq	r1, r0
  404d28:	2000      	moveq	r0, #0
  404d2a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404d2e:	bf88      	it	hi
  404d30:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404d34:	f63f aeaf 	bhi.w	404a96 <__aeabi_dmul+0xde>
  404d38:	ebb5 0c03 	subs.w	ip, r5, r3
  404d3c:	bf04      	itt	eq
  404d3e:	ebb6 0c02 	subseq.w	ip, r6, r2
  404d42:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404d46:	f150 0000 	adcs.w	r0, r0, #0
  404d4a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404d4e:	bd70      	pop	{r4, r5, r6, pc}
  404d50:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404d54:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404d58:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404d5c:	bfc2      	ittt	gt
  404d5e:	ebd4 050c 	rsbsgt	r5, r4, ip
  404d62:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404d66:	bd70      	popgt	{r4, r5, r6, pc}
  404d68:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404d6c:	f04f 0e00 	mov.w	lr, #0
  404d70:	3c01      	subs	r4, #1
  404d72:	e690      	b.n	404a96 <__aeabi_dmul+0xde>
  404d74:	ea45 0e06 	orr.w	lr, r5, r6
  404d78:	e68d      	b.n	404a96 <__aeabi_dmul+0xde>
  404d7a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404d7e:	ea94 0f0c 	teq	r4, ip
  404d82:	bf08      	it	eq
  404d84:	ea95 0f0c 	teqeq	r5, ip
  404d88:	f43f af3b 	beq.w	404c02 <__aeabi_dmul+0x24a>
  404d8c:	ea94 0f0c 	teq	r4, ip
  404d90:	d10a      	bne.n	404da8 <__aeabi_ddiv+0x19c>
  404d92:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404d96:	f47f af34 	bne.w	404c02 <__aeabi_dmul+0x24a>
  404d9a:	ea95 0f0c 	teq	r5, ip
  404d9e:	f47f af25 	bne.w	404bec <__aeabi_dmul+0x234>
  404da2:	4610      	mov	r0, r2
  404da4:	4619      	mov	r1, r3
  404da6:	e72c      	b.n	404c02 <__aeabi_dmul+0x24a>
  404da8:	ea95 0f0c 	teq	r5, ip
  404dac:	d106      	bne.n	404dbc <__aeabi_ddiv+0x1b0>
  404dae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404db2:	f43f aefd 	beq.w	404bb0 <__aeabi_dmul+0x1f8>
  404db6:	4610      	mov	r0, r2
  404db8:	4619      	mov	r1, r3
  404dba:	e722      	b.n	404c02 <__aeabi_dmul+0x24a>
  404dbc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404dc0:	bf18      	it	ne
  404dc2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404dc6:	f47f aec5 	bne.w	404b54 <__aeabi_dmul+0x19c>
  404dca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404dce:	f47f af0d 	bne.w	404bec <__aeabi_dmul+0x234>
  404dd2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  404dd6:	f47f aeeb 	bne.w	404bb0 <__aeabi_dmul+0x1f8>
  404dda:	e712      	b.n	404c02 <__aeabi_dmul+0x24a>

00404ddc <__gedf2>:
  404ddc:	f04f 3cff 	mov.w	ip, #4294967295
  404de0:	e006      	b.n	404df0 <__cmpdf2+0x4>
  404de2:	bf00      	nop

00404de4 <__ledf2>:
  404de4:	f04f 0c01 	mov.w	ip, #1
  404de8:	e002      	b.n	404df0 <__cmpdf2+0x4>
  404dea:	bf00      	nop

00404dec <__cmpdf2>:
  404dec:	f04f 0c01 	mov.w	ip, #1
  404df0:	f84d cd04 	str.w	ip, [sp, #-4]!
  404df4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404df8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404dfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404e00:	bf18      	it	ne
  404e02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  404e06:	d01b      	beq.n	404e40 <__cmpdf2+0x54>
  404e08:	b001      	add	sp, #4
  404e0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  404e0e:	bf0c      	ite	eq
  404e10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  404e14:	ea91 0f03 	teqne	r1, r3
  404e18:	bf02      	ittt	eq
  404e1a:	ea90 0f02 	teqeq	r0, r2
  404e1e:	2000      	moveq	r0, #0
  404e20:	4770      	bxeq	lr
  404e22:	f110 0f00 	cmn.w	r0, #0
  404e26:	ea91 0f03 	teq	r1, r3
  404e2a:	bf58      	it	pl
  404e2c:	4299      	cmppl	r1, r3
  404e2e:	bf08      	it	eq
  404e30:	4290      	cmpeq	r0, r2
  404e32:	bf2c      	ite	cs
  404e34:	17d8      	asrcs	r0, r3, #31
  404e36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  404e3a:	f040 0001 	orr.w	r0, r0, #1
  404e3e:	4770      	bx	lr
  404e40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404e44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404e48:	d102      	bne.n	404e50 <__cmpdf2+0x64>
  404e4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404e4e:	d107      	bne.n	404e60 <__cmpdf2+0x74>
  404e50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404e54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404e58:	d1d6      	bne.n	404e08 <__cmpdf2+0x1c>
  404e5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404e5e:	d0d3      	beq.n	404e08 <__cmpdf2+0x1c>
  404e60:	f85d 0b04 	ldr.w	r0, [sp], #4
  404e64:	4770      	bx	lr
  404e66:	bf00      	nop

00404e68 <__aeabi_cdrcmple>:
  404e68:	4684      	mov	ip, r0
  404e6a:	4610      	mov	r0, r2
  404e6c:	4662      	mov	r2, ip
  404e6e:	468c      	mov	ip, r1
  404e70:	4619      	mov	r1, r3
  404e72:	4663      	mov	r3, ip
  404e74:	e000      	b.n	404e78 <__aeabi_cdcmpeq>
  404e76:	bf00      	nop

00404e78 <__aeabi_cdcmpeq>:
  404e78:	b501      	push	{r0, lr}
  404e7a:	f7ff ffb7 	bl	404dec <__cmpdf2>
  404e7e:	2800      	cmp	r0, #0
  404e80:	bf48      	it	mi
  404e82:	f110 0f00 	cmnmi.w	r0, #0
  404e86:	bd01      	pop	{r0, pc}

00404e88 <__aeabi_dcmpeq>:
  404e88:	f84d ed08 	str.w	lr, [sp, #-8]!
  404e8c:	f7ff fff4 	bl	404e78 <__aeabi_cdcmpeq>
  404e90:	bf0c      	ite	eq
  404e92:	2001      	moveq	r0, #1
  404e94:	2000      	movne	r0, #0
  404e96:	f85d fb08 	ldr.w	pc, [sp], #8
  404e9a:	bf00      	nop

00404e9c <__aeabi_dcmplt>:
  404e9c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404ea0:	f7ff ffea 	bl	404e78 <__aeabi_cdcmpeq>
  404ea4:	bf34      	ite	cc
  404ea6:	2001      	movcc	r0, #1
  404ea8:	2000      	movcs	r0, #0
  404eaa:	f85d fb08 	ldr.w	pc, [sp], #8
  404eae:	bf00      	nop

00404eb0 <__aeabi_dcmple>:
  404eb0:	f84d ed08 	str.w	lr, [sp, #-8]!
  404eb4:	f7ff ffe0 	bl	404e78 <__aeabi_cdcmpeq>
  404eb8:	bf94      	ite	ls
  404eba:	2001      	movls	r0, #1
  404ebc:	2000      	movhi	r0, #0
  404ebe:	f85d fb08 	ldr.w	pc, [sp], #8
  404ec2:	bf00      	nop

00404ec4 <__aeabi_dcmpge>:
  404ec4:	f84d ed08 	str.w	lr, [sp, #-8]!
  404ec8:	f7ff ffce 	bl	404e68 <__aeabi_cdrcmple>
  404ecc:	bf94      	ite	ls
  404ece:	2001      	movls	r0, #1
  404ed0:	2000      	movhi	r0, #0
  404ed2:	f85d fb08 	ldr.w	pc, [sp], #8
  404ed6:	bf00      	nop

00404ed8 <__aeabi_dcmpgt>:
  404ed8:	f84d ed08 	str.w	lr, [sp, #-8]!
  404edc:	f7ff ffc4 	bl	404e68 <__aeabi_cdrcmple>
  404ee0:	bf34      	ite	cc
  404ee2:	2001      	movcc	r0, #1
  404ee4:	2000      	movcs	r0, #0
  404ee6:	f85d fb08 	ldr.w	pc, [sp], #8
  404eea:	bf00      	nop

00404eec <__aeabi_dcmpun>:
  404eec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404ef0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404ef4:	d102      	bne.n	404efc <__aeabi_dcmpun+0x10>
  404ef6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404efa:	d10a      	bne.n	404f12 <__aeabi_dcmpun+0x26>
  404efc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404f00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404f04:	d102      	bne.n	404f0c <__aeabi_dcmpun+0x20>
  404f06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404f0a:	d102      	bne.n	404f12 <__aeabi_dcmpun+0x26>
  404f0c:	f04f 0000 	mov.w	r0, #0
  404f10:	4770      	bx	lr
  404f12:	f04f 0001 	mov.w	r0, #1
  404f16:	4770      	bx	lr

00404f18 <__aeabi_d2iz>:
  404f18:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404f1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404f20:	d215      	bcs.n	404f4e <__aeabi_d2iz+0x36>
  404f22:	d511      	bpl.n	404f48 <__aeabi_d2iz+0x30>
  404f24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  404f28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404f2c:	d912      	bls.n	404f54 <__aeabi_d2iz+0x3c>
  404f2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404f32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404f36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  404f3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404f3e:	fa23 f002 	lsr.w	r0, r3, r2
  404f42:	bf18      	it	ne
  404f44:	4240      	negne	r0, r0
  404f46:	4770      	bx	lr
  404f48:	f04f 0000 	mov.w	r0, #0
  404f4c:	4770      	bx	lr
  404f4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  404f52:	d105      	bne.n	404f60 <__aeabi_d2iz+0x48>
  404f54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  404f58:	bf08      	it	eq
  404f5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  404f5e:	4770      	bx	lr
  404f60:	f04f 0000 	mov.w	r0, #0
  404f64:	4770      	bx	lr
  404f66:	bf00      	nop

00404f68 <__aeabi_uldivmod>:
  404f68:	b953      	cbnz	r3, 404f80 <__aeabi_uldivmod+0x18>
  404f6a:	b94a      	cbnz	r2, 404f80 <__aeabi_uldivmod+0x18>
  404f6c:	2900      	cmp	r1, #0
  404f6e:	bf08      	it	eq
  404f70:	2800      	cmpeq	r0, #0
  404f72:	bf1c      	itt	ne
  404f74:	f04f 31ff 	movne.w	r1, #4294967295
  404f78:	f04f 30ff 	movne.w	r0, #4294967295
  404f7c:	f000 b97a 	b.w	405274 <__aeabi_idiv0>
  404f80:	f1ad 0c08 	sub.w	ip, sp, #8
  404f84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404f88:	f000 f806 	bl	404f98 <__udivmoddi4>
  404f8c:	f8dd e004 	ldr.w	lr, [sp, #4]
  404f90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404f94:	b004      	add	sp, #16
  404f96:	4770      	bx	lr

00404f98 <__udivmoddi4>:
  404f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404f9c:	468c      	mov	ip, r1
  404f9e:	460d      	mov	r5, r1
  404fa0:	4604      	mov	r4, r0
  404fa2:	9e08      	ldr	r6, [sp, #32]
  404fa4:	2b00      	cmp	r3, #0
  404fa6:	d151      	bne.n	40504c <__udivmoddi4+0xb4>
  404fa8:	428a      	cmp	r2, r1
  404faa:	4617      	mov	r7, r2
  404fac:	d96d      	bls.n	40508a <__udivmoddi4+0xf2>
  404fae:	fab2 fe82 	clz	lr, r2
  404fb2:	f1be 0f00 	cmp.w	lr, #0
  404fb6:	d00b      	beq.n	404fd0 <__udivmoddi4+0x38>
  404fb8:	f1ce 0c20 	rsb	ip, lr, #32
  404fbc:	fa01 f50e 	lsl.w	r5, r1, lr
  404fc0:	fa20 fc0c 	lsr.w	ip, r0, ip
  404fc4:	fa02 f70e 	lsl.w	r7, r2, lr
  404fc8:	ea4c 0c05 	orr.w	ip, ip, r5
  404fcc:	fa00 f40e 	lsl.w	r4, r0, lr
  404fd0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404fd4:	0c25      	lsrs	r5, r4, #16
  404fd6:	fbbc f8fa 	udiv	r8, ip, sl
  404fda:	fa1f f987 	uxth.w	r9, r7
  404fde:	fb0a cc18 	mls	ip, sl, r8, ip
  404fe2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404fe6:	fb08 f309 	mul.w	r3, r8, r9
  404fea:	42ab      	cmp	r3, r5
  404fec:	d90a      	bls.n	405004 <__udivmoddi4+0x6c>
  404fee:	19ed      	adds	r5, r5, r7
  404ff0:	f108 32ff 	add.w	r2, r8, #4294967295
  404ff4:	f080 8123 	bcs.w	40523e <__udivmoddi4+0x2a6>
  404ff8:	42ab      	cmp	r3, r5
  404ffa:	f240 8120 	bls.w	40523e <__udivmoddi4+0x2a6>
  404ffe:	f1a8 0802 	sub.w	r8, r8, #2
  405002:	443d      	add	r5, r7
  405004:	1aed      	subs	r5, r5, r3
  405006:	b2a4      	uxth	r4, r4
  405008:	fbb5 f0fa 	udiv	r0, r5, sl
  40500c:	fb0a 5510 	mls	r5, sl, r0, r5
  405010:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405014:	fb00 f909 	mul.w	r9, r0, r9
  405018:	45a1      	cmp	r9, r4
  40501a:	d909      	bls.n	405030 <__udivmoddi4+0x98>
  40501c:	19e4      	adds	r4, r4, r7
  40501e:	f100 33ff 	add.w	r3, r0, #4294967295
  405022:	f080 810a 	bcs.w	40523a <__udivmoddi4+0x2a2>
  405026:	45a1      	cmp	r9, r4
  405028:	f240 8107 	bls.w	40523a <__udivmoddi4+0x2a2>
  40502c:	3802      	subs	r0, #2
  40502e:	443c      	add	r4, r7
  405030:	eba4 0409 	sub.w	r4, r4, r9
  405034:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405038:	2100      	movs	r1, #0
  40503a:	2e00      	cmp	r6, #0
  40503c:	d061      	beq.n	405102 <__udivmoddi4+0x16a>
  40503e:	fa24 f40e 	lsr.w	r4, r4, lr
  405042:	2300      	movs	r3, #0
  405044:	6034      	str	r4, [r6, #0]
  405046:	6073      	str	r3, [r6, #4]
  405048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40504c:	428b      	cmp	r3, r1
  40504e:	d907      	bls.n	405060 <__udivmoddi4+0xc8>
  405050:	2e00      	cmp	r6, #0
  405052:	d054      	beq.n	4050fe <__udivmoddi4+0x166>
  405054:	2100      	movs	r1, #0
  405056:	e886 0021 	stmia.w	r6, {r0, r5}
  40505a:	4608      	mov	r0, r1
  40505c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405060:	fab3 f183 	clz	r1, r3
  405064:	2900      	cmp	r1, #0
  405066:	f040 808e 	bne.w	405186 <__udivmoddi4+0x1ee>
  40506a:	42ab      	cmp	r3, r5
  40506c:	d302      	bcc.n	405074 <__udivmoddi4+0xdc>
  40506e:	4282      	cmp	r2, r0
  405070:	f200 80fa 	bhi.w	405268 <__udivmoddi4+0x2d0>
  405074:	1a84      	subs	r4, r0, r2
  405076:	eb65 0503 	sbc.w	r5, r5, r3
  40507a:	2001      	movs	r0, #1
  40507c:	46ac      	mov	ip, r5
  40507e:	2e00      	cmp	r6, #0
  405080:	d03f      	beq.n	405102 <__udivmoddi4+0x16a>
  405082:	e886 1010 	stmia.w	r6, {r4, ip}
  405086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40508a:	b912      	cbnz	r2, 405092 <__udivmoddi4+0xfa>
  40508c:	2701      	movs	r7, #1
  40508e:	fbb7 f7f2 	udiv	r7, r7, r2
  405092:	fab7 fe87 	clz	lr, r7
  405096:	f1be 0f00 	cmp.w	lr, #0
  40509a:	d134      	bne.n	405106 <__udivmoddi4+0x16e>
  40509c:	1beb      	subs	r3, r5, r7
  40509e:	0c3a      	lsrs	r2, r7, #16
  4050a0:	fa1f fc87 	uxth.w	ip, r7
  4050a4:	2101      	movs	r1, #1
  4050a6:	fbb3 f8f2 	udiv	r8, r3, r2
  4050aa:	0c25      	lsrs	r5, r4, #16
  4050ac:	fb02 3318 	mls	r3, r2, r8, r3
  4050b0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4050b4:	fb0c f308 	mul.w	r3, ip, r8
  4050b8:	42ab      	cmp	r3, r5
  4050ba:	d907      	bls.n	4050cc <__udivmoddi4+0x134>
  4050bc:	19ed      	adds	r5, r5, r7
  4050be:	f108 30ff 	add.w	r0, r8, #4294967295
  4050c2:	d202      	bcs.n	4050ca <__udivmoddi4+0x132>
  4050c4:	42ab      	cmp	r3, r5
  4050c6:	f200 80d1 	bhi.w	40526c <__udivmoddi4+0x2d4>
  4050ca:	4680      	mov	r8, r0
  4050cc:	1aed      	subs	r5, r5, r3
  4050ce:	b2a3      	uxth	r3, r4
  4050d0:	fbb5 f0f2 	udiv	r0, r5, r2
  4050d4:	fb02 5510 	mls	r5, r2, r0, r5
  4050d8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4050dc:	fb0c fc00 	mul.w	ip, ip, r0
  4050e0:	45a4      	cmp	ip, r4
  4050e2:	d907      	bls.n	4050f4 <__udivmoddi4+0x15c>
  4050e4:	19e4      	adds	r4, r4, r7
  4050e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4050ea:	d202      	bcs.n	4050f2 <__udivmoddi4+0x15a>
  4050ec:	45a4      	cmp	ip, r4
  4050ee:	f200 80b8 	bhi.w	405262 <__udivmoddi4+0x2ca>
  4050f2:	4618      	mov	r0, r3
  4050f4:	eba4 040c 	sub.w	r4, r4, ip
  4050f8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4050fc:	e79d      	b.n	40503a <__udivmoddi4+0xa2>
  4050fe:	4631      	mov	r1, r6
  405100:	4630      	mov	r0, r6
  405102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405106:	f1ce 0420 	rsb	r4, lr, #32
  40510a:	fa05 f30e 	lsl.w	r3, r5, lr
  40510e:	fa07 f70e 	lsl.w	r7, r7, lr
  405112:	fa20 f804 	lsr.w	r8, r0, r4
  405116:	0c3a      	lsrs	r2, r7, #16
  405118:	fa25 f404 	lsr.w	r4, r5, r4
  40511c:	ea48 0803 	orr.w	r8, r8, r3
  405120:	fbb4 f1f2 	udiv	r1, r4, r2
  405124:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405128:	fb02 4411 	mls	r4, r2, r1, r4
  40512c:	fa1f fc87 	uxth.w	ip, r7
  405130:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405134:	fb01 f30c 	mul.w	r3, r1, ip
  405138:	42ab      	cmp	r3, r5
  40513a:	fa00 f40e 	lsl.w	r4, r0, lr
  40513e:	d909      	bls.n	405154 <__udivmoddi4+0x1bc>
  405140:	19ed      	adds	r5, r5, r7
  405142:	f101 30ff 	add.w	r0, r1, #4294967295
  405146:	f080 808a 	bcs.w	40525e <__udivmoddi4+0x2c6>
  40514a:	42ab      	cmp	r3, r5
  40514c:	f240 8087 	bls.w	40525e <__udivmoddi4+0x2c6>
  405150:	3902      	subs	r1, #2
  405152:	443d      	add	r5, r7
  405154:	1aeb      	subs	r3, r5, r3
  405156:	fa1f f588 	uxth.w	r5, r8
  40515a:	fbb3 f0f2 	udiv	r0, r3, r2
  40515e:	fb02 3310 	mls	r3, r2, r0, r3
  405162:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405166:	fb00 f30c 	mul.w	r3, r0, ip
  40516a:	42ab      	cmp	r3, r5
  40516c:	d907      	bls.n	40517e <__udivmoddi4+0x1e6>
  40516e:	19ed      	adds	r5, r5, r7
  405170:	f100 38ff 	add.w	r8, r0, #4294967295
  405174:	d26f      	bcs.n	405256 <__udivmoddi4+0x2be>
  405176:	42ab      	cmp	r3, r5
  405178:	d96d      	bls.n	405256 <__udivmoddi4+0x2be>
  40517a:	3802      	subs	r0, #2
  40517c:	443d      	add	r5, r7
  40517e:	1aeb      	subs	r3, r5, r3
  405180:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405184:	e78f      	b.n	4050a6 <__udivmoddi4+0x10e>
  405186:	f1c1 0720 	rsb	r7, r1, #32
  40518a:	fa22 f807 	lsr.w	r8, r2, r7
  40518e:	408b      	lsls	r3, r1
  405190:	fa05 f401 	lsl.w	r4, r5, r1
  405194:	ea48 0303 	orr.w	r3, r8, r3
  405198:	fa20 fe07 	lsr.w	lr, r0, r7
  40519c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4051a0:	40fd      	lsrs	r5, r7
  4051a2:	ea4e 0e04 	orr.w	lr, lr, r4
  4051a6:	fbb5 f9fc 	udiv	r9, r5, ip
  4051aa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4051ae:	fb0c 5519 	mls	r5, ip, r9, r5
  4051b2:	fa1f f883 	uxth.w	r8, r3
  4051b6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4051ba:	fb09 f408 	mul.w	r4, r9, r8
  4051be:	42ac      	cmp	r4, r5
  4051c0:	fa02 f201 	lsl.w	r2, r2, r1
  4051c4:	fa00 fa01 	lsl.w	sl, r0, r1
  4051c8:	d908      	bls.n	4051dc <__udivmoddi4+0x244>
  4051ca:	18ed      	adds	r5, r5, r3
  4051cc:	f109 30ff 	add.w	r0, r9, #4294967295
  4051d0:	d243      	bcs.n	40525a <__udivmoddi4+0x2c2>
  4051d2:	42ac      	cmp	r4, r5
  4051d4:	d941      	bls.n	40525a <__udivmoddi4+0x2c2>
  4051d6:	f1a9 0902 	sub.w	r9, r9, #2
  4051da:	441d      	add	r5, r3
  4051dc:	1b2d      	subs	r5, r5, r4
  4051de:	fa1f fe8e 	uxth.w	lr, lr
  4051e2:	fbb5 f0fc 	udiv	r0, r5, ip
  4051e6:	fb0c 5510 	mls	r5, ip, r0, r5
  4051ea:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4051ee:	fb00 f808 	mul.w	r8, r0, r8
  4051f2:	45a0      	cmp	r8, r4
  4051f4:	d907      	bls.n	405206 <__udivmoddi4+0x26e>
  4051f6:	18e4      	adds	r4, r4, r3
  4051f8:	f100 35ff 	add.w	r5, r0, #4294967295
  4051fc:	d229      	bcs.n	405252 <__udivmoddi4+0x2ba>
  4051fe:	45a0      	cmp	r8, r4
  405200:	d927      	bls.n	405252 <__udivmoddi4+0x2ba>
  405202:	3802      	subs	r0, #2
  405204:	441c      	add	r4, r3
  405206:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40520a:	eba4 0408 	sub.w	r4, r4, r8
  40520e:	fba0 8902 	umull	r8, r9, r0, r2
  405212:	454c      	cmp	r4, r9
  405214:	46c6      	mov	lr, r8
  405216:	464d      	mov	r5, r9
  405218:	d315      	bcc.n	405246 <__udivmoddi4+0x2ae>
  40521a:	d012      	beq.n	405242 <__udivmoddi4+0x2aa>
  40521c:	b156      	cbz	r6, 405234 <__udivmoddi4+0x29c>
  40521e:	ebba 030e 	subs.w	r3, sl, lr
  405222:	eb64 0405 	sbc.w	r4, r4, r5
  405226:	fa04 f707 	lsl.w	r7, r4, r7
  40522a:	40cb      	lsrs	r3, r1
  40522c:	431f      	orrs	r7, r3
  40522e:	40cc      	lsrs	r4, r1
  405230:	6037      	str	r7, [r6, #0]
  405232:	6074      	str	r4, [r6, #4]
  405234:	2100      	movs	r1, #0
  405236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40523a:	4618      	mov	r0, r3
  40523c:	e6f8      	b.n	405030 <__udivmoddi4+0x98>
  40523e:	4690      	mov	r8, r2
  405240:	e6e0      	b.n	405004 <__udivmoddi4+0x6c>
  405242:	45c2      	cmp	sl, r8
  405244:	d2ea      	bcs.n	40521c <__udivmoddi4+0x284>
  405246:	ebb8 0e02 	subs.w	lr, r8, r2
  40524a:	eb69 0503 	sbc.w	r5, r9, r3
  40524e:	3801      	subs	r0, #1
  405250:	e7e4      	b.n	40521c <__udivmoddi4+0x284>
  405252:	4628      	mov	r0, r5
  405254:	e7d7      	b.n	405206 <__udivmoddi4+0x26e>
  405256:	4640      	mov	r0, r8
  405258:	e791      	b.n	40517e <__udivmoddi4+0x1e6>
  40525a:	4681      	mov	r9, r0
  40525c:	e7be      	b.n	4051dc <__udivmoddi4+0x244>
  40525e:	4601      	mov	r1, r0
  405260:	e778      	b.n	405154 <__udivmoddi4+0x1bc>
  405262:	3802      	subs	r0, #2
  405264:	443c      	add	r4, r7
  405266:	e745      	b.n	4050f4 <__udivmoddi4+0x15c>
  405268:	4608      	mov	r0, r1
  40526a:	e708      	b.n	40507e <__udivmoddi4+0xe6>
  40526c:	f1a8 0802 	sub.w	r8, r8, #2
  405270:	443d      	add	r5, r7
  405272:	e72b      	b.n	4050cc <__udivmoddi4+0x134>

00405274 <__aeabi_idiv0>:
  405274:	4770      	bx	lr
  405276:	bf00      	nop
  405278:	20766964 	.word	0x20766964
  40527c:	6925203d 	.word	0x6925203d
  405280:	63203b20 	.word	0x63203b20
  405284:	3d206b6c 	.word	0x3d206b6c
  405288:	20692520 	.word	0x20692520
  40528c:	7973203b 	.word	0x7973203b
  405290:	6b6c6373 	.word	0x6b6c6373
  405294:	25203d20 	.word	0x25203d20
  405298:	0a0a2069 	.word	0x0a0a2069
  40529c:	00000000 	.word	0x00000000

004052a0 <_global_impure_ptr>:
  4052a0:	20000020 00464e49 00666e69 004e414e      .. INF.inf.NAN.
  4052b0:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  4052c0:	46454443 00000000 33323130 37363534     CDEF....01234567
  4052d0:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4052e0:	0000296c 00000030                       l)..0...

004052e8 <blanks.7223>:
  4052e8:	20202020 20202020 20202020 20202020                     

004052f8 <zeroes.7224>:
  4052f8:	30303030 30303030 30303030 30303030     0000000000000000
  405308:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00405318 <__mprec_bigtens>:
  405318:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  405328:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  405338:	7f73bf3c 75154fdd                       <.s..O.u

00405340 <__mprec_tens>:
  405340:	00000000 3ff00000 00000000 40240000     .......?......$@
  405350:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  405360:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  405370:	00000000 412e8480 00000000 416312d0     .......A......cA
  405380:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  405390:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4053a0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4053b0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4053c0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4053d0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4053e0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4053f0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  405400:	79d99db4 44ea7843                       ...yCx.D

00405408 <p05.6055>:
  405408:	00000005 00000019 0000007d 00000043     ........}...C...
  405418:	49534f50 00000058 0000002e              POSIX.......

00405424 <_ctype_>:
  405424:	20202000 20202020 28282020 20282828     .         ((((( 
  405434:	20202020 20202020 20202020 20202020                     
  405444:	10108820 10101010 10101010 10101010      ...............
  405454:	04040410 04040404 10040404 10101010     ................
  405464:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405474:	01010101 01010101 01010101 10101010     ................
  405484:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405494:	02020202 02020202 02020202 10101010     ................
  4054a4:	00000020 00000000 00000000 00000000      ...............
	...

00405528 <_init>:
  405528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40552a:	bf00      	nop
  40552c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40552e:	bc08      	pop	{r3}
  405530:	469e      	mov	lr, r3
  405532:	4770      	bx	lr

00405534 <__init_array_start>:
  405534:	00400ba9 	.word	0x00400ba9

00405538 <__frame_dummy_init_array_entry>:
  405538:	00400121                                !.@.

0040553c <_fini>:
  40553c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40553e:	bf00      	nop
  405540:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405542:	bc08      	pop	{r3}
  405544:	469e      	mov	lr, r3
  405546:	4770      	bx	lr

00405548 <__fini_array_start>:
  405548:	004000fd 	.word	0x004000fd
