<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_IGRPEN1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICC_IGRPEN1, Interrupt Controller Interrupt Group 1 Enable register</h1><p>The ICC_IGRPEN1 characteristics are:</p><h2>Purpose</h2>
          <p>Controls whether Group 1 interrupts are enabled for the current Security state.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC control registers functional group.</li></ul><h2>Configuration</h2><p>AArch32 System register ICC_IGRPEN1
          (S)
        
                is architecturally mapped to
              AArch64 System register <a href="AArch64-icc_igrpen1_el1.html">ICC_IGRPEN1_EL1
          (S)
        </a>.
          </p><p>AArch32 System register ICC_IGRPEN1
          (NS)
        
                is architecturally mapped to
              AArch64 System register <a href="AArch64-icc_igrpen1_el1.html">ICC_IGRPEN1_EL1
          (NS)
        </a>.
          </p><h2>Attributes</h2>
          <p>ICC_IGRPEN1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICC_IGRPEN1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#Enable">Enable</a></td></tr></tbody></table><h4 id="0">
                Bits [31:1]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Enable">Enable, bit [0]
              </h4>
              <p>Enables Group 1 interrupts for the current Security state.</p>
            <table class="valuetable"><tr><th>Enable</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Group 1 interrupts are disabled for the current Security state.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Group 1 interrupts are enabled for the current Security state.</p>
                </td></tr></table>
              <p>Virtual accesses to this register update <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.VENG1.</p>
            
              <p>If EL3 is present:</p>
            
              <ul>
                <li>
                  This bit is a read/write alias of <a href="AArch32-icc_mgrpen1.html">ICC_MGRPEN1</a>.EnableGrp1{S, NS} as appropriate if EL3 is using AArch32, or <a href="AArch64-icc_igrpen1_el3.html">ICC_IGRPEN1_EL3</a>.EnableGrp1{S, NS} as appropriate if EL3 is using AArch64.
                </li>
                <li>
                  When this register is accessed at EL3, the copy of this register appropriate to the current setting of <span class="xref">SCR</span>.NS is accessed.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="access_mechanisms"><h2>Accessing the ICC_IGRPEN1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>000</td><td>111</td><td>1100</td><td>1111</td><td>1100</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>000</td><td>111</td><td>1100</td><td>1111</td><td>1100</td></tr></table><ul></ul></div>
          <p>When <span class="xref">HCR</span>.IMO is set to 1, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch32-icv_igrpen1.html">ICV_IGRPEN1</a>.</p>
        <h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th rowspan="2">Configuration</th><th class="accessibility_control" colspan="4">
            Control
          </th><th colspan="4">
          Accessibility
        </th><th rowspan="2">Instance</th></tr><tr><th class="accessibility_control">FMO</th><th class="accessibility_control">IMO</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>
        n/a
      </td><td>ICC_IGRPEN1</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>
        n/a
      </td><td>ICC_IGRPEN1</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>ICC_IGRPEN1</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td><a href="AArch32-icv_igrpen1.html">
                              ICV_IGRPEN1
                              </a></td><td>RW</td><td>
        n/a
      </td><td>ICC_IGRPEN1</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>
        n/a
      </td><td>ICC_IGRPEN1_ns</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>ICC_IGRPEN1_ns</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td><a href="AArch32-icv_igrpen1.html">
                              ICV_IGRPEN1
                              </a></td><td>RW</td><td>
        n/a
      </td><td>ICC_IGRPEN1_ns</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td><td>ICC_IGRPEN1_ns</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td><td>ICC_IGRPEN1_ns</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td><a href="AArch32-icv_igrpen1.html">
                              ICV_IGRPEN1
                              </a></td><td>RW</td><td>RW</td><td>ICC_IGRPEN1_ns</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>
        n/a
      </td><td>ICC_IGRPEN1_s</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 7</td><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>ICC_IGRPEN1_s</td></tr></table>
            <p>ICC_IGRPEN1 is only accessible at Non-secure EL1 when <span class="xref">HCR</span>.IMO is set to 0.</p>
          
            <div class="note"><span class="note-header">Note</span>
              <p>When <span class="xref">HCR</span>.IMO is set to 1, at Non-secure EL1, the instruction encoding used to access ICC_IGRPEN1 results in an access to <a href="AArch32-icv_igrpen1.html">ICV_IGRPEN1</a>.</p>
            </div>
          
            <p>The lowest Exception level at which this register can be accessed is governed by the Exception level to which IRQ is routed. This routing depends on <span class="xref">SCR</span>.IRQ, <span class="xref">SCR</span>.NS and <span class="xref">HCR</span>.IMO.</p>
          
            <p>If an interrupt is pending within the CPU interface when Enable becomes 0, the interrupt must be released to allow the Distributor to forward the interrupt to a different PE.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-icc_sre.html">ICC_SRE</a>.SRE==0, accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-icc_hsre.html">ICC_HSRE</a>.SRE==0, accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-icc_msre.html">ICC_MSRE</a>.SRE==0, accesses to this register from EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TALL1==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li><li><p>If <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.TALL1==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch32
        :
      </p><ul><li><p>If <a href="AArch32-scr-s.html">SCR</a>.IRQ==1, accesses to this register from EL2 and EL3 modes other than Monitor mode are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-scr-s.html">SCR</a>.IRQ==1, and <a href="AArch32-hcr.html">HCR</a>.IMO==0, Non-secure accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        and
        SCR_EL3.NS==0
        :
      </p><ul><li><p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, Secure accesses to this register from EL1 are trapped to EL3.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, accesses to this register from EL2 are trapped to EL3.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, and <a href="AArch32-hcr.html">HCR</a>.IMO==0, Non-secure accesses to this register from EL1 are trapped to EL3.</p></li><li><p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.IRQ==1, and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.IMO==0, Non-secure accesses to this register from EL1 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
