INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Basic_Gates/Basic_Gates.sim/sim_1/synth/func/xsim/Gates_test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Basic_Gates/Basic_Gates.srcs/sim_1/new/Gates_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gates_test
