{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 10:35:31 2016 " "Info: Processing started: Tue Jul 26 10:35:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full -c full " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module/tx_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_module/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Info: Found entity 1: tx_module" {  } { { "tx_module/tx_module.v" "" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module/tx_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_module/tx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_control_module " "Info: Found entity 1: tx_control_module" {  } { { "tx_module/tx_control_module.v" "" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module/tx_bps_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_module/tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_bps_module " "Info: Found entity 1: tx_bps_module" {  } { { "tx_module/tx_bps_module.v" "" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_bps_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data uartsent.v(28) " "Info (10281): Verilog HDL Declaration information at uartsent.v(28): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartsent.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uartsent.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartsent " "Info: Found entity 1: uartsent" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.v" "" { Text "G:/CPLD_FPGA/fullview/top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mesurefreq.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mesurefreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mesureFreq " "Info: Found entity 1: mesureFreq" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.v" "" { Text "G:/CPLD_FPGA/fullview/PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mesureFreq mesureFreq:U1 " "Info: Elaborating entity \"mesureFreq\" for hierarchy \"mesureFreq:U1\"" {  } { { "top.v" "U1" { Text "G:/CPLD_FPGA/fullview/top.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done mesureFreq.v(18) " "Warning (10036): Verilog HDL or VHDL warning at mesureFreq.v(18): object \"done\" assigned a value but never read" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartsent uartsent:U2 " "Info: Elaborating entity \"uartsent\" for hierarchy \"uartsent:U2\"" {  } { { "top.v" "U2" { Text "G:/CPLD_FPGA/fullview/top.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_module uartsent:U2\|tx_module:U0 " "Info: Elaborating entity \"tx_module\" for hierarchy \"uartsent:U2\|tx_module:U0\"" {  } { { "uartsent.v" "U0" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_bps_module uartsent:U2\|tx_module:U0\|tx_bps_module:U1 " "Info: Elaborating entity \"tx_bps_module\" for hierarchy \"uartsent:U2\|tx_module:U0\|tx_bps_module:U1\"" {  } { { "tx_module/tx_module.v" "U1" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_module.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_control_module uartsent:U2\|tx_module:U0\|tx_control_module:U2 " "Info: Elaborating entity \"tx_control_module\" for hierarchy \"uartsent:U2\|tx_module:U0\|tx_control_module:U2\"" {  } { { "tx_module/tx_module.v" "U2" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_module.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:U3 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:U3\"" {  } { { "top.v" "U3" { Text "G:/CPLD_FPGA/fullview/top.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:U3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:U3\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "G:/CPLD_FPGA/fullview/PLL.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:U3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:U3\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "G:/CPLD_FPGA/fullview/PLL.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:U3\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:U3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.v" "" { Text "G:/CPLD_FPGA/fullview/PLL.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "tx_module/tx_control_module.v" "" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_control_module.v" 32 -1 0 } } { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartsent:U2\|i\[0\] High " "Critical Warning (18010): Register uartsent:U2\|i\[0\] will power up to High" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/CPLD_FPGA/fullview/output_files/full.map.smsg " "Info: Generated suppressed messages file G:/CPLD_FPGA/fullview/output_files/full.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL:U3\|altpll:altpll_component\|pll " "Info: Adding node \"PLL:U3\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "630 " "Info: Implemented 630 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "621 " "Info: Implemented 621 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Info: Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 10:35:35 2016 " "Info: Processing ended: Tue Jul 26 10:35:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 10:35:38 2016 " "Info: Processing started: Tue Jul 26 10:35:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off full -c full " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "full EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"full\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:U3\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"PLL:U3\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:U3\|altpll:altpll_component\|_clk0 4 1 0 0 " "Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:U3\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 1096 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 1097 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 1098 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[5\]\|combout " "Warning: Node \"U2\|Data\[0\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[5\]\|combout " "Warning: Node \"U2\|Data\[2\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[5\]\|combout " "Warning: Node \"U2\|Data\[1\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[1\]\|combout " "Warning: Node \"U2\|Data\[0\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[1\]\|combout " "Warning: Node \"U2\|Data\[2\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[1\]\|combout " "Warning: Node \"U2\|Data\[1\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[0\]\|combout " "Warning: Node \"U2\|Data\[6\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[0\]\|combout " "Warning: Node \"U2\|Data\[5\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[0\]\|combout " "Warning: Node \"U2\|Data\[3\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[0\]\|combout " "Warning: Node \"U2\|Data\[1\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[5\]\|combout " "Warning: Node \"U2\|Data\[7\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[5\]\|combout " "Warning: Node \"U2\|Data\[5\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[5\]\|combout " "Warning: Node \"U2\|Data\[13\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[5\]\|combout " "Warning: Node \"U2\|Data\[3\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[5\]\|combout " "Warning: Node \"U2\|Data\[4\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[7\]\|combout " "Warning: Node \"U2\|Data\[0\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[7\]\|combout " "Warning: Node \"U2\|Data\[3\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[7\]\|combout " "Warning: Node \"U2\|Data\[1\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[4\]\|combout " "Warning: Node \"U2\|Data\[3\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[4\]\|combout " "Warning: Node \"U2\|Data\[1\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[4\]\|combout " "Warning: Node \"U2\|Data\[6\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[4\]\|combout " "Warning: Node \"U2\|Data\[5\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[4\]\|combout " "Warning: Node \"U2\|Data\[0\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[4\]\|combout " "Warning: Node \"U2\|Data\[13\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[4\]\|combout " "Warning: Node \"U2\|Data\[15\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[4\]\|combout " "Warning: Node \"U2\|Data\[14\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[1\]\|combout " "Warning: Node \"U2\|Data\[7\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[1\]\|combout " "Warning: Node \"U2\|Data\[5\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[1\]\|combout " "Warning: Node \"U2\|Data\[13\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[1\]\|combout " "Warning: Node \"U2\|Data\[3\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[1\]\|combout " "Warning: Node \"U2\|Data\[4\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[3\]\|combout " "Warning: Node \"U2\|Data\[0\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[3\]\|combout " "Warning: Node \"U2\|Data\[2\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[3\]\|combout " "Warning: Node \"U2\|Data\[1\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[2\]\|combout " "Warning: Node \"U2\|Data\[6\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[2\]\|combout " "Warning: Node \"U2\|Data\[5\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[2\]\|combout " "Warning: Node \"U2\|Data\[3\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[2\]\|combout " "Warning: Node \"U2\|Data\[1\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[0\]\|combout " "Warning: Node \"U2\|Data\[7\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[0\]\|combout " "Warning: Node \"U2\|Data\[8\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[0\]\|combout " "Warning: Node \"U2\|Data\[15\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[0\]\|combout " "Warning: Node \"U2\|Data\[2\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[0\]\|combout " "Warning: Node \"U2\|Data\[4\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[5\]\|combout " "Warning: Node \"U2\|Data\[6\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[5\]\|combout " "Warning: Node \"U2\|Data\[8\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[5\]\|combout " "Warning: Node \"U2\|Data\[10\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[5\]\|combout " "Warning: Node \"U2\|Data\[9\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[5\]\|combout " "Warning: Node \"U2\|Data\[14\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[5\]\|combout " "Warning: Node \"U2\|Data\[15\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[7\]\|combout " "Warning: Node \"U2\|Data\[7\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[7\]\|combout " "Warning: Node \"U2\|Data\[5\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[7\]\|combout " "Warning: Node \"U2\|Data\[13\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[7\]\|combout " "Warning: Node \"U2\|Data\[2\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[7\]\|combout " "Warning: Node \"U2\|Data\[4\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[6\]\|combout " "Warning: Node \"U2\|Data\[3\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[6\]\|combout " "Warning: Node \"U2\|Data\[1\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[6\]\|combout " "Warning: Node \"U2\|Data\[6\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[6\]\|combout " "Warning: Node \"U2\|Data\[5\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[6\]\|combout " "Warning: Node \"U2\|Data\[0\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[6\]\|combout " "Warning: Node \"U2\|Data\[13\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[6\]\|combout " "Warning: Node \"U2\|Data\[15\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[6\]\|combout " "Warning: Node \"U2\|Data\[14\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[4\]\|combout " "Warning: Node \"U2\|Data\[2\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[4\]\|combout " "Warning: Node \"U2\|Data\[4\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[4\]\|combout " "Warning: Node \"U2\|Data\[7\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[4\]\|combout " "Warning: Node \"U2\|Data\[8\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[4\]\|combout " "Warning: Node \"U2\|Data\[11\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[4\]\|combout " "Warning: Node \"U2\|Data\[9\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[1\]\|combout " "Warning: Node \"U2\|Data\[6\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[1\]\|combout " "Warning: Node \"U2\|Data\[8\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[1\]\|combout " "Warning: Node \"U2\|Data\[10\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[1\]\|combout " "Warning: Node \"U2\|Data\[9\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[1\]\|combout " "Warning: Node \"U2\|Data\[14\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[1\]\|combout " "Warning: Node \"U2\|Data\[15\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[3\]\|combout " "Warning: Node \"U2\|Data\[7\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[3\]\|combout " "Warning: Node \"U2\|Data\[5\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[3\]\|combout " "Warning: Node \"U2\|Data\[13\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[3\]\|combout " "Warning: Node \"U2\|Data\[3\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[3\]\|combout " "Warning: Node \"U2\|Data\[4\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[2\]\|combout " "Warning: Node \"U2\|Data\[7\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[2\]\|combout " "Warning: Node \"U2\|Data\[8\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[2\]\|combout " "Warning: Node \"U2\|Data\[15\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[2\]\|combout " "Warning: Node \"U2\|Data\[2\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[2\]\|combout " "Warning: Node \"U2\|Data\[4\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[0\]\|combout " "Warning: Node \"U2\|Data\[11\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[0\]\|combout " "Warning: Node \"U2\|Data\[9\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[0\]\|combout " "Warning: Node \"U2\|Data\[0\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[0\]\|combout " "Warning: Node \"U2\|Data\[14\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[0\]\|combout " "Warning: Node \"U2\|Data\[13\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[5\]\|combout " "Warning: Node \"U2\|Data\[11\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[5\]\|combout " "Warning: Node \"U2\|Data\[12\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[7\]\|combout " "Warning: Node \"U2\|Data\[6\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[7\]\|combout " "Warning: Node \"U2\|Data\[8\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[7\]\|combout " "Warning: Node \"U2\|Data\[11\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[7\]\|combout " "Warning: Node \"U2\|Data\[9\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[7\]\|combout " "Warning: Node \"U2\|Data\[14\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[7\]\|combout " "Warning: Node \"U2\|Data\[15\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[6\]\|combout " "Warning: Node \"U2\|Data\[2\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[6\]\|combout " "Warning: Node \"U2\|Data\[4\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[6\]\|combout " "Warning: Node \"U2\|Data\[7\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[6\]\|combout " "Warning: Node \"U2\|Data\[8\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[6\]\|combout " "Warning: Node \"U2\|Data\[11\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[6\]\|combout " "Warning: Node \"U2\|Data\[9\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[4\]\|combout " "Warning: Node \"U2\|Data\[10\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[4\]\|combout " "Warning: Node \"U2\|Data\[12\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[1\]\|combout " "Warning: Node \"U2\|Data\[11\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[1\]\|combout " "Warning: Node \"U2\|Data\[12\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[3\]\|combout " "Warning: Node \"U2\|Data\[6\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[3\]\|combout " "Warning: Node \"U2\|Data\[8\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[3\]\|combout " "Warning: Node \"U2\|Data\[10\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[3\]\|combout " "Warning: Node \"U2\|Data\[9\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[3\]\|combout " "Warning: Node \"U2\|Data\[14\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[3\]\|combout " "Warning: Node \"U2\|Data\[15\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[2\]\|combout " "Warning: Node \"U2\|Data\[11\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[2\]\|combout " "Warning: Node \"U2\|Data\[9\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[2\]\|combout " "Warning: Node \"U2\|Data\[0\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[2\]\|combout " "Warning: Node \"U2\|Data\[14\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[2\]\|combout " "Warning: Node \"U2\|Data\[13\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[0\]\|combout " "Warning: Node \"U2\|Data\[10\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[0\]\|combout " "Warning: Node \"U2\|Data\[12\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[7\]\|combout " "Warning: Node \"U2\|Data\[10\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[7\]\|combout " "Warning: Node \"U2\|Data\[12\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[6\]\|combout " "Warning: Node \"U2\|Data\[10\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[6\]\|combout " "Warning: Node \"U2\|Data\[12\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[3\]\|combout " "Warning: Node \"U2\|Data\[11\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[3\]\|combout " "Warning: Node \"U2\|Data\[12\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[2\]\|combout " "Warning: Node \"U2\|Data\[10\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[2\]\|combout " "Warning: Node \"U2\|Data\[12\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'full.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "top.v" "" { Text "G:/CPLD_FPGA/fullview/top.v" 5 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 12 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:U3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL:U3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:U3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 31 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mesureFreq:U1\|done_sig  " "Info: Automatically promoted node mesureFreq:U1\|done_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartsent:U2\|rEN " "Info: Destination node uartsent:U2\|rEN" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 31 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uartsent:U2|rEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 233 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartsent:U2\|data\[7\]~7 " "Info: Destination node uartsent:U2\|data\[7\]~7" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 59 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uartsent:U2|data[7]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 725 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 9 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|done_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 546 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mesureFreq:U1\|startCnt  " "Info: Automatically promoted node mesureFreq:U1\|startCnt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|H2L_F1 " "Info: Destination node mesureFreq:U1\|H2L_F1" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 91 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|H2L_F1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 550 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fbaseCntTemp\[5\] " "Info: Destination node mesureFreq:U1\|fbaseCntTemp\[5\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 26 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fbaseCntTemp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 515 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[29\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[29\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 508 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[21\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[21\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 500 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[13\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[13\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 492 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fbaseCntTemp\[21\] " "Info: Destination node mesureFreq:U1\|fbaseCntTemp\[21\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 26 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fbaseCntTemp[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 531 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fbaseCntTemp\[29\] " "Info: Destination node mesureFreq:U1\|fbaseCntTemp\[29\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 26 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fbaseCntTemp[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 539 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[5\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[5\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 484 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fbaseCntTemp\[13\] " "Info: Destination node mesureFreq:U1\|fbaseCntTemp\[13\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 26 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fbaseCntTemp[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 523 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mesureFreq:U1\|fxCntTemp\[22\] " "Info: Destination node mesureFreq:U1\|fxCntTemp\[22\]" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 33 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|fxCntTemp[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 501 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 19 -1 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesureFreq:U1|startCnt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 545 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RSTn (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node RSTn (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/11.0/quartus/bin64/pin_planner.ppl" { RSTn } } } { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RSTn" } } } } { "top.v" "" { Text "G:/CPLD_FPGA/fullview/top.v" 6 0 0 } } { "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RSTn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPLD_FPGA/fullview/" { { 0 { 0 ""} 0 13 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[0\] " "Warning: Node \"LED_OUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[1\] " "Warning: Node \"LED_OUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[2\] " "Warning: Node \"LED_OUT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[3\] " "Warning: Node \"LED_OUT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[4\] " "Warning: Node \"LED_OUT\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[5\] " "Warning: Node \"LED_OUT\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[6\] " "Warning: Node \"LED_OUT\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[7\] " "Warning: Node \"LED_OUT\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[8\] " "Warning: Node \"LED_OUT\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[9\] " "Warning: Node \"LED_OUT\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT_10 " "Warning: Node \"LED_OUT_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT_10" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y14 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED 0 " "Info: Pin \"LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1 0 " "Info: Pin \"LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TX_Pin_Out 0 " "Info: Pin \"TX_Pin_Out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/CPLD_FPGA/fullview/output_files/full.fit.smsg " "Info: Generated suppressed messages file G:/CPLD_FPGA/fullview/output_files/full.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 144 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Info: Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 10:35:43 2016 " "Info: Processing ended: Tue Jul 26 10:35:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 10:35:48 2016 " "Info: Processing started: Tue Jul 26 10:35:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta full -c full " "Info: Command: quartus_sta full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[5\]\|combout " "Warning: Node \"U2\|Data\[0\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[5\]\|combout " "Warning: Node \"U2\|Data\[2\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[5\]\|combout " "Warning: Node \"U2\|Data\[1\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[0\]\|combout " "Warning: Node \"U2\|Data\[1\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[0\]\|combout " "Warning: Node \"U2\|Data\[3\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[0\]\|combout " "Warning: Node \"U2\|Data\[6\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[0\]\|combout " "Warning: Node \"U2\|Data\[5\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[1\]\|combout " "Warning: Node \"U2\|Data\[1\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[1\]\|combout " "Warning: Node \"U2\|Data\[2\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[1\]\|combout " "Warning: Node \"U2\|Data\[0\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[4\]\|combout " "Warning: Node \"U2\|Data\[13\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[4\]\|combout " "Warning: Node \"U2\|Data\[15\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[4\]\|combout " "Warning: Node \"U2\|Data\[0\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[4\]\|combout " "Warning: Node \"U2\|Data\[14\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[4\]\|combout " "Warning: Node \"U2\|Data\[6\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[4\]\|combout " "Warning: Node \"U2\|Data\[5\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[4\]\|combout " "Warning: Node \"U2\|Data\[3\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[4\]\|combout " "Warning: Node \"U2\|Data\[1\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[5\]\|combout " "Warning: Node \"U2\|Data\[7\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[5\]\|combout " "Warning: Node \"U2\|Data\[5\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[5\]\|combout " "Warning: Node \"U2\|Data\[13\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[5\]\|combout " "Warning: Node \"U2\|Data\[3\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[5\]\|combout " "Warning: Node \"U2\|Data\[4\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[7\]\|combout " "Warning: Node \"U2\|Data\[3\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[7\]\|combout " "Warning: Node \"U2\|Data\[1\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[7\]\|combout " "Warning: Node \"U2\|Data\[0\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[0\]\|combout " "Warning: Node \"U2\|Data\[4\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[0\]\|combout " "Warning: Node \"U2\|Data\[2\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[0\]\|combout " "Warning: Node \"U2\|Data\[7\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[0\]\|combout " "Warning: Node \"U2\|Data\[8\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[0\]\|combout " "Warning: Node \"U2\|Data\[15\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[1\]\|combout " "Warning: Node \"U2\|Data\[4\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[1\]\|combout " "Warning: Node \"U2\|Data\[3\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[1\]\|combout " "Warning: Node \"U2\|Data\[7\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[1\]\|combout " "Warning: Node \"U2\|Data\[5\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[1\]\|combout " "Warning: Node \"U2\|Data\[13\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[3\]\|combout " "Warning: Node \"U2\|Data\[0\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[3\]\|combout " "Warning: Node \"U2\|Data\[1\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[3\]\|combout " "Warning: Node \"U2\|Data\[2\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[2\]\|combout " "Warning: Node \"U2\|Data\[6\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[2\]\|combout " "Warning: Node \"U2\|Data\[5\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[2\]\|combout " "Warning: Node \"U2\|Data\[1\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[2\]\|combout " "Warning: Node \"U2\|Data\[3\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[4\]\|combout " "Warning: Node \"U2\|Data\[11\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[4\]\|combout " "Warning: Node \"U2\|Data\[9\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[4\]\|combout " "Warning: Node \"U2\|Data\[7\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[4\]\|combout " "Warning: Node \"U2\|Data\[8\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[4\]\|combout " "Warning: Node \"U2\|Data\[4\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[4\]\|combout " "Warning: Node \"U2\|Data\[2\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[5\]\|combout " "Warning: Node \"U2\|Data\[8\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[5\]\|combout " "Warning: Node \"U2\|Data\[6\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[5\]\|combout " "Warning: Node \"U2\|Data\[10\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[5\]\|combout " "Warning: Node \"U2\|Data\[9\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[5\]\|combout " "Warning: Node \"U2\|Data\[15\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[5\]\|combout " "Warning: Node \"U2\|Data\[14\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[7\]\|combout " "Warning: Node \"U2\|Data\[4\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[7\]\|combout " "Warning: Node \"U2\|Data\[2\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[7\]\|combout " "Warning: Node \"U2\|Data\[13\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[7\]\|combout " "Warning: Node \"U2\|Data\[7\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[7\]\|combout " "Warning: Node \"U2\|Data\[5\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[6\]\|combout " "Warning: Node \"U2\|Data\[5\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[6\]\|combout " "Warning: Node \"U2\|Data\[6\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[6\]\|combout " "Warning: Node \"U2\|Data\[3\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[6\]\|combout " "Warning: Node \"U2\|Data\[1\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[6\]\|combout " "Warning: Node \"U2\|Data\[15\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[6\]\|combout " "Warning: Node \"U2\|Data\[13\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[6\]\|combout " "Warning: Node \"U2\|Data\[0\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[6\]\|combout " "Warning: Node \"U2\|Data\[14\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[0\]\|combout " "Warning: Node \"U2\|Data\[14\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[0\]\|combout " "Warning: Node \"U2\|Data\[13\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[0\]\|combout " "Warning: Node \"U2\|Data\[0\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[0\]\|combout " "Warning: Node \"U2\|Data\[9\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[0\]\|combout " "Warning: Node \"U2\|Data\[11\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[1\]\|combout " "Warning: Node \"U2\|Data\[6\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[1\]\|combout " "Warning: Node \"U2\|Data\[8\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[1\]\|combout " "Warning: Node \"U2\|Data\[15\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[1\]\|combout " "Warning: Node \"U2\|Data\[14\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[1\]\|combout " "Warning: Node \"U2\|Data\[10\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[1\]\|combout " "Warning: Node \"U2\|Data\[9\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[3\]\|combout " "Warning: Node \"U2\|Data\[4\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[3\]\|combout " "Warning: Node \"U2\|Data\[3\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[3\]\|combout " "Warning: Node \"U2\|Data\[5\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[3\]\|combout " "Warning: Node \"U2\|Data\[7\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[3\]\|combout " "Warning: Node \"U2\|Data\[13\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[2\]\|combout " "Warning: Node \"U2\|Data\[8\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[2\]\|combout " "Warning: Node \"U2\|Data\[7\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[2\]\|combout " "Warning: Node \"U2\|Data\[2\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[2\]\|combout " "Warning: Node \"U2\|Data\[4\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[2\]\|combout " "Warning: Node \"U2\|Data\[15\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[4\]\|combout " "Warning: Node \"U2\|Data\[10\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[4\]\|combout " "Warning: Node \"U2\|Data\[12\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[5\]\|combout " "Warning: Node \"U2\|Data\[12\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[5\]\|combout " "Warning: Node \"U2\|Data\[11\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[7\]\|combout " "Warning: Node \"U2\|Data\[15\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[7\]\|combout " "Warning: Node \"U2\|Data\[14\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[7\]\|combout " "Warning: Node \"U2\|Data\[9\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[7\]\|combout " "Warning: Node \"U2\|Data\[11\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[7\]\|combout " "Warning: Node \"U2\|Data\[8\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[7\]\|combout " "Warning: Node \"U2\|Data\[6\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[6\]\|combout " "Warning: Node \"U2\|Data\[8\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[6\]\|combout " "Warning: Node \"U2\|Data\[7\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[6\]\|combout " "Warning: Node \"U2\|Data\[4\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[6\]\|combout " "Warning: Node \"U2\|Data\[2\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[6\]\|combout " "Warning: Node \"U2\|Data\[9\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[6\]\|combout " "Warning: Node \"U2\|Data\[11\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[0\]\|combout " "Warning: Node \"U2\|Data\[12\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[0\]\|combout " "Warning: Node \"U2\|Data\[10\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[1\]\|combout " "Warning: Node \"U2\|Data\[11\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[1\]\|combout " "Warning: Node \"U2\|Data\[12\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[3\]\|combout " "Warning: Node \"U2\|Data\[6\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[3\]\|combout " "Warning: Node \"U2\|Data\[8\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[3\]\|combout " "Warning: Node \"U2\|Data\[9\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[3\]\|combout " "Warning: Node \"U2\|Data\[10\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[3\]\|combout " "Warning: Node \"U2\|Data\[15\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[3\]\|combout " "Warning: Node \"U2\|Data\[14\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[2\]\|combout " "Warning: Node \"U2\|Data\[0\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[2\]\|combout " "Warning: Node \"U2\|Data\[11\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[2\]\|combout " "Warning: Node \"U2\|Data\[9\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[2\]\|combout " "Warning: Node \"U2\|Data\[14\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[2\]\|combout " "Warning: Node \"U2\|Data\[13\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[7\]\|combout " "Warning: Node \"U2\|Data\[12\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[7\]\|combout " "Warning: Node \"U2\|Data\[10\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[6\]\|combout " "Warning: Node \"U2\|Data\[10\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[6\]\|combout " "Warning: Node \"U2\|Data\[12\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[3\]\|combout " "Warning: Node \"U2\|Data\[11\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[3\]\|combout " "Warning: Node \"U2\|Data\[12\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[2\]\|combout " "Warning: Node \"U2\|Data\[12\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[2\]\|combout " "Warning: Node \"U2\|Data\[10\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'full.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{U3\|altpll_component\|pll\|clk\[0\]\} \{U3\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{U3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{U3\|altpll_component\|pll\|clk\[0\]\} \{U3\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fx fx " "Info: create_clock -period 1.000 -name fx fx" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fdelay fdelay " "Info: create_clock -period 1.000 -name fdelay fdelay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mesureFreq:U1\|startCnt mesureFreq:U1\|startCnt " "Info: create_clock -period 1.000 -name mesureFreq:U1\|startCnt mesureFreq:U1\|startCnt" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mesureFreq:U1\|H2L_F1 mesureFreq:U1\|H2L_F1 " "Info: create_clock -period 1.000 -name mesureFreq:U1\|H2L_F1 mesureFreq:U1\|H2L_F1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.587 " "Info: Worst-case setup slack is -7.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.587      -494.145 U3\|altpll_component\|pll\|clk\[0\]  " "Info:    -7.587      -494.145 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.785       -73.368 fx  " "Info:    -3.785       -73.368 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460      -281.436 mesureFreq:U1\|H2L_F1  " "Info:    -2.460      -281.436 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105       -54.950 mesureFreq:U1\|startCnt  " "Info:    -2.105       -54.950 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459        -0.459 CLK  " "Info:    -0.459        -0.459 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779         0.000 fdelay  " "Info:     0.779         0.000 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.277 " "Info: Worst-case hold slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277      -140.840 mesureFreq:U1\|startCnt  " "Info:    -2.277      -140.840 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.356       -43.562 fx  " "Info:    -1.356       -43.562 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045        -0.045 fdelay  " "Info:    -0.045        -0.045 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     0.092         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693         0.000 CLK  " "Info:     0.693         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.927         0.000 mesureFreq:U1\|H2L_F1  " "Info:     1.927         0.000 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.394 " "Info: Worst-case recovery slack is -3.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394       -15.892 U3\|altpll_component\|pll\|clk\[0\]  " "Info:    -3.394       -15.892 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.098 " "Info: Worst-case removal slack is 3.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.098         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     3.098         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Info: Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -50.749 fx  " "Info:    -1.777       -50.749 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -189.952 mesureFreq:U1\|startCnt  " "Info:    -0.742      -189.952 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 fdelay  " "Info:    -0.742        -1.484 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mesureFreq:U1\|H2L_F1  " "Info:     0.500         0.000 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     1.258         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.758         0.000 CLK  " "Info:     8.758         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED 0 " "Info: Pin \"LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1 0 " "Info: Pin \"LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TX_Pin_Out 0 " "Info: Pin \"TX_Pin_Out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.754 " "Info: Worst-case setup slack is -2.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.754      -138.223 U3\|altpll_component\|pll\|clk\[0\]  " "Info:    -2.754      -138.223 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829        -9.052 fx  " "Info:    -0.829        -9.052 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672       -77.471 mesureFreq:U1\|H2L_F1  " "Info:    -0.672       -77.471 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406        -8.840 mesureFreq:U1\|startCnt  " "Info:    -0.406        -8.840 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 CLK  " "Info:     0.419         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103         0.000 fdelay  " "Info:     1.103         0.000 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.929 " "Info: Worst-case hold slack is -0.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929       -63.907 mesureFreq:U1\|startCnt  " "Info:    -0.929       -63.907 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771       -25.145 fx  " "Info:    -0.771       -25.145 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223        -0.223 fdelay  " "Info:    -0.223        -0.223 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039        -0.039 CLK  " "Info:    -0.039        -0.039 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     0.156         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232         0.000 mesureFreq:U1\|H2L_F1  " "Info:     1.232         0.000 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.271 " "Info: Worst-case recovery slack is -1.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271        -5.983 U3\|altpll_component\|pll\|clk\[0\]  " "Info:    -1.271        -5.983 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.469 " "Info: Worst-case removal slack is 1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     1.469         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Info: Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -34.222 fx  " "Info:    -1.222       -34.222 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -128.000 mesureFreq:U1\|startCnt  " "Info:    -0.500      -128.000 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 fdelay  " "Info:    -0.500        -1.000 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mesureFreq:U1\|H2L_F1  " "Info:     0.500         0.000 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     1.500         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLK  " "Info:     9.000         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 10:35:49 2016 " "Info: Processing started: Tue Jul 26 10:35:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off full -c full " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 10:35:52 2016 " "Info: Processing ended: Tue Jul 26 10:35:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 133 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 10:35:52 2016 " "Info: Processing ended: Tue Jul 26 10:35:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 10:35:55 2016 " "Info: Processing started: Tue Jul 26 10:35:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off full -c full " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "full.vo\", \"full_fast.vo full_v.sdo full_v_fast.sdo G:/CPLD_FPGA/fullview/simulation/modelsim/ simulation " "Info: Generated files \"full.vo\", \"full_fast.vo\", \"full_v.sdo\" and \"full_v_fast.sdo\" in directory \"G:/CPLD_FPGA/fullview/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 10:35:56 2016 " "Info: Processing ended: Tue Jul 26 10:35:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 281 s " "Info: Quartus II Full Compilation was successful. 0 errors, 281 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
