
*** Running vivado
    with args -log Pipeline_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipeline_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Pipeline_top.tcl -notrace
Command: synth_design -top Pipeline_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13220 
WARNING: [Synth 8-2490] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
WARNING: [Synth 8-2490] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
WARNING: [Synth 8-2490] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Writeback_Cycle.v:16]
WARNING: [Synth 8-2490] overwriting previous definition of module Clock_slowed [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_unit.v:3]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 421.547 ; gain = 109.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Pipeline_top' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:29]
INFO: [Synth 8-6157] synthesizing module 'fetch_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_by_1' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_by_1' (1#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (2#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (3#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [Synth 8-3848] Net Memory[1023] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1022] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1021] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1020] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1019] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1018] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1017] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1016] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1015] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1014] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1013] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1012] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1011] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1010] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1009] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1008] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1007] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1006] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1005] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1004] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1003] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1002] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1001] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1000] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[999] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[998] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[997] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[996] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[995] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[994] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[993] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[992] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[991] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[990] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[989] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[988] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[987] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[986] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[985] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[984] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[983] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[982] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[981] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[980] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[979] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[978] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[977] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[976] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[975] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[974] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[973] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[972] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[971] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[970] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[969] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[968] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[967] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[966] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[965] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[964] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[963] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[962] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[961] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[960] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[959] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[958] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[957] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[956] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[955] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[954] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[953] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[952] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[951] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[950] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[949] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[948] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[947] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[946] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[945] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[944] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[943] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[942] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[941] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[940] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[939] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[938] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[937] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[936] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[935] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[934] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[933] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[932] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[931] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[930] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[929] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[928] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[927] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[926] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[925] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[924] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (4#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_cycle' (5#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [Synth 8-6157] synthesizing module 'decode_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit_Top' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:26]
INFO: [Synth 8-6157] synthesizing module 'Main_Decoder' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
	Parameter I_op_basic bound to: 7'b0010011 
	Parameter I_lw_op bound to: 7'b0000011 
	Parameter R_op_basic bound to: 7'b0110011 
	Parameter S_sw_op bound to: 7'b0100011 
	Parameter B_op_basic bound to: 7'b1100011 
	Parameter MAC_OPCODE bound to: 7'b1110111 
INFO: [Synth 8-6155] done synthesizing module 'Main_Decoder' (6#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
	Parameter I_op_basic bound to: 7'b0010011 
	Parameter R_op_basic bound to: 7'b0110011 
	Parameter B_op_basic bound to: 7'b1100011 
	Parameter ECALL bound to: 7'b1110011 
	Parameter MAC_OP bound to: 7'b1110111 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (7#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'MAC_Decoder' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MAC_Decoder' (8#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit_Top' (9#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:26]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (10#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (11#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_cycle' (12#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'execute_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [Synth 8-6157] synthesizing module 'Mux_3_by_1' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_3_by_1' (13#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [Synth 8-350] instance 'branch_adder' of module 'Adder' requires 4 connections, but only 3 given [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:98]
WARNING: [Synth 8-6104] Input port 'MACControl_M' has an internal driver [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:159]
WARNING: [Synth 8-6104] Input port 'MACDM_M' has an internal driver [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:160]
WARNING: [Synth 8-5788] Register MACControl_E_r_reg in module execute_cycle is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:124]
WARNING: [Synth 8-5788] Register MACDM_E_r_reg in module execute_cycle is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:125]
INFO: [Synth 8-6155] done synthesizing module 'execute_cycle' (15#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [Synth 8-6157] synthesizing module 'memory_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
	Parameter total_mem_reg bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (16#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'A_11' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [Synth 8-689] width (32) of port connection 'A_12' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [Synth 8-689] width (32) of port connection 'A_13' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [Synth 8-689] width (32) of port connection 'A_14' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [Synth 8-689] width (32) of port connection 'A_15' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:82]
WARNING: [Synth 8-689] width (32) of port connection 'A_21' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'A_22' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'A_23' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'A_24' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'A_25' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'A_31' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [Synth 8-689] width (32) of port connection 'A_32' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [Synth 8-689] width (32) of port connection 'A_33' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [Synth 8-689] width (32) of port connection 'A_34' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [Synth 8-689] width (32) of port connection 'A_35' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:84]
WARNING: [Synth 8-689] width (32) of port connection 'A_41' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [Synth 8-689] width (32) of port connection 'A_42' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [Synth 8-689] width (32) of port connection 'A_43' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [Synth 8-689] width (32) of port connection 'A_44' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [Synth 8-689] width (32) of port connection 'A_45' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:85]
WARNING: [Synth 8-689] width (32) of port connection 'A_51' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [Synth 8-689] width (32) of port connection 'A_52' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [Synth 8-689] width (32) of port connection 'A_53' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [Synth 8-689] width (32) of port connection 'A_54' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
WARNING: [Synth 8-689] width (32) of port connection 'A_55' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:86]
INFO: [Synth 8-6157] synthesizing module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_MAC' (17#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_11' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_12' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_13' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_14' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_15' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:96]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_21' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_22' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_23' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_24' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_25' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:97]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_31' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_32' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_33' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_34' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_35' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:98]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_41' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_42' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_43' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_44' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_45' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:99]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_51' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_52' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_53' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_54' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_55' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:100]
INFO: [Synth 8-6155] done synthesizing module 'memory_cycle' (18#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [Synth 8-6157] synthesizing module 'writeback_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Writeback_Cycle.v:16]
INFO: [Synth 8-6155] done synthesizing module 'writeback_cycle' (19#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Writeback_Cycle.v:16]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (20#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_top' (21#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:29]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port clk
WARNING: [Synth 8-3331] design hazard_unit has unconnected port rst
WARNING: [Synth 8-3331] design hazard_unit has unconnected port BranchE
WARNING: [Synth 8-3331] design hazard_unit has unconnected port ResultSrcM
WARNING: [Synth 8-3331] design hazard_unit has unconnected port RegWriteE
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port clk
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port rst
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[31]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[30]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[29]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[28]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[27]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[26]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[25]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[24]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[23]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[22]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[21]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[20]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[19]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[18]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[17]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[16]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[15]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[14]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[13]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[12]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[11]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[10]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[9]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[8]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[7]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[6]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[5]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[4]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[3]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[2]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[1]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[0]
WARNING: [Synth 8-3331] design Matrix_MAC has unconnected port clk
WARNING: [Synth 8-3331] design Data_Memory has unconnected port rst
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[19]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[18]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[17]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[16]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[15]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[14]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[13]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[12]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[6]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[5]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[4]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[3]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[2]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[1]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[0]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[31]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[30]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[29]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[28]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[27]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[26]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[25]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[24]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[23]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[22]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[21]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[20]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[19]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[18]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[17]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[16]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[15]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[14]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[13]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[12]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[1]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[0]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port Data_Mem_display_reg
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[7]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[6]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[5]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[4]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[3]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[2]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[1]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[0]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port SSD[7]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port SSD[6]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port SSD[5]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port SSD[4]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port SSD[3]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port SSD[2]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port SSD[1]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port SSD[0]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port button
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 583.137 ; gain = 271.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 583.137 ; gain = 271.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 583.137 ; gain = 271.262
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:33]
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ResultSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUControl13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "MACControl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MAC_OP_D" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:38]
INFO: [Synth 8-5546] ROM "Cout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Data_Memory_Registers" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[512]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[511]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[510]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[509]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[508]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[507]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[506]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[505]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[504]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[503]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[502]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[501]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[500]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[499]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[498]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[497]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[496]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[495]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[494]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[493]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[492]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[491]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[490]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[489]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[488]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[487]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[486]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[485]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[484]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[483]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[482]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[481]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[480]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[479]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[478]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[477]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[476]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[475]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[474]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[473]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[472]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[471]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[470]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[469]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[468]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[467]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[466]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[465]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[464]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[463]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[462]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[461]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[460]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[459]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[458]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[457]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[456]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[455]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[454]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[453]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[452]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[451]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[450]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[449]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[448]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[447]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[446]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[445]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[444]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[443]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[442]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[441]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[440]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[439]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[438]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[437]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[436]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[435]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[434]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[433]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[432]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[431]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[430]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[429]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[428]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[427]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[426]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[425]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[424]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[423]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[422]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[421]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[420]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[419]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[418]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[417]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[416]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[415]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[414]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Data_Memory_Registers_reg[413]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "A_11" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Cout_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[512]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[511]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[510]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[509]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[508]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[507]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[506]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[505]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[504]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[503]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[502]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[501]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[500]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[499]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[498]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[497]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[496]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[495]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[494]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[493]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[492]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[491]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[490]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[489]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Memory_Registers_reg[488]' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'A_11_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'A_12_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'A_13_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'A_14_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'A_15_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'A_21_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'A_22_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'A_23_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'A_24_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'A_25_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'A_31_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'A_32_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'A_33_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'A_34_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'A_35_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'A_41_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'A_42_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'A_43_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'A_44_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'A_45_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'A_51_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'A_52_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'A_53_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'A_54_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'A_55_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_11_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_12_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_13_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_14_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_15_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_21_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_22_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_23_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_24_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_25_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_31_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_32_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_33_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_34_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_35_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_41_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_42_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_43_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_44_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_45_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_51_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_52_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_53_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_54_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_R_55_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_A_11_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_11_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_A_15_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_51_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_A_14_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_41_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_A_13_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_31_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_A_12_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_21_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_12_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_52_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_42_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_32_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_22_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_13_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_53_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_43_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_33_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_23_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_14_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_54_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_44_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'MAC_B_34_r_reg' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:82]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 835.551 ; gain = 523.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |muxpart                 |           1|     32736|
|2     |Instruction_Memory__GB1 |           1|      3713|
|3     |fetch_cycle__GC0        |           1|       741|
|4     |Data_Memory__GB0        |           1|     27462|
|5     |Data_Memory__GB1        |           1|     13327|
|6     |Data_Memory__GB2        |           1|     13332|
|7     |Data_Memory__GB3        |           1|     19995|
|8     |Data_Memory__GB4        |           1|     26646|
|9     |Data_Memory__GB5        |           1|     33323|
|10    |Data_Memory__GB6        |           1|     32942|
|11    |Data_Memory__GB7        |           1|      9086|
|12    |Data_Memory__GB8        |           1|     17062|
|13    |Data_Memory__GB9        |           1|     26693|
|14    |memory_cycle__GC0       |           1|     13551|
|15    |Pipeline_top__GC0       |           1|      3657|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 51    
	   2 Input     14 Bit       Adders := 25    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 618   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 48    
	   4 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 21    
	   5 Input     13 Bit        Muxes := 21    
	  11 Input     13 Bit        Muxes := 50    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 5     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 520   
	   5 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Instruction_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 115   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX_2_by_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Adder__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module Program_Counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fetch_cycle 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module Data_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 488   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 21    
	   5 Input     13 Bit        Muxes := 21    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 515   
	   5 Input      1 Bit        Muxes := 1     
Module Matrix_MAC 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 50    
	   2 Input     14 Bit       Adders := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	  11 Input     13 Bit        Muxes := 50    
	  11 Input      1 Bit        Muxes := 3     
Module memory_cycle 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Main_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ALU_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
Module MAC_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Register_File 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module Sign_Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module decode_cycle 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mux_3_by_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux_3_by_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module MUX_2_by_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module execute_cycle 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module MUX_2_by_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module hazard_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Sign_Extend/Imm_Ext00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control/Main_Decoder/MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control/Main_Decoder/ResultSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "control/Main_Decoder/Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MAC_OP_D" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:49]
DSP Report: Generating DSP ALU/ALU_Out0, operation Mode is: A*B.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: Generating DSP ALU/ALU_Out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: Generating DSP ALU/ALU_Out0, operation Mode is: A*B.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: Generating DSP ALU/ALU_Out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port Data_Mem_display_reg
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[7]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[6]
WARNING: [Synth 8-3331] design Pipeline_top has unconnected port anode[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Memory_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Memory_reg[3][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[31]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[30]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[29]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[28]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[27]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[26]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[25]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[24]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[23]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[22]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[21]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[20]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[19]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[18]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[17]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[16]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[15]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[14]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[13]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/Imm_Ext_D_r_reg[12]' (FDCE) to 'i_0/Decode/Imm_Ext_D_r_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/Decode/ALUControlD_r_reg[4]' (FDCE) to 'i_0/Decode/ALUControlD_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'Fetchi_2/PCPlus4F_reg_reg[0]' (FDCE) to 'Fetchi_2/PCF_reg_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP MAC_R_11_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_11_r1 is absorbed into DSP MAC_R_11_r1.
DSP Report: Generating DSP MAC_R_11_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_11_r0 is absorbed into DSP MAC_R_11_r0.
DSP Report: operator MAC_R_11_r4 is absorbed into DSP MAC_R_11_r0.
DSP Report: Generating DSP MAC_R_11_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_11_r0 is absorbed into DSP MAC_R_11_r0.
DSP Report: operator MAC_R_11_r2 is absorbed into DSP MAC_R_11_r0.
DSP Report: Generating DSP MAC_R_11_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_11_r0 is absorbed into DSP MAC_R_11_r0.
DSP Report: operator MAC_R_11_r3 is absorbed into DSP MAC_R_11_r0.
DSP Report: Generating DSP MAC_R_11_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_11_r0 is absorbed into DSP MAC_R_11_r0.
DSP Report: operator MAC_R_11_r4 is absorbed into DSP MAC_R_11_r0.
DSP Report: Generating DSP MAC_R_12_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_12_r1 is absorbed into DSP MAC_R_12_r1.
DSP Report: Generating DSP MAC_R_12_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_12_r0 is absorbed into DSP MAC_R_12_r0.
DSP Report: operator MAC_R_12_r4 is absorbed into DSP MAC_R_12_r0.
DSP Report: Generating DSP MAC_R_12_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_12_r0 is absorbed into DSP MAC_R_12_r0.
DSP Report: operator MAC_R_12_r2 is absorbed into DSP MAC_R_12_r0.
DSP Report: Generating DSP MAC_R_12_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_12_r0 is absorbed into DSP MAC_R_12_r0.
DSP Report: operator MAC_R_12_r3 is absorbed into DSP MAC_R_12_r0.
DSP Report: Generating DSP MAC_R_12_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_12_r0 is absorbed into DSP MAC_R_12_r0.
DSP Report: operator MAC_R_12_r4 is absorbed into DSP MAC_R_12_r0.
DSP Report: Generating DSP MAC_R_13_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_13_r1 is absorbed into DSP MAC_R_13_r1.
DSP Report: Generating DSP MAC_R_13_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_13_r0 is absorbed into DSP MAC_R_13_r0.
DSP Report: operator MAC_R_13_r4 is absorbed into DSP MAC_R_13_r0.
DSP Report: Generating DSP MAC_R_13_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_13_r0 is absorbed into DSP MAC_R_13_r0.
DSP Report: operator MAC_R_13_r2 is absorbed into DSP MAC_R_13_r0.
DSP Report: Generating DSP MAC_R_13_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_13_r0 is absorbed into DSP MAC_R_13_r0.
DSP Report: operator MAC_R_13_r3 is absorbed into DSP MAC_R_13_r0.
DSP Report: Generating DSP MAC_R_13_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_13_r0 is absorbed into DSP MAC_R_13_r0.
DSP Report: operator MAC_R_13_r4 is absorbed into DSP MAC_R_13_r0.
DSP Report: Generating DSP MAC_R_14_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_14_r1 is absorbed into DSP MAC_R_14_r1.
DSP Report: Generating DSP MAC_R_14_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_14_r0 is absorbed into DSP MAC_R_14_r0.
DSP Report: operator MAC_R_14_r4 is absorbed into DSP MAC_R_14_r0.
DSP Report: Generating DSP MAC_R_14_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_14_r0 is absorbed into DSP MAC_R_14_r0.
DSP Report: operator MAC_R_14_r2 is absorbed into DSP MAC_R_14_r0.
DSP Report: Generating DSP MAC_R_14_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_14_r0 is absorbed into DSP MAC_R_14_r0.
DSP Report: operator MAC_R_14_r3 is absorbed into DSP MAC_R_14_r0.
DSP Report: Generating DSP MAC_R_14_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_14_r0 is absorbed into DSP MAC_R_14_r0.
DSP Report: operator MAC_R_14_r4 is absorbed into DSP MAC_R_14_r0.
DSP Report: Generating DSP MAC_R_15_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_15_r1 is absorbed into DSP MAC_R_15_r1.
DSP Report: Generating DSP MAC_R_15_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_15_r0 is absorbed into DSP MAC_R_15_r0.
DSP Report: operator MAC_R_15_r4 is absorbed into DSP MAC_R_15_r0.
DSP Report: Generating DSP MAC_R_15_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_15_r0 is absorbed into DSP MAC_R_15_r0.
DSP Report: operator MAC_R_15_r2 is absorbed into DSP MAC_R_15_r0.
DSP Report: Generating DSP MAC_R_15_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_15_r0 is absorbed into DSP MAC_R_15_r0.
DSP Report: operator MAC_R_15_r3 is absorbed into DSP MAC_R_15_r0.
DSP Report: Generating DSP MAC_R_15_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_15_r0 is absorbed into DSP MAC_R_15_r0.
DSP Report: operator MAC_R_15_r4 is absorbed into DSP MAC_R_15_r0.
DSP Report: Generating DSP MAC_R_21_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_21_r1 is absorbed into DSP MAC_R_21_r1.
DSP Report: Generating DSP MAC_R_21_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_21_r0 is absorbed into DSP MAC_R_21_r0.
DSP Report: operator MAC_R_21_r4 is absorbed into DSP MAC_R_21_r0.
DSP Report: Generating DSP MAC_R_21_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_21_r0 is absorbed into DSP MAC_R_21_r0.
DSP Report: operator MAC_R_21_r2 is absorbed into DSP MAC_R_21_r0.
DSP Report: Generating DSP MAC_R_21_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_21_r0 is absorbed into DSP MAC_R_21_r0.
DSP Report: operator MAC_R_21_r3 is absorbed into DSP MAC_R_21_r0.
DSP Report: Generating DSP MAC_R_21_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_21_r0 is absorbed into DSP MAC_R_21_r0.
DSP Report: operator MAC_R_21_r4 is absorbed into DSP MAC_R_21_r0.
DSP Report: Generating DSP MAC_R_22_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_22_r1 is absorbed into DSP MAC_R_22_r1.
DSP Report: Generating DSP MAC_R_22_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_22_r0 is absorbed into DSP MAC_R_22_r0.
DSP Report: operator MAC_R_22_r4 is absorbed into DSP MAC_R_22_r0.
DSP Report: Generating DSP MAC_R_22_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_22_r0 is absorbed into DSP MAC_R_22_r0.
DSP Report: operator MAC_R_22_r2 is absorbed into DSP MAC_R_22_r0.
DSP Report: Generating DSP MAC_R_22_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_22_r0 is absorbed into DSP MAC_R_22_r0.
DSP Report: operator MAC_R_22_r3 is absorbed into DSP MAC_R_22_r0.
DSP Report: Generating DSP MAC_R_22_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_22_r0 is absorbed into DSP MAC_R_22_r0.
DSP Report: operator MAC_R_22_r4 is absorbed into DSP MAC_R_22_r0.
DSP Report: Generating DSP MAC_R_23_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_23_r1 is absorbed into DSP MAC_R_23_r1.
DSP Report: Generating DSP MAC_R_23_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_23_r0 is absorbed into DSP MAC_R_23_r0.
DSP Report: operator MAC_R_23_r4 is absorbed into DSP MAC_R_23_r0.
DSP Report: Generating DSP MAC_R_23_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_23_r0 is absorbed into DSP MAC_R_23_r0.
DSP Report: operator MAC_R_23_r2 is absorbed into DSP MAC_R_23_r0.
DSP Report: Generating DSP MAC_R_23_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_23_r0 is absorbed into DSP MAC_R_23_r0.
DSP Report: operator MAC_R_23_r3 is absorbed into DSP MAC_R_23_r0.
DSP Report: Generating DSP MAC_R_23_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_23_r0 is absorbed into DSP MAC_R_23_r0.
DSP Report: operator MAC_R_23_r4 is absorbed into DSP MAC_R_23_r0.
DSP Report: Generating DSP MAC_R_24_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_24_r1 is absorbed into DSP MAC_R_24_r1.
DSP Report: Generating DSP MAC_R_24_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_24_r0 is absorbed into DSP MAC_R_24_r0.
DSP Report: operator MAC_R_24_r4 is absorbed into DSP MAC_R_24_r0.
DSP Report: Generating DSP MAC_R_24_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_24_r0 is absorbed into DSP MAC_R_24_r0.
DSP Report: operator MAC_R_24_r2 is absorbed into DSP MAC_R_24_r0.
DSP Report: Generating DSP MAC_R_24_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_24_r0 is absorbed into DSP MAC_R_24_r0.
DSP Report: operator MAC_R_24_r3 is absorbed into DSP MAC_R_24_r0.
DSP Report: Generating DSP MAC_R_24_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_24_r0 is absorbed into DSP MAC_R_24_r0.
DSP Report: operator MAC_R_24_r4 is absorbed into DSP MAC_R_24_r0.
DSP Report: Generating DSP MAC_R_25_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_25_r1 is absorbed into DSP MAC_R_25_r1.
DSP Report: Generating DSP MAC_R_25_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_25_r0 is absorbed into DSP MAC_R_25_r0.
DSP Report: operator MAC_R_25_r4 is absorbed into DSP MAC_R_25_r0.
DSP Report: Generating DSP MAC_R_25_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_25_r0 is absorbed into DSP MAC_R_25_r0.
DSP Report: operator MAC_R_25_r2 is absorbed into DSP MAC_R_25_r0.
DSP Report: Generating DSP MAC_R_25_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_25_r0 is absorbed into DSP MAC_R_25_r0.
DSP Report: operator MAC_R_25_r3 is absorbed into DSP MAC_R_25_r0.
DSP Report: Generating DSP MAC_R_25_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_25_r0 is absorbed into DSP MAC_R_25_r0.
DSP Report: operator MAC_R_25_r4 is absorbed into DSP MAC_R_25_r0.
DSP Report: Generating DSP MAC_R_31_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_31_r1 is absorbed into DSP MAC_R_31_r1.
DSP Report: Generating DSP MAC_R_31_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_31_r0 is absorbed into DSP MAC_R_31_r0.
DSP Report: operator MAC_R_31_r4 is absorbed into DSP MAC_R_31_r0.
DSP Report: Generating DSP MAC_R_31_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_31_r0 is absorbed into DSP MAC_R_31_r0.
DSP Report: operator MAC_R_31_r2 is absorbed into DSP MAC_R_31_r0.
DSP Report: Generating DSP MAC_R_31_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_31_r0 is absorbed into DSP MAC_R_31_r0.
DSP Report: operator MAC_R_31_r3 is absorbed into DSP MAC_R_31_r0.
DSP Report: Generating DSP MAC_R_31_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_31_r0 is absorbed into DSP MAC_R_31_r0.
DSP Report: operator MAC_R_31_r4 is absorbed into DSP MAC_R_31_r0.
DSP Report: Generating DSP MAC_R_32_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_32_r1 is absorbed into DSP MAC_R_32_r1.
DSP Report: Generating DSP MAC_R_32_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_32_r0 is absorbed into DSP MAC_R_32_r0.
DSP Report: operator MAC_R_32_r4 is absorbed into DSP MAC_R_32_r0.
DSP Report: Generating DSP MAC_R_32_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_32_r0 is absorbed into DSP MAC_R_32_r0.
DSP Report: operator MAC_R_32_r2 is absorbed into DSP MAC_R_32_r0.
DSP Report: Generating DSP MAC_R_32_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_32_r0 is absorbed into DSP MAC_R_32_r0.
DSP Report: operator MAC_R_32_r3 is absorbed into DSP MAC_R_32_r0.
DSP Report: Generating DSP MAC_R_32_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_32_r0 is absorbed into DSP MAC_R_32_r0.
DSP Report: operator MAC_R_32_r4 is absorbed into DSP MAC_R_32_r0.
DSP Report: Generating DSP MAC_R_33_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_33_r1 is absorbed into DSP MAC_R_33_r1.
DSP Report: Generating DSP MAC_R_33_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_33_r0 is absorbed into DSP MAC_R_33_r0.
DSP Report: operator MAC_R_33_r4 is absorbed into DSP MAC_R_33_r0.
DSP Report: Generating DSP MAC_R_33_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_33_r0 is absorbed into DSP MAC_R_33_r0.
DSP Report: operator MAC_R_33_r2 is absorbed into DSP MAC_R_33_r0.
DSP Report: Generating DSP MAC_R_33_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_33_r0 is absorbed into DSP MAC_R_33_r0.
DSP Report: operator MAC_R_33_r3 is absorbed into DSP MAC_R_33_r0.
DSP Report: Generating DSP MAC_R_33_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_33_r0 is absorbed into DSP MAC_R_33_r0.
DSP Report: operator MAC_R_33_r4 is absorbed into DSP MAC_R_33_r0.
DSP Report: Generating DSP MAC_R_34_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_34_r1 is absorbed into DSP MAC_R_34_r1.
DSP Report: Generating DSP MAC_R_34_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_34_r0 is absorbed into DSP MAC_R_34_r0.
DSP Report: operator MAC_R_34_r4 is absorbed into DSP MAC_R_34_r0.
DSP Report: Generating DSP MAC_R_34_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_34_r0 is absorbed into DSP MAC_R_34_r0.
DSP Report: operator MAC_R_34_r2 is absorbed into DSP MAC_R_34_r0.
DSP Report: Generating DSP MAC_R_34_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_34_r0 is absorbed into DSP MAC_R_34_r0.
DSP Report: operator MAC_R_34_r3 is absorbed into DSP MAC_R_34_r0.
DSP Report: Generating DSP MAC_R_34_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_34_r0 is absorbed into DSP MAC_R_34_r0.
DSP Report: operator MAC_R_34_r4 is absorbed into DSP MAC_R_34_r0.
DSP Report: Generating DSP MAC_R_35_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_35_r1 is absorbed into DSP MAC_R_35_r1.
DSP Report: Generating DSP MAC_R_35_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_35_r0 is absorbed into DSP MAC_R_35_r0.
DSP Report: operator MAC_R_35_r4 is absorbed into DSP MAC_R_35_r0.
DSP Report: Generating DSP MAC_R_35_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_35_r0 is absorbed into DSP MAC_R_35_r0.
DSP Report: operator MAC_R_35_r2 is absorbed into DSP MAC_R_35_r0.
DSP Report: Generating DSP MAC_R_35_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_35_r0 is absorbed into DSP MAC_R_35_r0.
DSP Report: operator MAC_R_35_r3 is absorbed into DSP MAC_R_35_r0.
DSP Report: Generating DSP MAC_R_35_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_35_r0 is absorbed into DSP MAC_R_35_r0.
DSP Report: operator MAC_R_35_r4 is absorbed into DSP MAC_R_35_r0.
DSP Report: Generating DSP MAC_R_41_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_41_r1 is absorbed into DSP MAC_R_41_r1.
DSP Report: Generating DSP MAC_R_41_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_41_r0 is absorbed into DSP MAC_R_41_r0.
DSP Report: operator MAC_R_41_r4 is absorbed into DSP MAC_R_41_r0.
DSP Report: Generating DSP MAC_R_41_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_41_r0 is absorbed into DSP MAC_R_41_r0.
DSP Report: operator MAC_R_41_r2 is absorbed into DSP MAC_R_41_r0.
DSP Report: Generating DSP MAC_R_41_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_41_r0 is absorbed into DSP MAC_R_41_r0.
DSP Report: operator MAC_R_41_r3 is absorbed into DSP MAC_R_41_r0.
DSP Report: Generating DSP MAC_R_41_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_41_r0 is absorbed into DSP MAC_R_41_r0.
DSP Report: operator MAC_R_41_r4 is absorbed into DSP MAC_R_41_r0.
DSP Report: Generating DSP MAC_R_42_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_42_r1 is absorbed into DSP MAC_R_42_r1.
DSP Report: Generating DSP MAC_R_42_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_42_r0 is absorbed into DSP MAC_R_42_r0.
DSP Report: operator MAC_R_42_r4 is absorbed into DSP MAC_R_42_r0.
DSP Report: Generating DSP MAC_R_42_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_42_r0 is absorbed into DSP MAC_R_42_r0.
DSP Report: operator MAC_R_42_r2 is absorbed into DSP MAC_R_42_r0.
DSP Report: Generating DSP MAC_R_42_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_42_r0 is absorbed into DSP MAC_R_42_r0.
DSP Report: operator MAC_R_42_r3 is absorbed into DSP MAC_R_42_r0.
DSP Report: Generating DSP MAC_R_42_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_42_r0 is absorbed into DSP MAC_R_42_r0.
DSP Report: operator MAC_R_42_r4 is absorbed into DSP MAC_R_42_r0.
DSP Report: Generating DSP MAC_R_43_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_43_r1 is absorbed into DSP MAC_R_43_r1.
DSP Report: Generating DSP MAC_R_43_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_43_r0 is absorbed into DSP MAC_R_43_r0.
DSP Report: operator MAC_R_43_r4 is absorbed into DSP MAC_R_43_r0.
DSP Report: Generating DSP MAC_R_43_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_43_r0 is absorbed into DSP MAC_R_43_r0.
DSP Report: operator MAC_R_43_r2 is absorbed into DSP MAC_R_43_r0.
DSP Report: Generating DSP MAC_R_43_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_43_r0 is absorbed into DSP MAC_R_43_r0.
DSP Report: operator MAC_R_43_r3 is absorbed into DSP MAC_R_43_r0.
DSP Report: Generating DSP MAC_R_43_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_43_r0 is absorbed into DSP MAC_R_43_r0.
DSP Report: operator MAC_R_43_r4 is absorbed into DSP MAC_R_43_r0.
DSP Report: Generating DSP MAC_R_44_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_44_r1 is absorbed into DSP MAC_R_44_r1.
DSP Report: Generating DSP MAC_R_44_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_44_r0 is absorbed into DSP MAC_R_44_r0.
DSP Report: operator MAC_R_44_r4 is absorbed into DSP MAC_R_44_r0.
DSP Report: Generating DSP MAC_R_44_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_44_r0 is absorbed into DSP MAC_R_44_r0.
DSP Report: operator MAC_R_44_r2 is absorbed into DSP MAC_R_44_r0.
DSP Report: Generating DSP MAC_R_44_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_44_r0 is absorbed into DSP MAC_R_44_r0.
DSP Report: operator MAC_R_44_r3 is absorbed into DSP MAC_R_44_r0.
DSP Report: Generating DSP MAC_R_44_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_44_r0 is absorbed into DSP MAC_R_44_r0.
DSP Report: operator MAC_R_44_r4 is absorbed into DSP MAC_R_44_r0.
DSP Report: Generating DSP MAC_R_45_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_45_r1 is absorbed into DSP MAC_R_45_r1.
DSP Report: Generating DSP MAC_R_45_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_45_r0 is absorbed into DSP MAC_R_45_r0.
DSP Report: operator MAC_R_45_r4 is absorbed into DSP MAC_R_45_r0.
DSP Report: Generating DSP MAC_R_45_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_45_r0 is absorbed into DSP MAC_R_45_r0.
DSP Report: operator MAC_R_45_r2 is absorbed into DSP MAC_R_45_r0.
DSP Report: Generating DSP MAC_R_45_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_45_r0 is absorbed into DSP MAC_R_45_r0.
DSP Report: operator MAC_R_45_r3 is absorbed into DSP MAC_R_45_r0.
DSP Report: Generating DSP MAC_R_45_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_45_r0 is absorbed into DSP MAC_R_45_r0.
DSP Report: operator MAC_R_45_r4 is absorbed into DSP MAC_R_45_r0.
DSP Report: Generating DSP MAC_R_51_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_51_r1 is absorbed into DSP MAC_R_51_r1.
DSP Report: Generating DSP MAC_R_51_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_51_r0 is absorbed into DSP MAC_R_51_r0.
DSP Report: operator MAC_R_51_r4 is absorbed into DSP MAC_R_51_r0.
DSP Report: Generating DSP MAC_R_51_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_51_r0 is absorbed into DSP MAC_R_51_r0.
DSP Report: operator MAC_R_51_r2 is absorbed into DSP MAC_R_51_r0.
DSP Report: Generating DSP MAC_R_51_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_51_r0 is absorbed into DSP MAC_R_51_r0.
DSP Report: operator MAC_R_51_r3 is absorbed into DSP MAC_R_51_r0.
DSP Report: Generating DSP MAC_R_51_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_51_r0 is absorbed into DSP MAC_R_51_r0.
DSP Report: operator MAC_R_51_r4 is absorbed into DSP MAC_R_51_r0.
DSP Report: Generating DSP MAC_R_52_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_52_r1 is absorbed into DSP MAC_R_52_r1.
DSP Report: Generating DSP MAC_R_52_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_52_r0 is absorbed into DSP MAC_R_52_r0.
DSP Report: operator MAC_R_52_r4 is absorbed into DSP MAC_R_52_r0.
DSP Report: Generating DSP MAC_R_52_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_52_r0 is absorbed into DSP MAC_R_52_r0.
DSP Report: operator MAC_R_52_r2 is absorbed into DSP MAC_R_52_r0.
DSP Report: Generating DSP MAC_R_52_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_52_r0 is absorbed into DSP MAC_R_52_r0.
DSP Report: operator MAC_R_52_r3 is absorbed into DSP MAC_R_52_r0.
DSP Report: Generating DSP MAC_R_52_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_52_r0 is absorbed into DSP MAC_R_52_r0.
DSP Report: operator MAC_R_52_r4 is absorbed into DSP MAC_R_52_r0.
DSP Report: Generating DSP MAC_R_53_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_53_r1 is absorbed into DSP MAC_R_53_r1.
DSP Report: Generating DSP MAC_R_53_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_53_r0 is absorbed into DSP MAC_R_53_r0.
DSP Report: operator MAC_R_53_r4 is absorbed into DSP MAC_R_53_r0.
DSP Report: Generating DSP MAC_R_53_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_53_r0 is absorbed into DSP MAC_R_53_r0.
DSP Report: operator MAC_R_53_r2 is absorbed into DSP MAC_R_53_r0.
DSP Report: Generating DSP MAC_R_53_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_53_r0 is absorbed into DSP MAC_R_53_r0.
DSP Report: operator MAC_R_53_r3 is absorbed into DSP MAC_R_53_r0.
DSP Report: Generating DSP MAC_R_53_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_53_r0 is absorbed into DSP MAC_R_53_r0.
DSP Report: operator MAC_R_53_r4 is absorbed into DSP MAC_R_53_r0.
DSP Report: Generating DSP MAC_R_54_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_54_r1 is absorbed into DSP MAC_R_54_r1.
DSP Report: Generating DSP MAC_R_54_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_54_r0 is absorbed into DSP MAC_R_54_r0.
DSP Report: operator MAC_R_54_r4 is absorbed into DSP MAC_R_54_r0.
DSP Report: Generating DSP MAC_R_54_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_54_r0 is absorbed into DSP MAC_R_54_r0.
DSP Report: operator MAC_R_54_r2 is absorbed into DSP MAC_R_54_r0.
DSP Report: Generating DSP MAC_R_54_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_54_r0 is absorbed into DSP MAC_R_54_r0.
DSP Report: operator MAC_R_54_r3 is absorbed into DSP MAC_R_54_r0.
DSP Report: Generating DSP MAC_R_54_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_54_r0 is absorbed into DSP MAC_R_54_r0.
DSP Report: operator MAC_R_54_r4 is absorbed into DSP MAC_R_54_r0.
DSP Report: Generating DSP MAC_R_55_r1, operation Mode is: A*B.
DSP Report: operator MAC_R_55_r1 is absorbed into DSP MAC_R_55_r1.
DSP Report: Generating DSP MAC_R_55_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_55_r0 is absorbed into DSP MAC_R_55_r0.
DSP Report: operator MAC_R_55_r4 is absorbed into DSP MAC_R_55_r0.
DSP Report: Generating DSP MAC_R_55_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_55_r0 is absorbed into DSP MAC_R_55_r0.
DSP Report: operator MAC_R_55_r2 is absorbed into DSP MAC_R_55_r0.
DSP Report: Generating DSP MAC_R_55_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_55_r0 is absorbed into DSP MAC_R_55_r0.
DSP Report: operator MAC_R_55_r3 is absorbed into DSP MAC_R_55_r0.
DSP Report: Generating DSP MAC_R_55_r0, operation Mode is: PCIN+A*B.
DSP Report: operator MAC_R_55_r0 is absorbed into DSP MAC_R_55_r0.
DSP Report: operator MAC_R_55_r4 is absorbed into DSP MAC_R_55_r0.
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_55_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_55_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_55_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_55_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_54_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_54_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_54_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_54_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_53_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_53_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_53_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_53_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_52_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_52_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_52_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_52_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_51_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_51_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_51_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_51_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_45_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_45_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_45_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_45_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_44_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_44_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_44_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_44_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_43_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_43_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_43_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_43_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_42_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_42_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_42_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_42_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_41_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_41_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_41_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_41_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_35_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_35_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_35_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_35_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_34_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_34_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_34_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_34_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_33_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_33_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_33_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_33_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_32_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_32_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_32_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_32_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_31_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_31_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_31_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_31_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_25_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_25_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_25_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_25_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_24_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_24_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_24_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_24_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_23_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_23_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_23_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_23_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_22_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_22_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_22_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_22_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_21_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_21_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_21_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_21_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_15_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_15_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_15_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_15_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_14_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_14_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_14_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_14_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_13_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_13_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_13_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_13_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_12_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_12_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_12_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_12_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_11_r_reg[29]' (LDC) to 'Matrix_MAC_uut/MAC_R_11_r_reg[30]'
INFO: [Synth 8-3886] merging instance 'Matrix_MAC_uut/MAC_R_11_r_reg[30]' (LDC) to 'Matrix_MAC_uut/MAC_R_11_r_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+------------------------------------+-----------+----------------------+---------------+
|Module Name  | RTL Object                         | Inference | Size (Depth x Width) | Primitives    | 
+-------------+------------------------------------+-----------+----------------------+---------------+
|Pipeline_top | Decode/Register_File/Registers_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+-------------+------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|execute_cycle | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute_cycle | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute_cycle | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute_cycle | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | A*B            | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Matrix_MAC    | PCIN+A*B       | 13     | 13     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |muxpart                 |           1|     32736|
|2     |Instruction_Memory__GB1 |           1|        64|
|3     |fetch_cycle__GC0        |           1|       518|
|4     |Data_Memory__GB0        |           1|     18984|
|5     |Data_Memory__GB1        |           1|     13327|
|6     |Data_Memory__GB2        |           1|     13331|
|7     |Data_Memory__GB3        |           1|     14205|
|8     |Data_Memory__GB4        |           1|     20015|
|9     |Data_Memory__GB5        |           1|     21679|
|10    |Data_Memory__GB6        |           1|     32253|
|11    |Data_Memory__GB7        |           1|      7432|
|12    |Data_Memory__GB8        |           1|      2077|
|13    |Data_Memory__GB9        |           1|     18373|
|14    |memory_cycle__GC0       |           1|      8274|
|15    |Pipeline_top__GC0       |           1|      2720|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    17|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:30 . Memory (MB): peak = 903.902 ; gain = 592.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1239 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:31 . Memory (MB): peak = 903.902 ; gain = 592.027
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:31 . Memory (MB): peak = 903.902 ; gain = 592.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
345 Infos, 384 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:36 . Memory (MB): peak = 903.902 ; gain = 605.055
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor/RISC_V_MAC_Processor.runs/synth_1/Pipeline_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pipeline_top_utilization_synth.rpt -pb Pipeline_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 903.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 22:46:14 2024...
