{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720427924272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720427924273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 14:08:44 2024 " "Processing started: Mon Jul 08 14:08:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720427924273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720427924273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accelerator_toplevel -c accelerator_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off accelerator_toplevel -c accelerator_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720427924273 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720427924682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator_toplevel_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accelerator_toplevel_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 accelerator_toplevel_2 " "Found entity 1: accelerator_toplevel_2" {  } { { "accelerator_toplevel_2.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder9.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder9.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder9 " "Found entity 1: potential_adder9" {  } { { "../rtl/potential_adder9.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder9.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay9.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay9.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay9 " "Found entity 1: potential_decay9" {  } { { "../rtl/potential_decay9.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay9.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac9.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac9.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac9 " "Found entity 1: mac9" {  } { { "../rtl/mac9.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac9.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder8 " "Found entity 1: potential_adder8" {  } { { "../rtl/potential_adder8.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay8.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay8 " "Found entity 1: potential_decay8" {  } { { "../rtl/potential_decay8.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac8 " "Found entity 1: mac8" {  } { { "../rtl/mac8.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder7 " "Found entity 1: potential_adder7" {  } { { "../rtl/potential_adder7.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay7.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay7 " "Found entity 1: potential_decay7" {  } { { "../rtl/potential_decay7.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay7.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac7 " "Found entity 1: mac7" {  } { { "../rtl/mac7.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac7.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder6.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder6 " "Found entity 1: potential_adder6" {  } { { "../rtl/potential_adder6.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder6.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac6 " "Found entity 1: mac6" {  } { { "../rtl/mac6.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac6.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay6.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay6.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay6 " "Found entity 1: potential_decay6" {  } { { "../rtl/potential_decay6.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay6.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder5.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder5 " "Found entity 1: potential_adder5" {  } { { "../rtl/potential_adder5.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay5.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay5 " "Found entity 1: potential_decay5" {  } { { "../rtl/potential_decay5.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac5 " "Found entity 1: mac5" {  } { { "../rtl/mac5.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac5.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder4 " "Found entity 1: potential_adder4" {  } { { "../rtl/potential_adder4.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay4.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay4 " "Found entity 1: potential_decay4" {  } { { "../rtl/potential_decay4.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac4 " "Found entity 1: mac4" {  } { { "../rtl/mac4.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac4.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder3 " "Found entity 1: potential_adder3" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay3 " "Found entity 1: potential_decay3" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac3 " "Found entity 1: mac3" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder2 " "Found entity 1: potential_adder2" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay2 " "Found entity 1: potential_decay2" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac2 " "Found entity 1: mac2" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder1 " "Found entity 1: potential_adder1" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay1 " "Found entity 1: potential_decay1" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac1 " "Found entity 1: mac1" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 network_interface_test " "Found entity 1: network_interface_test" {  } { { "../rtl/network_interface_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/network_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/network_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 network_interface_new " "Found entity 1: network_interface_new" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_test " "Found entity 1: potential_adder_test" {  } { { "../rtl/potential_adder_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder " "Found entity 1: potential_adder" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../rtl/comparator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "significand Significand Priority_Encoder.v(11) " "Verilog HDL Declaration information at Priority_Encoder.v(11): object \"significand\" differs only in case from object \"Significand\" in the same scope" {  } { { "../rtl/Priority_Encoder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Priority_Encoder.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720427924895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../rtl/Priority_Encoder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Priority_Encoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_test " "Found entity 1: potential_decay_test" {  } { { "../rtl/potential_decay_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay " "Found entity 1: potential_decay" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "../rtl/Multiplication.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Multiplication.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_TESTBENCH " "Found entity 1: mac_TESTBENCH" {  } { { "../rtl/mac_TESTBENCH.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac_TESTBENCH.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/addition_subtraction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/muhammed jameel/desktop/fyp-fpga/accelerator_clock_gen_4_neurons/rtl/addition_subtraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addition_Subtraction " "Found entity 1: Addition_Subtraction" {  } { { "../rtl/Addition_Subtraction.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Addition_Subtraction.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator_toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accelerator_toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 accelerator_toplevel " "Found entity 1: accelerator_toplevel" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720427924928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720427924928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accelerator_toplevel " "Elaborating entity \"accelerator_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720427924997 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK network_interface_test inst30 " "Port \"CLK\" of type network_interface_test and instance \"inst30\" is missing source signal" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 776 3824 4024 1176 "inst30" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1720427925020 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out4 " "Pin \"out4\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 920 4408 4584 936 "out4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720427925022 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out5 " "Pin \"out5\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 936 4408 4584 952 "out5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720427925022 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out6 " "Pin \"out6\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 952 4408 4584 968 "out6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720427925022 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out7 " "Pin \"out7\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 968 4408 4584 984 "out7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720427925022 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out8 " "Pin \"out8\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 984 4408 4584 1000 "out8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720427925022 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "out9 " "Pin \"out9\" is missing source" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1000 4408 4584 1016 "out9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1720427925022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_interface_test network_interface_test:inst30 " "Elaborating entity \"network_interface_test\" for hierarchy \"network_interface_test:inst30\"" {  } { { "accelerator_toplevel.bdf" "inst30" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 776 3824 4024 1176 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427925040 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sourceout4 network_interface_test.v(10) " "Output port \"sourceout4\" at network_interface_test.v(10) has no driver" {  } { { "../rtl/network_interface_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925044 "|accelerator_toplevel|network_interface_test:inst30"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done network_interface_test.v(7) " "Output port \"done\" at network_interface_test.v(7) has no driver" {  } { { "../rtl/network_interface_test.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925044 "|accelerator_toplevel|network_interface_test:inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_interface_new network_interface_test:inst30\|network_interface_new:my_status\[0\].ni " "Elaborating entity \"network_interface_new\" for hierarchy \"network_interface_test:inst30\|network_interface_new:my_status\[0\].ni\"" {  } { { "../rtl/network_interface_test.v" "my_status\[0\].ni" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427925057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 network_interface.v(135) " "Verilog HDL assignment warning at network_interface.v(135): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427925062 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 network_interface.v(132) " "Verilog HDL assignment warning at network_interface.v(132): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427925093 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i1 network_interface.v(125) " "Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable \"i1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427925436 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lock1 network_interface.v(125) " "Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable \"lock1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427925436 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j1 network_interface.v(125) " "Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable \"j1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427925436 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(157) " "Verilog HDL Always Construct warning at network_interface.v(157): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427925472 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(164) " "Verilog HDL Always Construct warning at network_interface.v(164): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427925472 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(171) " "Verilog HDL Always Construct warning at network_interface.v(171): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427925473 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(178) " "Verilog HDL Always Construct warning at network_interface.v(178): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427925473 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(185) " "Verilog HDL Always Construct warning at network_interface.v(185): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427925473 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(192) " "Verilog HDL Always Construct warning at network_interface.v(192): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427925473 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(199) " "Verilog HDL Always Construct warning at network_interface.v(199): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427925473 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(206) " "Verilog HDL Always Construct warning at network_interface.v(206): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427925474 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output0 network_interface.v(13) " "Output port \"output0\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output1 network_interface.v(13) " "Output port \"output1\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output2 network_interface.v(13) " "Output port \"output2\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output3 network_interface.v(13) " "Output port \"output3\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output4 network_interface.v(13) " "Output port \"output4\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output5 network_interface.v(14) " "Output port \"output5\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output6 network_interface.v(14) " "Output port \"output6\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output7 network_interface.v(14) " "Output port \"output7\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output8 network_interface.v(14) " "Output port \"output8\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output9 network_interface.v(15) " "Output port \"output9\" at network_interface.v(15) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427925605 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927472 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927475 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927479 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927482 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927485 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927488 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927491 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927494 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927499 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927504 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927507 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927512 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927518 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927522 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927525 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927528 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927533 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927538 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927542 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927545 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927548 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927552 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927555 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927559 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927562 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927566 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927569 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927572 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927575 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927579 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927582 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927585 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927591 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927595 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927599 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927603 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927609 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927612 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927618 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927622 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927625 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927629 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927634 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927639 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927642 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927645 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927649 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927652 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927656 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927660 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927663 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927667 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927671 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927674 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927677 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927681 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927684 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927688 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927691 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927695 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927699 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927703 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927707 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927711 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927720 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927725 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927728 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927733 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927738 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927741 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927745 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927748 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927754 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927757 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927761 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927764 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927768 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927772 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927775 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927779 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927784 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927787 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927791 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927794 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927798 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927802 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927805 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927809 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927812 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927818 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927822 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927826 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927830 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927836 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927840 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927844 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927848 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927855 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927859 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927863 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927867 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927870 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927874 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927878 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927882 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927886 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927890 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927893 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927897 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927901 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927905 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927908 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927913 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927917 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927920 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927924 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927928 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927932 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927936 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927940 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock1.1 network_interface.v(131) " "Inferred latch for \"lock1.1\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927942 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock1.0 network_interface.v(131) " "Inferred latch for \"lock1.0\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427927942 "|accelerator_toplevel|network_interface_test:inst30|network_interface_new:my_status[0].ni"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst\"" {  } { { "accelerator_toplevel.bdf" "inst" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 776 -520 -344 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder potential_adder:inst5 " "Elaborating entity \"potential_adder\" for hierarchy \"potential_adder:inst5\"" {  } { { "accelerator_toplevel.bdf" "inst5" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1200 848 1120 1472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930530 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold_adder_0 potential_adder.v(132) " "Verilog HDL Always Construct warning at potential_adder.v(132): inferring latch(es) for variable \"v_threshold_adder_0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930531 "|accelerator_toplevel|potential_adder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder.v(132) " "Verilog HDL Always Construct warning at potential_adder.v(132): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930532 "|accelerator_toplevel|potential_adder:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potential potential_adder.v(132) " "Verilog HDL Always Construct warning at potential_adder.v(132): inferring latch(es) for variable \"final_potential\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930532 "|accelerator_toplevel|potential_adder:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_adder.v(24) " "Output port \"done\" at potential_adder.v(24) has no driver" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930532 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[0\] potential_adder.v(136) " "Inferred latch for \"final_potential\[0\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930533 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[1\] potential_adder.v(136) " "Inferred latch for \"final_potential\[1\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930533 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[2\] potential_adder.v(136) " "Inferred latch for \"final_potential\[2\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930534 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[3\] potential_adder.v(136) " "Inferred latch for \"final_potential\[3\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930534 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[4\] potential_adder.v(136) " "Inferred latch for \"final_potential\[4\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930534 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[5\] potential_adder.v(136) " "Inferred latch for \"final_potential\[5\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930534 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[6\] potential_adder.v(136) " "Inferred latch for \"final_potential\[6\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930534 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[7\] potential_adder.v(136) " "Inferred latch for \"final_potential\[7\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930534 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[8\] potential_adder.v(136) " "Inferred latch for \"final_potential\[8\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930535 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[9\] potential_adder.v(136) " "Inferred latch for \"final_potential\[9\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930535 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[10\] potential_adder.v(136) " "Inferred latch for \"final_potential\[10\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930535 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[11\] potential_adder.v(136) " "Inferred latch for \"final_potential\[11\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930535 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[12\] potential_adder.v(136) " "Inferred latch for \"final_potential\[12\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930535 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[13\] potential_adder.v(136) " "Inferred latch for \"final_potential\[13\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930535 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[14\] potential_adder.v(136) " "Inferred latch for \"final_potential\[14\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930535 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[15\] potential_adder.v(136) " "Inferred latch for \"final_potential\[15\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930535 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[16\] potential_adder.v(136) " "Inferred latch for \"final_potential\[16\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[17\] potential_adder.v(136) " "Inferred latch for \"final_potential\[17\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[18\] potential_adder.v(136) " "Inferred latch for \"final_potential\[18\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[19\] potential_adder.v(136) " "Inferred latch for \"final_potential\[19\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[20\] potential_adder.v(136) " "Inferred latch for \"final_potential\[20\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[21\] potential_adder.v(136) " "Inferred latch for \"final_potential\[21\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[22\] potential_adder.v(136) " "Inferred latch for \"final_potential\[22\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[23\] potential_adder.v(136) " "Inferred latch for \"final_potential\[23\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[24\] potential_adder.v(136) " "Inferred latch for \"final_potential\[24\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[25\] potential_adder.v(136) " "Inferred latch for \"final_potential\[25\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930536 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[26\] potential_adder.v(136) " "Inferred latch for \"final_potential\[26\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[27\] potential_adder.v(136) " "Inferred latch for \"final_potential\[27\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[28\] potential_adder.v(136) " "Inferred latch for \"final_potential\[28\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[29\] potential_adder.v(136) " "Inferred latch for \"final_potential\[29\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[30\] potential_adder.v(136) " "Inferred latch for \"final_potential\[30\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential\[31\] potential_adder.v(136) " "Inferred latch for \"final_potential\[31\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder.v(136) " "Inferred latch for \"model.00\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[0\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[0\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[1\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[1\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[2\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[2\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[3\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[3\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930537 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[4\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[4\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[5\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[5\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[6\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[6\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[7\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[7\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[8\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[8\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[9\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[9\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[10\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[10\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[11\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[11\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[12\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[12\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[13\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[13\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[14\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[14\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[15\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[15\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[16\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[16\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930538 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[17\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[17\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[18\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[18\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[19\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[19\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[20\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[20\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[21\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[21\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[22\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[22\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[23\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[23\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[24\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[24\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[25\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[25\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[26\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[26\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[27\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[27\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[28\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[28\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930539 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[29\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[29\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930540 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[30\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[30\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930540 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold_adder_0\[31\] potential_adder.v(136) " "Inferred latch for \"v_threshold_adder_0\[31\]\" at potential_adder.v(136)" {  } { { "../rtl/potential_adder.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930540 "|accelerator_toplevel|potential_adder:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addition_Subtraction potential_adder:inst5\|Addition_Subtraction:Addition_Subtraction_0_adder_0 " "Elaborating entity \"Addition_Subtraction\" for hierarchy \"potential_adder:inst5\|Addition_Subtraction:Addition_Subtraction_0_adder_0\"" {  } { { "../rtl/potential_adder.v" "Addition_Subtraction_0_adder_0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder potential_adder:inst5\|Addition_Subtraction:Addition_Subtraction_0_adder_0\|priority_encoder:pe " "Elaborating entity \"priority_encoder\" for hierarchy \"potential_adder:inst5\|Addition_Subtraction:Addition_Subtraction_0_adder_0\|priority_encoder:pe\"" {  } { { "../rtl/Addition_Subtraction.v" "pe" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/Addition_Subtraction.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator potential_adder:inst5\|comparator:comparator_2_adder_0 " "Elaborating entity \"comparator\" for hierarchy \"potential_adder:inst5\|comparator:comparator_2_adder_0\"" {  } { { "../rtl/potential_adder.v" "comparator_2_adder_0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay potential_decay:inst3 " "Elaborating entity \"potential_decay\" for hierarchy \"potential_decay:inst3\"" {  } { { "accelerator_toplevel.bdf" "inst3" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1464 176 464 1704 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_addressmac0 potential_decay.v(45) " "Verilog HDL or VHDL warning at potential_decay.v(45): object \"neuron_addressmac0\" assigned a value but never read" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930604 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_decay potential_decay.v(79) " "Verilog HDL Always Construct warning at potential_decay.v(79): variable \"set_decay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930604 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay.v(77) " "Verilog HDL Always Construct warning at potential_decay.v(77): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930604 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modelmac0 potential_decay.v(77) " "Verilog HDL Always Construct warning at potential_decay.v(77): inferring latch(es) for variable \"modelmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930604 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potentialmac0 potential_decay.v(138) " "Verilog HDL Always Construct warning at potential_decay.v(138): variable \"membrane_potentialmac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930605 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potentialmac0 potential_decay.v(139) " "Verilog HDL Always Construct warning at potential_decay.v(139): variable \"membrane_potentialmac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930605 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potentialmac0 potential_decay.v(140) " "Verilog HDL Always Construct warning at potential_decay.v(140): variable \"membrane_potentialmac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930605 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay.v(142) " "Verilog HDL Always Construct warning at potential_decay.v(142): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930605 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(146) " "Verilog HDL assignment warning at potential_decay.v(146): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930605 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(161) " "Verilog HDL assignment warning at potential_decay.v(161): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930605 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(166) " "Verilog HDL assignment warning at potential_decay.v(166): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930605 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(171) " "Verilog HDL assignment warning at potential_decay.v(171): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930605 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(177) " "Verilog HDL assignment warning at potential_decay.v(177): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930606 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(178) " "Verilog HDL assignment warning at potential_decay.v(178): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930606 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4mac0 potential_decay.v(179) " "Verilog HDL Always Construct warning at potential_decay.v(179): variable \"result_divide_by_2_plus_4mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930606 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay.v(184) " "Verilog HDL assignment warning at potential_decay.v(184): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930606 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signmac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"signmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930607 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponentmac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"exponentmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930607 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissamac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"mantissamac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930607 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponentmac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"adjusted_exponentmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930607 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay_LIFmac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"output_potential_decay_LIFmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930607 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponentmac0_divided_by_2 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"exponentmac0_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930607 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponentmac0_divided_by_4 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"exponentmac0_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930607 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2mac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"number_divided_by_2mac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930607 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4mac0 potential_decay.v(113) " "Verilog HDL Always Construct warning at potential_decay.v(113): inferring latch(es) for variable \"number_divided_by_4mac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930608 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modelmac0 potential_decay.v(194) " "Verilog HDL Always Construct warning at potential_decay.v(194): variable \"modelmac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930608 "|accelerator_toplevel|potential_decay:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_decay.v(18) " "Output port \"done\" at potential_decay.v(18) has no driver" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930609 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[0\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[0\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930609 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[1\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[1\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[2\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[2\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[3\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[3\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[4\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[4\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[5\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[5\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[6\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[6\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[7\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[7\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[8\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[8\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[9\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[9\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[10\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[10\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[11\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[11\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[12\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[12\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930610 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[13\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[13\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[14\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[14\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[15\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[15\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[16\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[16\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[17\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[17\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[18\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[18\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[19\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[19\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[20\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[20\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[21\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[21\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[22\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[22\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[23\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[23\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[24\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[24\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930611 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[25\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[25\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[26\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[26\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[27\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[27\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[28\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[28\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[29\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[29\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[30\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[30\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4mac0\[31\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_4mac0\[31\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[0\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[0\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[1\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[1\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[2\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[2\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[3\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[3\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[4\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[4\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930612 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[5\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[5\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[6\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[6\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[7\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[7\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[8\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[8\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[9\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[9\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[10\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[10\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[11\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[11\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[12\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[12\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[13\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[13\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[14\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[14\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[15\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[15\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[16\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[16\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[17\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[17\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930613 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[18\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[18\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930614 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[19\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[19\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930614 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[20\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[20\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930614 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[21\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[21\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930614 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[22\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[22\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930614 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[23\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[23\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930614 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[24\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[24\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930614 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[25\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[25\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930614 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[26\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[26\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930614 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[27\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[27\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930615 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[28\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[28\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930615 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[29\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[29\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930615 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[30\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[30\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930615 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2mac0\[31\] potential_decay.v(126) " "Inferred latch for \"number_divided_by_2mac0\[31\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930615 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[0\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[0\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930615 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[1\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[1\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930615 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[2\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[2\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930615 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[3\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[3\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930615 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[4\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[4\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930616 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[5\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[5\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930616 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[6\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[6\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930616 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[7\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[7\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930616 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[8\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[8\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930616 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[9\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[9\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930616 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[10\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[10\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930616 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[11\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[11\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930616 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[12\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[12\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930617 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[13\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[13\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930617 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[14\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[14\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930617 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[15\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[15\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930617 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[16\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[16\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[17\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[17\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[18\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[18\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[19\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[19\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[20\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[20\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[21\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[21\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[22\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[22\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[23\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[23\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[24\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[24\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[25\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[25\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930618 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[26\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[26\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[27\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[27\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[28\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[28\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[29\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[29\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[30\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[30\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay_LIFmac0\[31\] potential_decay.v(126) " "Inferred latch for \"output_potential_decay_LIFmac0\[31\]\" at potential_decay.v(126)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modelmac0.00 potential_decay.v(85) " "Inferred latch for \"modelmac0.00\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay.v(85) " "Inferred latch for \"decay_rate.1000\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay.v(85) " "Inferred latch for \"decay_rate.0100\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay.v(85) " "Inferred latch for \"decay_rate.0011\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay.v(85) " "Inferred latch for \"decay_rate.0010\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay.v(85) " "Inferred latch for \"decay_rate.0001\" at potential_decay.v(85)" {  } { { "../rtl/potential_decay.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930619 "|accelerator_toplevel|potential_decay:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mac:inst16 " "Elaborating entity \"mac\" for hierarchy \"mac:inst16\"" {  } { { "accelerator_toplevel.bdf" "inst16" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 928 184 400 1168 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930636 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weightsmac0 mac.v(40) " "Verilog HDL or VHDL warning at mac.v(40): object \"weightsmac0\" assigned a value but never read" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930636 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weightmac0 mac.v(42) " "Verilog HDL or VHDL warning at mac.v(42): object \"accumulated_weightmac0\" assigned a value but never read" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930636 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weightmac0 mac.v(43) " "Verilog HDL or VHDL warning at mac.v(43): object \"considered_weightmac0\" assigned a value but never read" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930636 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac mac.v(114) " "Verilog HDL Always Construct warning at mac.v(114): variable \"clear_mac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930637 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(116) " "Verilog HDL Always Construct warning at mac.v(116): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930637 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(117) " "Verilog HDL Always Construct warning at mac.v(117): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930637 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(118) " "Verilog HDL Always Construct warning at mac.v(118): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930637 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(119) " "Verilog HDL Always Construct warning at mac.v(119): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930637 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikesmac0mac0 mac.v(120) " "Verilog HDL Always Construct warning at mac.v(120): variable \"incomingspikesmac0mac0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930637 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac mac.v(180) " "Verilog HDL Always Construct warning at mac.v(180): variable \"clear_mac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930638 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clearmac0 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"flip_clearmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930639 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikesmac0mac0 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"incomingspikesmac0mac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930639 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikesmac0 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"spikesmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930639 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_output mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930640 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput0 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930640 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput1 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930640 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput2 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930640 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput3 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930640 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput4 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930640 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput5 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930640 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput6 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930640 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput7 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930640 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput8 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930641 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput9 mac.v(79) " "Verilog HDL Always Construct warning at mac.v(79): inferring latch(es) for variable \"macoutput9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930641 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_mac mac.v(219) " "Verilog HDL Always Construct warning at mac.v(219): variable \"set_mac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930641 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_source mac.v(223) " "Verilog HDL Always Construct warning at mac.v(223): variable \"set_source\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930641 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_addressmac0 mac.v(217) " "Verilog HDL Always Construct warning at mac.v(217): inferring latch(es) for variable \"source_addressmac0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930641 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addressmac0esmac0\[1..4\] 0 mac.v(41) " "Net \"source_addressmac0esmac0\[1..4\]\" at mac.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720427930642 "|accelerator_toplevel|mac:inst16"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done mac.v(28) " "Output port \"done\" at mac.v(28) has no driver" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930642 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[0\] mac.v(223) " "Inferred latch for \"source_addressmac0\[0\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[1\] mac.v(223) " "Inferred latch for \"source_addressmac0\[1\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[2\] mac.v(223) " "Inferred latch for \"source_addressmac0\[2\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[3\] mac.v(223) " "Inferred latch for \"source_addressmac0\[3\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[4\] mac.v(223) " "Inferred latch for \"source_addressmac0\[4\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[5\] mac.v(223) " "Inferred latch for \"source_addressmac0\[5\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[6\] mac.v(223) " "Inferred latch for \"source_addressmac0\[6\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[7\] mac.v(223) " "Inferred latch for \"source_addressmac0\[7\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[8\] mac.v(223) " "Inferred latch for \"source_addressmac0\[8\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[9\] mac.v(223) " "Inferred latch for \"source_addressmac0\[9\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[10\] mac.v(223) " "Inferred latch for \"source_addressmac0\[10\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0\[11\] mac.v(223) " "Inferred latch for \"source_addressmac0\[11\]\" at mac.v(223)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 223 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput9 mac.v(114) " "Inferred latch for \"macoutput9\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput8 mac.v(114) " "Inferred latch for \"macoutput8\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput7 mac.v(114) " "Inferred latch for \"macoutput7\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput6 mac.v(114) " "Inferred latch for \"macoutput6\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput5 mac.v(114) " "Inferred latch for \"macoutput5\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput4 mac.v(114) " "Inferred latch for \"macoutput4\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput3 mac.v(114) " "Inferred latch for \"macoutput3\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput2 mac.v(114) " "Inferred latch for \"macoutput2\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput1 mac.v(114) " "Inferred latch for \"macoutput1\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930644 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput0 mac.v(114) " "Inferred latch for \"macoutput0\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[0\] mac.v(114) " "Inferred latch for \"mult_output\[0\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[1\] mac.v(114) " "Inferred latch for \"mult_output\[1\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[2\] mac.v(114) " "Inferred latch for \"mult_output\[2\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[3\] mac.v(114) " "Inferred latch for \"mult_output\[3\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[4\] mac.v(114) " "Inferred latch for \"mult_output\[4\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[5\] mac.v(114) " "Inferred latch for \"mult_output\[5\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[6\] mac.v(114) " "Inferred latch for \"mult_output\[6\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[7\] mac.v(114) " "Inferred latch for \"mult_output\[7\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[8\] mac.v(114) " "Inferred latch for \"mult_output\[8\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[9\] mac.v(114) " "Inferred latch for \"mult_output\[9\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[10\] mac.v(114) " "Inferred latch for \"mult_output\[10\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[11\] mac.v(114) " "Inferred latch for \"mult_output\[11\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930645 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[12\] mac.v(114) " "Inferred latch for \"mult_output\[12\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[13\] mac.v(114) " "Inferred latch for \"mult_output\[13\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[14\] mac.v(114) " "Inferred latch for \"mult_output\[14\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[15\] mac.v(114) " "Inferred latch for \"mult_output\[15\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[16\] mac.v(114) " "Inferred latch for \"mult_output\[16\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[17\] mac.v(114) " "Inferred latch for \"mult_output\[17\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[18\] mac.v(114) " "Inferred latch for \"mult_output\[18\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[19\] mac.v(114) " "Inferred latch for \"mult_output\[19\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[20\] mac.v(114) " "Inferred latch for \"mult_output\[20\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[21\] mac.v(114) " "Inferred latch for \"mult_output\[21\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[22\] mac.v(114) " "Inferred latch for \"mult_output\[22\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930646 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[23\] mac.v(114) " "Inferred latch for \"mult_output\[23\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[24\] mac.v(114) " "Inferred latch for \"mult_output\[24\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[25\] mac.v(114) " "Inferred latch for \"mult_output\[25\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[26\] mac.v(114) " "Inferred latch for \"mult_output\[26\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[27\] mac.v(114) " "Inferred latch for \"mult_output\[27\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[28\] mac.v(114) " "Inferred latch for \"mult_output\[28\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[29\] mac.v(114) " "Inferred latch for \"mult_output\[29\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[30\] mac.v(114) " "Inferred latch for \"mult_output\[30\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output\[31\] mac.v(114) " "Inferred latch for \"mult_output\[31\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[0\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[0\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[1\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[1\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[2\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[2\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[3\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[3\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[4\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[4\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930647 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[5\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[5\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[6\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[6\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[7\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[7\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[8\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[8\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[9\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[9\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[10\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[10\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addressmac0esmac0\[0\]\[11\] mac.v(114) " "Inferred latch for \"source_addressmac0esmac0\[0\]\[11\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[0\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[0\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[1\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[1\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[2\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[2\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[3\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[3\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikesmac0mac0\[4\] mac.v(114) " "Inferred latch for \"incomingspikesmac0mac0\[4\]\" at mac.v(114)" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930648 "|accelerator_toplevel|mac:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder1 potential_adder1:inst23 " "Elaborating entity \"potential_adder1\" for hierarchy \"potential_adder1:inst23\"" {  } { { "accelerator_toplevel.bdf" "inst23" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 2104 784 1064 2376 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930661 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder1.v(127) " "Verilog HDL Always Construct warning at potential_adder1.v(127): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930662 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder1.v(127) " "Verilog HDL Always Construct warning at potential_adder1.v(127): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930663 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potential1 potential_adder1.v(127) " "Verilog HDL Always Construct warning at potential_adder1.v(127): inferring latch(es) for variable \"final_potential1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930663 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_adder1.v(23) " "Output port \"done\" at potential_adder1.v(23) has no driver" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930664 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[0\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[0\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930664 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[1\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[1\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930664 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[2\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[2\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930665 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[3\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[3\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930665 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[4\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[4\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930665 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[5\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[5\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930665 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[6\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[6\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930665 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[7\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[7\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930665 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[8\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[8\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930665 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[9\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[9\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930665 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[10\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[10\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930666 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[11\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[11\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930666 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[12\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[12\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930666 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[13\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[13\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930666 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[14\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[14\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930666 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[15\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[15\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930666 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[16\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[16\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930666 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[17\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[17\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930666 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[18\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[18\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930667 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[19\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[19\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930667 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[20\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[20\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930667 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[21\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[21\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930667 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[22\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[22\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930667 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[23\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[23\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930667 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[24\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[24\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930667 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[25\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[25\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930667 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[26\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[26\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930667 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[27\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[27\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[28\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[28\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[29\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[29\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[30\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[30\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential1\[31\] potential_adder1.v(131) " "Inferred latch for \"final_potential1\[31\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder1.v(131) " "Inferred latch for \"model.00\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930668 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930669 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930670 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930671 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930671 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930671 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930671 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930671 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930671 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder1.v(131) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder1.v(131)" {  } { { "../rtl/potential_adder1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder1.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930671 "|accelerator_toplevel|potential_adder1:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay1 potential_decay1:inst20 " "Elaborating entity \"potential_decay1\" for hierarchy \"potential_decay1:inst20\"" {  } { { "accelerator_toplevel.bdf" "inst20" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 2320 192 488 2560 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay1.v(43) " "Verilog HDL or VHDL warning at potential_decay1.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930697 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_decay1 potential_decay1.v(77) " "Verilog HDL Always Construct warning at potential_decay1.v(77): variable \"set_decay1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930697 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay1.v(75) " "Verilog HDL Always Construct warning at potential_decay1.v(75): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930698 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay1.v(75) " "Verilog HDL Always Construct warning at potential_decay1.v(75): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930698 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay1.v(138) " "Verilog HDL Always Construct warning at potential_decay1.v(138): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930698 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay1.v(139) " "Verilog HDL Always Construct warning at potential_decay1.v(139): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930698 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay1.v(140) " "Verilog HDL Always Construct warning at potential_decay1.v(140): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930698 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay1.v(142) " "Verilog HDL Always Construct warning at potential_decay1.v(142): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930698 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(146) " "Verilog HDL assignment warning at potential_decay1.v(146): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930698 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(161) " "Verilog HDL assignment warning at potential_decay1.v(161): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930699 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(166) " "Verilog HDL assignment warning at potential_decay1.v(166): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930699 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(171) " "Verilog HDL assignment warning at potential_decay1.v(171): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930699 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(177) " "Verilog HDL assignment warning at potential_decay1.v(177): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930699 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(178) " "Verilog HDL assignment warning at potential_decay1.v(178): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930699 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay1.v(179) " "Verilog HDL Always Construct warning at potential_decay1.v(179): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930700 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay1.v(184) " "Verilog HDL assignment warning at potential_decay1.v(184): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930700 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930701 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930701 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930701 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930701 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay1_LIF potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"output_potential_decay1_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930701 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930701 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930701 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930701 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay1.v(113) " "Verilog HDL Always Construct warning at potential_decay1.v(113): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930702 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay1.v(194) " "Verilog HDL Always Construct warning at potential_decay1.v(194): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930702 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_decay1.v(17) " "Output port \"done\" at potential_decay1.v(17) has no driver" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930703 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930704 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930704 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930704 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930704 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930704 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930705 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930705 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930705 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930705 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930705 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930705 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930705 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930705 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930705 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930706 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930706 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930706 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930706 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930706 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930706 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930706 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930706 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930707 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930708 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930709 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930710 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930710 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930710 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930710 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930710 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930710 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930710 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930710 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930710 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay1.v(126) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[0\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[0\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[1\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[1\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[2\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[2\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[3\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[3\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[4\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[4\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[5\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[5\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[6\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[6\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[7\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[7\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[8\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[8\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930711 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[9\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[9\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930712 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[10\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[10\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930712 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[11\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[11\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930712 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[12\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[12\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930712 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[13\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[13\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930712 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[14\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[14\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930712 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[15\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[15\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930712 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[16\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[16\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930712 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[17\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[17\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930712 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[18\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[18\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930713 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[19\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[19\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930713 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[20\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[20\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930713 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[21\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[21\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930713 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[22\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[22\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930713 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[23\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[23\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930713 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[24\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[24\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930713 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[25\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[25\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930713 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[26\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[26\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[27\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[27\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[28\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[28\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[29\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[29\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[30\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[30\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[31\] potential_decay1.v(126) " "Inferred latch for \"output_potential_decay1_LIF\[31\]\" at potential_decay1.v(126)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay1.v(83) " "Inferred latch for \"model.00\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay1.v(83) " "Inferred latch for \"decay_rate.1000\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay1.v(83) " "Inferred latch for \"decay_rate.0100\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay1.v(83) " "Inferred latch for \"decay_rate.0011\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay1.v(83) " "Inferred latch for \"decay_rate.0010\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930714 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay1.v(83) " "Inferred latch for \"decay_rate.0001\" at potential_decay1.v(83)" {  } { { "../rtl/potential_decay1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay1.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930715 "|accelerator_toplevel|potential_decay1:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac1 mac1:inst18 " "Elaborating entity \"mac1\" for hierarchy \"mac1:inst18\"" {  } { { "accelerator_toplevel.bdf" "inst18" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1864 200 424 2104 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930734 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac1.v(38) " "Verilog HDL or VHDL warning at mac1.v(38): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930735 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac1.v(40) " "Verilog HDL or VHDL warning at mac1.v(40): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930735 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac1.v(41) " "Verilog HDL or VHDL warning at mac1.v(41): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930735 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac1 mac1.v(111) " "Verilog HDL Always Construct warning at mac1.v(111): variable \"clear_mac1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930735 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(113) " "Verilog HDL Always Construct warning at mac1.v(113): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930735 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(114) " "Verilog HDL Always Construct warning at mac1.v(114): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930735 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(115) " "Verilog HDL Always Construct warning at mac1.v(115): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930736 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(116) " "Verilog HDL Always Construct warning at mac1.v(116): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930736 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(117) " "Verilog HDL Always Construct warning at mac1.v(117): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930736 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac1 mac1.v(177) " "Verilog HDL Always Construct warning at mac1.v(177): variable \"clear_mac1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930738 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930738 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_output1 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"mult_output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput0 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput1 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput2 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput3 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput4 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput5 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput6 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930739 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput7 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930740 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput8 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930740 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput9 mac1.v(77) " "Verilog HDL Always Construct warning at mac1.v(77): inferring latch(es) for variable \"macoutput9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930740 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_mac1 mac1.v(217) " "Verilog HDL Always Construct warning at mac1.v(217): variable \"set_mac1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930740 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_source1 mac1.v(221) " "Verilog HDL Always Construct warning at mac1.v(221): variable \"set_source1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930740 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_address mac1.v(215) " "Verilog HDL Always Construct warning at mac1.v(215): inferring latch(es) for variable \"source_address\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 215 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930740 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[1..4\] 0 mac1.v(39) " "Net \"source_addresses\[1..4\]\" at mac1.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720427930741 "|accelerator_toplevel|mac1:inst18"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done mac1.v(26) " "Output port \"done\" at mac1.v(26) has no driver" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930741 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[0\] mac1.v(221) " "Inferred latch for \"source_address\[0\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[1\] mac1.v(221) " "Inferred latch for \"source_address\[1\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[2\] mac1.v(221) " "Inferred latch for \"source_address\[2\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[3\] mac1.v(221) " "Inferred latch for \"source_address\[3\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[4\] mac1.v(221) " "Inferred latch for \"source_address\[4\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[5\] mac1.v(221) " "Inferred latch for \"source_address\[5\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[6\] mac1.v(221) " "Inferred latch for \"source_address\[6\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[7\] mac1.v(221) " "Inferred latch for \"source_address\[7\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[8\] mac1.v(221) " "Inferred latch for \"source_address\[8\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[9\] mac1.v(221) " "Inferred latch for \"source_address\[9\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930742 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[10\] mac1.v(221) " "Inferred latch for \"source_address\[10\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[11\] mac1.v(221) " "Inferred latch for \"source_address\[11\]\" at mac1.v(221)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput9 mac1.v(111) " "Inferred latch for \"macoutput9\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput8 mac1.v(111) " "Inferred latch for \"macoutput8\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput7 mac1.v(111) " "Inferred latch for \"macoutput7\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput6 mac1.v(111) " "Inferred latch for \"macoutput6\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput5 mac1.v(111) " "Inferred latch for \"macoutput5\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput4 mac1.v(111) " "Inferred latch for \"macoutput4\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput3 mac1.v(111) " "Inferred latch for \"macoutput3\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput2 mac1.v(111) " "Inferred latch for \"macoutput2\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput1 mac1.v(111) " "Inferred latch for \"macoutput1\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput0 mac1.v(111) " "Inferred latch for \"macoutput0\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[0\] mac1.v(111) " "Inferred latch for \"mult_output1\[0\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[1\] mac1.v(111) " "Inferred latch for \"mult_output1\[1\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930743 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[2\] mac1.v(111) " "Inferred latch for \"mult_output1\[2\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[3\] mac1.v(111) " "Inferred latch for \"mult_output1\[3\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[4\] mac1.v(111) " "Inferred latch for \"mult_output1\[4\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[5\] mac1.v(111) " "Inferred latch for \"mult_output1\[5\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[6\] mac1.v(111) " "Inferred latch for \"mult_output1\[6\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[7\] mac1.v(111) " "Inferred latch for \"mult_output1\[7\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[8\] mac1.v(111) " "Inferred latch for \"mult_output1\[8\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[9\] mac1.v(111) " "Inferred latch for \"mult_output1\[9\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[10\] mac1.v(111) " "Inferred latch for \"mult_output1\[10\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[11\] mac1.v(111) " "Inferred latch for \"mult_output1\[11\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[12\] mac1.v(111) " "Inferred latch for \"mult_output1\[12\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[13\] mac1.v(111) " "Inferred latch for \"mult_output1\[13\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930744 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[14\] mac1.v(111) " "Inferred latch for \"mult_output1\[14\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[15\] mac1.v(111) " "Inferred latch for \"mult_output1\[15\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[16\] mac1.v(111) " "Inferred latch for \"mult_output1\[16\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[17\] mac1.v(111) " "Inferred latch for \"mult_output1\[17\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[18\] mac1.v(111) " "Inferred latch for \"mult_output1\[18\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[19\] mac1.v(111) " "Inferred latch for \"mult_output1\[19\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[20\] mac1.v(111) " "Inferred latch for \"mult_output1\[20\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[21\] mac1.v(111) " "Inferred latch for \"mult_output1\[21\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[22\] mac1.v(111) " "Inferred latch for \"mult_output1\[22\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[23\] mac1.v(111) " "Inferred latch for \"mult_output1\[23\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[24\] mac1.v(111) " "Inferred latch for \"mult_output1\[24\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[25\] mac1.v(111) " "Inferred latch for \"mult_output1\[25\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[26\] mac1.v(111) " "Inferred latch for \"mult_output1\[26\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930745 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[27\] mac1.v(111) " "Inferred latch for \"mult_output1\[27\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[28\] mac1.v(111) " "Inferred latch for \"mult_output1\[28\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[29\] mac1.v(111) " "Inferred latch for \"mult_output1\[29\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[30\] mac1.v(111) " "Inferred latch for \"mult_output1\[30\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output1\[31\] mac1.v(111) " "Inferred latch for \"mult_output1\[31\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930746 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930747 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930747 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930747 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac1.v(111) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930747 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac1.v(111) " "Inferred latch for \"incomingspikes\[0\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930747 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac1.v(111) " "Inferred latch for \"incomingspikes\[1\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930747 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac1.v(111) " "Inferred latch for \"incomingspikes\[2\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930747 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac1.v(111) " "Inferred latch for \"incomingspikes\[3\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930747 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac1.v(111) " "Inferred latch for \"incomingspikes\[4\]\" at mac1.v(111)" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930747 "|accelerator_toplevel|mac1:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder2 potential_adder2:inst24 " "Elaborating entity \"potential_adder2\" for hierarchy \"potential_adder2:inst24\"" {  } { { "accelerator_toplevel.bdf" "inst24" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 2984 768 1048 3256 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930761 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder2.v(130) " "Verilog HDL Always Construct warning at potential_adder2.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930763 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder2.v(130) " "Verilog HDL Always Construct warning at potential_adder2.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930763 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potential2 potential_adder2.v(130) " "Verilog HDL Always Construct warning at potential_adder2.v(130): inferring latch(es) for variable \"final_potential2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930763 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_adder2.v(23) " "Output port \"done\" at potential_adder2.v(23) has no driver" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930764 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[0\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[0\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930764 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[1\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[1\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930764 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[2\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[2\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[3\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[3\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[4\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[4\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[5\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[5\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[6\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[6\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[7\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[7\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[8\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[8\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[9\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[9\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[10\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[10\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[11\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[11\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[12\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[12\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[13\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[13\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930765 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[14\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[14\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[15\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[15\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[16\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[16\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[17\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[17\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[18\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[18\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[19\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[19\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[20\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[20\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[21\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[21\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[22\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[22\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[23\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[23\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[24\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[24\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930766 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[25\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[25\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[26\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[26\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[27\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[27\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[28\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[28\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[29\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[29\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[30\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[30\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential2\[31\] potential_adder2.v(134) " "Inferred latch for \"final_potential2\[31\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder2.v(134) " "Inferred latch for \"model.00\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930767 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930768 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930768 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930768 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930768 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930768 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930768 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930768 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930768 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930769 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder2.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder2.v(134)" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930770 "|accelerator_toplevel|potential_adder2:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay2 potential_decay2:inst22 " "Elaborating entity \"potential_decay2\" for hierarchy \"potential_decay2:inst22\"" {  } { { "accelerator_toplevel.bdf" "inst22" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 3144 200 504 3384 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay2.v(43) " "Verilog HDL or VHDL warning at potential_decay2.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930802 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_decay2 potential_decay2.v(77) " "Verilog HDL Always Construct warning at potential_decay2.v(77): variable \"set_decay2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930802 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay2.v(75) " "Verilog HDL Always Construct warning at potential_decay2.v(75): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930803 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay2.v(75) " "Verilog HDL Always Construct warning at potential_decay2.v(75): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930803 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay2.v(137) " "Verilog HDL Always Construct warning at potential_decay2.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930803 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay2.v(138) " "Verilog HDL Always Construct warning at potential_decay2.v(138): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930803 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay2.v(139) " "Verilog HDL Always Construct warning at potential_decay2.v(139): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930803 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay2.v(141) " "Verilog HDL Always Construct warning at potential_decay2.v(141): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930803 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(145) " "Verilog HDL assignment warning at potential_decay2.v(145): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930803 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(160) " "Verilog HDL assignment warning at potential_decay2.v(160): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930804 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(165) " "Verilog HDL assignment warning at potential_decay2.v(165): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930804 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(170) " "Verilog HDL assignment warning at potential_decay2.v(170): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930804 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(176) " "Verilog HDL assignment warning at potential_decay2.v(176): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930804 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(177) " "Verilog HDL assignment warning at potential_decay2.v(177): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930804 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay2.v(178) " "Verilog HDL Always Construct warning at potential_decay2.v(178): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930804 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay2.v(183) " "Verilog HDL assignment warning at potential_decay2.v(183): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930805 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930806 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930806 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930806 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930806 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay2_LIF potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"output_potential_decay2_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930806 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930806 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930807 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930807 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay2.v(112) " "Verilog HDL Always Construct warning at potential_decay2.v(112): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930807 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay2.v(193) " "Verilog HDL Always Construct warning at potential_decay2.v(193): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930807 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_decay2.v(17) " "Output port \"done\" at potential_decay2.v(17) has no driver" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930808 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930809 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930809 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930809 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930809 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930810 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930810 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930810 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930810 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930810 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930810 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930810 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930810 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930811 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930811 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930811 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930811 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930811 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930811 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930811 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930811 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930811 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930812 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930812 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930812 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930812 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930812 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930812 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930812 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930813 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930813 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930813 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930813 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930813 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930813 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930813 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930813 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930814 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930814 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930814 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930814 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930814 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930814 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930814 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930815 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930815 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930815 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930815 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930815 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930815 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930815 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930815 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930816 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930816 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930816 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930816 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930816 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930816 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930816 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930816 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930817 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930817 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930817 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930817 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay2.v(125) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930817 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[0\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[0\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930817 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[1\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[1\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930817 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[2\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[2\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930817 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[3\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[3\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930817 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[4\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[4\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[5\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[5\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[6\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[6\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[7\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[7\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[8\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[8\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[9\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[9\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[10\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[10\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[11\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[11\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[12\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[12\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[13\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[13\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930818 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[14\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[14\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930819 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[15\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[15\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930819 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[16\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[16\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930819 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[17\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[17\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930819 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[18\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[18\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930819 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[19\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[19\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930819 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[20\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[20\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930819 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[21\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[21\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930820 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[22\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[22\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930820 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[23\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[23\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930820 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[24\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[24\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930820 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[25\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[25\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930820 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[26\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[26\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930820 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[27\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[27\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930820 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[28\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[28\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930820 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[29\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[29\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930820 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[30\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[30\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930821 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[31\] potential_decay2.v(125) " "Inferred latch for \"output_potential_decay2_LIF\[31\]\" at potential_decay2.v(125)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930821 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay2.v(83) " "Inferred latch for \"model.00\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930821 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay2.v(83) " "Inferred latch for \"decay_rate.1000\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930821 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay2.v(83) " "Inferred latch for \"decay_rate.0100\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930821 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay2.v(83) " "Inferred latch for \"decay_rate.0011\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930821 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay2.v(83) " "Inferred latch for \"decay_rate.0010\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930821 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay2.v(83) " "Inferred latch for \"decay_rate.0001\" at potential_decay2.v(83)" {  } { { "../rtl/potential_decay2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay2.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930821 "|accelerator_toplevel|potential_decay2:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac2 mac2:inst21 " "Elaborating entity \"mac2\" for hierarchy \"mac2:inst21\"" {  } { { "accelerator_toplevel.bdf" "inst21" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 2744 216 440 2984 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac2.v(38) " "Verilog HDL or VHDL warning at mac2.v(38): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930843 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac2.v(40) " "Verilog HDL or VHDL warning at mac2.v(40): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930843 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac2.v(41) " "Verilog HDL or VHDL warning at mac2.v(41): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930843 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac2 mac2.v(111) " "Verilog HDL Always Construct warning at mac2.v(111): variable \"clear_mac2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930843 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(113) " "Verilog HDL Always Construct warning at mac2.v(113): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930844 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(114) " "Verilog HDL Always Construct warning at mac2.v(114): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930844 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(115) " "Verilog HDL Always Construct warning at mac2.v(115): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930844 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(116) " "Verilog HDL Always Construct warning at mac2.v(116): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930844 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(117) " "Verilog HDL Always Construct warning at mac2.v(117): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930844 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac2 mac2.v(177) " "Verilog HDL Always Construct warning at mac2.v(177): variable \"clear_mac2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930847 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930848 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930848 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930848 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_output2 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"mult_output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930849 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput0 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930849 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput1 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930849 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput2 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930849 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput3 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930849 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput4 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930849 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput5 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930849 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput6 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930850 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput7 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930850 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput8 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930850 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput9 mac2.v(77) " "Verilog HDL Always Construct warning at mac2.v(77): inferring latch(es) for variable \"macoutput9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930850 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_mac2 mac2.v(217) " "Verilog HDL Always Construct warning at mac2.v(217): variable \"set_mac2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930850 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_source2 mac2.v(221) " "Verilog HDL Always Construct warning at mac2.v(221): variable \"set_source2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930850 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_address mac2.v(215) " "Verilog HDL Always Construct warning at mac2.v(215): inferring latch(es) for variable \"source_address\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 215 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930851 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[1..4\] 0 mac2.v(39) " "Net \"source_addresses\[1..4\]\" at mac2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720427930852 "|accelerator_toplevel|mac2:inst21"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done mac2.v(26) " "Output port \"done\" at mac2.v(26) has no driver" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930852 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[0\] mac2.v(221) " "Inferred latch for \"source_address\[0\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930853 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[1\] mac2.v(221) " "Inferred latch for \"source_address\[1\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930853 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[2\] mac2.v(221) " "Inferred latch for \"source_address\[2\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930853 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[3\] mac2.v(221) " "Inferred latch for \"source_address\[3\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930853 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[4\] mac2.v(221) " "Inferred latch for \"source_address\[4\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930853 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[5\] mac2.v(221) " "Inferred latch for \"source_address\[5\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930853 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[6\] mac2.v(221) " "Inferred latch for \"source_address\[6\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930854 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[7\] mac2.v(221) " "Inferred latch for \"source_address\[7\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930854 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[8\] mac2.v(221) " "Inferred latch for \"source_address\[8\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930854 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[9\] mac2.v(221) " "Inferred latch for \"source_address\[9\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930854 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[10\] mac2.v(221) " "Inferred latch for \"source_address\[10\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930854 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_address\[11\] mac2.v(221) " "Inferred latch for \"source_address\[11\]\" at mac2.v(221)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930854 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput9 mac2.v(111) " "Inferred latch for \"macoutput9\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930854 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput8 mac2.v(111) " "Inferred latch for \"macoutput8\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930854 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput7 mac2.v(111) " "Inferred latch for \"macoutput7\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930855 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput6 mac2.v(111) " "Inferred latch for \"macoutput6\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930855 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput5 mac2.v(111) " "Inferred latch for \"macoutput5\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930855 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput4 mac2.v(111) " "Inferred latch for \"macoutput4\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930855 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput3 mac2.v(111) " "Inferred latch for \"macoutput3\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930855 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput2 mac2.v(111) " "Inferred latch for \"macoutput2\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930855 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput1 mac2.v(111) " "Inferred latch for \"macoutput1\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930855 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput0 mac2.v(111) " "Inferred latch for \"macoutput0\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930855 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[0\] mac2.v(111) " "Inferred latch for \"mult_output2\[0\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930855 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[1\] mac2.v(111) " "Inferred latch for \"mult_output2\[1\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930856 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[2\] mac2.v(111) " "Inferred latch for \"mult_output2\[2\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930856 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[3\] mac2.v(111) " "Inferred latch for \"mult_output2\[3\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930856 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[4\] mac2.v(111) " "Inferred latch for \"mult_output2\[4\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930856 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[5\] mac2.v(111) " "Inferred latch for \"mult_output2\[5\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930856 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[6\] mac2.v(111) " "Inferred latch for \"mult_output2\[6\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930856 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[7\] mac2.v(111) " "Inferred latch for \"mult_output2\[7\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930856 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[8\] mac2.v(111) " "Inferred latch for \"mult_output2\[8\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930857 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[9\] mac2.v(111) " "Inferred latch for \"mult_output2\[9\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930857 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[10\] mac2.v(111) " "Inferred latch for \"mult_output2\[10\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930857 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[11\] mac2.v(111) " "Inferred latch for \"mult_output2\[11\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930857 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[12\] mac2.v(111) " "Inferred latch for \"mult_output2\[12\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930857 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[13\] mac2.v(111) " "Inferred latch for \"mult_output2\[13\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930857 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[14\] mac2.v(111) " "Inferred latch for \"mult_output2\[14\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930857 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[15\] mac2.v(111) " "Inferred latch for \"mult_output2\[15\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930857 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[16\] mac2.v(111) " "Inferred latch for \"mult_output2\[16\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930858 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[17\] mac2.v(111) " "Inferred latch for \"mult_output2\[17\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930858 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[18\] mac2.v(111) " "Inferred latch for \"mult_output2\[18\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930858 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[19\] mac2.v(111) " "Inferred latch for \"mult_output2\[19\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930858 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[20\] mac2.v(111) " "Inferred latch for \"mult_output2\[20\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930858 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[21\] mac2.v(111) " "Inferred latch for \"mult_output2\[21\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930858 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[22\] mac2.v(111) " "Inferred latch for \"mult_output2\[22\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930858 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[23\] mac2.v(111) " "Inferred latch for \"mult_output2\[23\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930858 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[24\] mac2.v(111) " "Inferred latch for \"mult_output2\[24\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930858 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[25\] mac2.v(111) " "Inferred latch for \"mult_output2\[25\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[26\] mac2.v(111) " "Inferred latch for \"mult_output2\[26\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[27\] mac2.v(111) " "Inferred latch for \"mult_output2\[27\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[28\] mac2.v(111) " "Inferred latch for \"mult_output2\[28\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[29\] mac2.v(111) " "Inferred latch for \"mult_output2\[29\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[30\] mac2.v(111) " "Inferred latch for \"mult_output2\[30\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output2\[31\] mac2.v(111) " "Inferred latch for \"mult_output2\[31\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930859 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930860 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930860 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930860 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930860 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930860 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930860 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930860 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930860 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac2.v(111) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930860 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac2.v(111) " "Inferred latch for \"incomingspikes\[0\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930861 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac2.v(111) " "Inferred latch for \"incomingspikes\[1\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930861 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac2.v(111) " "Inferred latch for \"incomingspikes\[2\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930861 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac2.v(111) " "Inferred latch for \"incomingspikes\[3\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930861 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac2.v(111) " "Inferred latch for \"incomingspikes\[4\]\" at mac2.v(111)" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930861 "|accelerator_toplevel|mac2:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder3 potential_adder3:inst27 " "Elaborating entity \"potential_adder3\" for hierarchy \"potential_adder3:inst27\"" {  } { { "accelerator_toplevel.bdf" "inst27" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 3736 800 1080 4008 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930876 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder3.v(131) " "Verilog HDL Always Construct warning at potential_adder3.v(131): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930878 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder3.v(131) " "Verilog HDL Always Construct warning at potential_adder3.v(131): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930878 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potential3 potential_adder3.v(131) " "Verilog HDL Always Construct warning at potential_adder3.v(131): inferring latch(es) for variable \"final_potential3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930878 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_adder3.v(23) " "Output port \"done\" at potential_adder3.v(23) has no driver" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930879 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[0\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[0\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930880 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[1\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[1\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930880 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[2\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[2\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930880 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[3\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[3\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930881 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[4\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[4\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930881 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[5\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[5\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930881 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[6\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[6\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930881 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[7\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[7\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930881 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[8\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[8\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930881 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[9\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[9\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930881 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[10\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[10\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930881 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[11\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[11\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[12\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[12\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[13\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[13\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[14\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[14\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[15\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[15\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[16\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[16\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[17\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[17\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[18\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[18\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[19\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[19\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[20\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[20\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930882 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[21\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[21\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930883 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[22\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[22\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930883 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[23\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[23\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930883 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[24\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[24\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930883 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[25\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[25\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930884 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[26\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[26\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930884 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[27\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[27\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930884 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[28\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[28\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930884 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[29\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[29\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930884 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[30\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[30\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930885 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potential3\[31\] potential_adder3.v(135) " "Inferred latch for \"final_potential3\[31\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930885 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder3.v(135) " "Inferred latch for \"model.00\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930885 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930885 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930885 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930885 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930886 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930886 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930886 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930886 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930886 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930886 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930886 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930887 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930887 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930887 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930887 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930887 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930887 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930887 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930887 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930888 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930888 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930888 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930888 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930888 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930888 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930888 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930888 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930889 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930889 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930889 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930889 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930889 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder3.v(135) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder3.v(135)" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930889 "|accelerator_toplevel|potential_adder3:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay3 potential_decay3:inst26 " "Elaborating entity \"potential_decay3\" for hierarchy \"potential_decay3:inst26\"" {  } { { "accelerator_toplevel.bdf" "inst26" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 3864 208 512 4104 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay3.v(43) " "Verilog HDL or VHDL warning at potential_decay3.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930924 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_decay3 potential_decay3.v(77) " "Verilog HDL Always Construct warning at potential_decay3.v(77): variable \"set_decay3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930925 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay3.v(75) " "Verilog HDL Always Construct warning at potential_decay3.v(75): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930925 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay3.v(75) " "Verilog HDL Always Construct warning at potential_decay3.v(75): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930926 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay3.v(138) " "Verilog HDL Always Construct warning at potential_decay3.v(138): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930926 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay3.v(139) " "Verilog HDL Always Construct warning at potential_decay3.v(139): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930926 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay3.v(140) " "Verilog HDL Always Construct warning at potential_decay3.v(140): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930926 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay3.v(142) " "Verilog HDL Always Construct warning at potential_decay3.v(142): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930926 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(146) " "Verilog HDL assignment warning at potential_decay3.v(146): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930926 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(161) " "Verilog HDL assignment warning at potential_decay3.v(161): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930927 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(166) " "Verilog HDL assignment warning at potential_decay3.v(166): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930927 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(171) " "Verilog HDL assignment warning at potential_decay3.v(171): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930927 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(177) " "Verilog HDL assignment warning at potential_decay3.v(177): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930927 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(178) " "Verilog HDL assignment warning at potential_decay3.v(178): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930927 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay3.v(179) " "Verilog HDL Always Construct warning at potential_decay3.v(179): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930927 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay3.v(184) " "Verilog HDL assignment warning at potential_decay3.v(184): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720427930927 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930929 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930929 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930930 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930930 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay3_LIF potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"output_potential_decay3_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930930 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930930 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930930 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930930 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay3.v(113) " "Verilog HDL Always Construct warning at potential_decay3.v(113): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930930 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay3.v(194) " "Verilog HDL Always Construct warning at potential_decay3.v(194): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930931 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done potential_decay3.v(17) " "Output port \"done\" at potential_decay3.v(17) has no driver" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930934 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930935 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930935 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930936 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930936 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930936 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930936 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930936 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930936 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930936 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930936 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930937 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930937 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930937 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930937 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930937 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930937 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930937 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930937 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930937 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930938 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930939 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930940 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930941 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay3.v(126) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[0\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[0\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[1\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[1\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[2\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[2\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[3\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[3\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[4\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[4\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[5\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[5\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[6\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[6\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[7\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[7\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930942 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[8\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[8\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[9\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[9\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[10\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[10\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[11\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[11\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[12\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[12\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[13\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[13\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[14\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[14\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[15\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[15\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[16\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[16\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[17\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[17\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[18\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[18\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930943 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[19\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[19\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[20\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[20\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[21\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[21\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[22\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[22\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[23\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[23\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[24\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[24\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[25\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[25\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[26\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[26\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[27\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[27\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[28\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[28\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[29\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[29\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930944 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[30\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[30\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930945 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[31\] potential_decay3.v(126) " "Inferred latch for \"output_potential_decay3_LIF\[31\]\" at potential_decay3.v(126)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930945 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay3.v(83) " "Inferred latch for \"model.00\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930945 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay3.v(83) " "Inferred latch for \"decay_rate.1000\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930945 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay3.v(83) " "Inferred latch for \"decay_rate.0100\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930945 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay3.v(83) " "Inferred latch for \"decay_rate.0011\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930945 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay3.v(83) " "Inferred latch for \"decay_rate.0010\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930945 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay3.v(83) " "Inferred latch for \"decay_rate.0001\" at potential_decay3.v(83)" {  } { { "../rtl/potential_decay3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_decay3.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930945 "|accelerator_toplevel|potential_decay3:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac3 mac3:inst25 " "Elaborating entity \"mac3\" for hierarchy \"mac3:inst25\"" {  } { { "accelerator_toplevel.bdf" "inst25" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 3520 216 488 3760 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427930966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac3.v(37) " "Verilog HDL or VHDL warning at mac3.v(37): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930966 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac3.v(39) " "Verilog HDL or VHDL warning at mac3.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930967 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac3.v(40) " "Verilog HDL or VHDL warning at mac3.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720427930967 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac3 mac3.v(107) " "Verilog HDL Always Construct warning at mac3.v(107): variable \"clear_mac3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930967 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(109) " "Verilog HDL Always Construct warning at mac3.v(109): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930967 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(110) " "Verilog HDL Always Construct warning at mac3.v(110): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930967 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(111) " "Verilog HDL Always Construct warning at mac3.v(111): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930968 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(112) " "Verilog HDL Always Construct warning at mac3.v(112): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930968 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(113) " "Verilog HDL Always Construct warning at mac3.v(113): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930968 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear_mac3 mac3.v(173) " "Verilog HDL Always Construct warning at mac3.v(173): variable \"clear_mac3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1720427930970 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930971 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930972 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930972 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult_output3 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"mult_output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930972 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput0 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930972 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput1 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930972 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput2 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930972 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput3 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930972 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput4 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930973 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput5 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930973 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput6 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930973 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput7 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930973 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput8 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930973 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "macoutput9 mac3.v(72) " "Verilog HDL Always Construct warning at mac3.v(72): inferring latch(es) for variable \"macoutput9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1720427930973 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[3..4\] 0 mac3.v(38) " "Net \"source_addresses\[3..4\]\" at mac3.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720427930975 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done mac3.v(25) " "Output port \"done\" at mac3.v(25) has no driver" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720427930975 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput9 mac3.v(107) " "Inferred latch for \"macoutput9\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930975 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput8 mac3.v(107) " "Inferred latch for \"macoutput8\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930976 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput7 mac3.v(107) " "Inferred latch for \"macoutput7\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930976 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput6 mac3.v(107) " "Inferred latch for \"macoutput6\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930976 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput5 mac3.v(107) " "Inferred latch for \"macoutput5\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930976 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput4 mac3.v(107) " "Inferred latch for \"macoutput4\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930976 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput3 mac3.v(107) " "Inferred latch for \"macoutput3\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930976 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput2 mac3.v(107) " "Inferred latch for \"macoutput2\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930976 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput1 mac3.v(107) " "Inferred latch for \"macoutput1\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930976 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "macoutput0 mac3.v(107) " "Inferred latch for \"macoutput0\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930976 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[0\] mac3.v(107) " "Inferred latch for \"mult_output3\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[1\] mac3.v(107) " "Inferred latch for \"mult_output3\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[2\] mac3.v(107) " "Inferred latch for \"mult_output3\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[3\] mac3.v(107) " "Inferred latch for \"mult_output3\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[4\] mac3.v(107) " "Inferred latch for \"mult_output3\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[5\] mac3.v(107) " "Inferred latch for \"mult_output3\[5\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[6\] mac3.v(107) " "Inferred latch for \"mult_output3\[6\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[7\] mac3.v(107) " "Inferred latch for \"mult_output3\[7\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[8\] mac3.v(107) " "Inferred latch for \"mult_output3\[8\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[9\] mac3.v(107) " "Inferred latch for \"mult_output3\[9\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930977 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[10\] mac3.v(107) " "Inferred latch for \"mult_output3\[10\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[11\] mac3.v(107) " "Inferred latch for \"mult_output3\[11\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[12\] mac3.v(107) " "Inferred latch for \"mult_output3\[12\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[13\] mac3.v(107) " "Inferred latch for \"mult_output3\[13\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[14\] mac3.v(107) " "Inferred latch for \"mult_output3\[14\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[15\] mac3.v(107) " "Inferred latch for \"mult_output3\[15\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[16\] mac3.v(107) " "Inferred latch for \"mult_output3\[16\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[17\] mac3.v(107) " "Inferred latch for \"mult_output3\[17\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[18\] mac3.v(107) " "Inferred latch for \"mult_output3\[18\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[19\] mac3.v(107) " "Inferred latch for \"mult_output3\[19\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[20\] mac3.v(107) " "Inferred latch for \"mult_output3\[20\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[21\] mac3.v(107) " "Inferred latch for \"mult_output3\[21\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930978 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[22\] mac3.v(107) " "Inferred latch for \"mult_output3\[22\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[23\] mac3.v(107) " "Inferred latch for \"mult_output3\[23\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[24\] mac3.v(107) " "Inferred latch for \"mult_output3\[24\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[25\] mac3.v(107) " "Inferred latch for \"mult_output3\[25\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[26\] mac3.v(107) " "Inferred latch for \"mult_output3\[26\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[27\] mac3.v(107) " "Inferred latch for \"mult_output3\[27\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[28\] mac3.v(107) " "Inferred latch for \"mult_output3\[28\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[29\] mac3.v(107) " "Inferred latch for \"mult_output3\[29\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[30\] mac3.v(107) " "Inferred latch for \"mult_output3\[30\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult_output3\[31\] mac3.v(107) " "Inferred latch for \"mult_output3\[31\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[0\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[1\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930979 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[2\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[3\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[4\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[5\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[5\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[6\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[6\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[7\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[7\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[8\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[8\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[9\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[9\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[10\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[10\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[11\] mac3.v(107) " "Inferred latch for \"source_addresses\[2\]\[11\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[0\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[1\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[2\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930980 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[3\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[4\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[5\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[5\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[6\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[6\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[7\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[7\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[8\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[8\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[9\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[9\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[10\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[10\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[11\] mac3.v(107) " "Inferred latch for \"source_addresses\[1\]\[11\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930981 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac3.v(107) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac3.v(107) " "Inferred latch for \"incomingspikes\[0\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac3.v(107) " "Inferred latch for \"incomingspikes\[1\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac3.v(107) " "Inferred latch for \"incomingspikes\[2\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac3.v(107) " "Inferred latch for \"incomingspikes\[3\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930982 "|accelerator_toplevel|mac3:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac3.v(107) " "Inferred latch for \"incomingspikes\[4\]\" at mac3.v(107)" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720427930983 "|accelerator_toplevel|mac3:inst25"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput0 " "LATCH primitive \"potential_adder3:inst27\|adderoutput0\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932119 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput1 " "LATCH primitive \"potential_adder3:inst27\|adderoutput1\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput2 " "LATCH primitive \"potential_adder3:inst27\|adderoutput2\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput3 " "LATCH primitive \"potential_adder3:inst27\|adderoutput3\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput4 " "LATCH primitive \"potential_adder3:inst27\|adderoutput4\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932413 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput5 " "LATCH primitive \"potential_adder3:inst27\|adderoutput5\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput6 " "LATCH primitive \"potential_adder3:inst27\|adderoutput6\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput7 " "LATCH primitive \"potential_adder3:inst27\|adderoutput7\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput8 " "LATCH primitive \"potential_adder3:inst27\|adderoutput8\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|adderoutput9 " "LATCH primitive \"potential_adder3:inst27\|adderoutput9\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[10\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[10\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[11\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[11\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[12\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[12\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[13\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[13\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[14\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[14\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[15\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[15\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[16\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[16\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[17\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[17\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[18\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[18\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[19\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[19\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[20\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[20\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[21\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[21\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[22\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[22\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[23\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[23\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[24\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[24\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[25\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[25\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[26\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[26\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[27\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[27\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[28\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[28\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[29\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[29\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[30\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[30\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "potential_adder3:inst27\|final_potential3\[31\] " "LATCH primitive \"potential_adder3:inst27\|final_potential3\[31\]\" is permanently enabled" {  } { { "../rtl/potential_adder3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder3.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1720427932417 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac2:inst21\|Ram0 " "RAM logic \"mac2:inst21\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac2.v" "Ram0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 128 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1720427934810 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac3:inst25\|Ram0 " "RAM logic \"mac3:inst25\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac3.v" "Ram0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 124 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1720427934810 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac1:inst18\|Ram0 " "RAM logic \"mac1:inst18\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac1.v" "Ram0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 128 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1720427934810 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac:inst16\|Ram0 " "RAM logic \"mac:inst16\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac.v" "Ram0" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 131 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1720427934810 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1720427934810 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1720427937569 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[15\] mac2:inst21\|mult_output2\[25\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[15\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[4\] mac2:inst21\|mult_output2\[25\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[4\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[9\] mac2:inst21\|mult_output2\[25\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[9\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[0\] mac2:inst21\|mult_output2\[30\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[0\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[5\] mac2:inst21\|mult_output2\[30\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[5\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[20\] mac2:inst21\|mult_output2\[30\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[20\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[23\] mac2:inst21\|mult_output2\[30\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[23\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[10\] mac2:inst21\|mult_output2\[24\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[10\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[14\] mac2:inst21\|mult_output2\[24\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[14\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[16\] mac2:inst21\|mult_output2\[24\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[16\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[2\] mac2:inst21\|mult_output2\[21\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[2\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[21\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[3\] mac2:inst21\|mult_output2\[18\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[3\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[11\] mac2:inst21\|mult_output2\[18\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[11\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[17\] mac2:inst21\|mult_output2\[18\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[17\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[8\] mac2:inst21\|mult_output2\[13\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[8\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[13\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst21\|mult_output2\[1\] mac2:inst21\|mult_output2\[13\] " "Duplicate LATCH primitive \"mac2:inst21\|mult_output2\[1\]\" merged with LATCH primitive \"mac2:inst21\|mult_output2\[13\]\"" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[30\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[30\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[0\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[0\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[1\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[1\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[4\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[4\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[5\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[5\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[8\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[8\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[9\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[9\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[12\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[12\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[13\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[13\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[15\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[15\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[20\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[20\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac3:inst25\|mult_output3\[23\] mac3:inst25\|mult_output3\[25\] " "Duplicate LATCH primitive \"mac3:inst25\|mult_output3\[23\]\" merged with LATCH primitive \"mac3:inst25\|mult_output3\[25\]\"" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[30\] mac1:inst18\|mult_output1\[23\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[30\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[23\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[0\] mac1:inst18\|mult_output1\[23\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[0\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[23\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[5\] mac1:inst18\|mult_output1\[23\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[5\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[23\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[20\] mac1:inst18\|mult_output1\[23\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[20\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[23\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[15\] mac1:inst18\|mult_output1\[25\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[15\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[4\] mac1:inst18\|mult_output1\[25\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[4\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[9\] mac1:inst18\|mult_output1\[25\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[9\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[10\] mac1:inst18\|mult_output1\[24\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[10\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[14\] mac1:inst18\|mult_output1\[24\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[14\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[16\] mac1:inst18\|mult_output1\[24\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[16\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[2\] mac1:inst18\|mult_output1\[21\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[2\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[21\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[3\] mac1:inst18\|mult_output1\[18\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[3\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[11\] mac1:inst18\|mult_output1\[18\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[11\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[17\] mac1:inst18\|mult_output1\[18\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[17\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[8\] mac1:inst18\|mult_output1\[13\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[8\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[13\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst18\|mult_output1\[1\] mac1:inst18\|mult_output1\[13\] " "Duplicate LATCH primitive \"mac1:inst18\|mult_output1\[1\]\" merged with LATCH primitive \"mac1:inst18\|mult_output1\[13\]\"" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[15\] mac:inst16\|mult_output\[25\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[15\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[25\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[4\] mac:inst16\|mult_output\[25\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[4\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[25\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[9\] mac:inst16\|mult_output\[25\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[9\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[25\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[0\] mac:inst16\|mult_output\[30\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[0\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[30\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[5\] mac:inst16\|mult_output\[30\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[5\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[30\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[20\] mac:inst16\|mult_output\[30\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[20\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[30\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[23\] mac:inst16\|mult_output\[30\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[23\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[30\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[10\] mac:inst16\|mult_output\[24\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[10\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[24\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[14\] mac:inst16\|mult_output\[24\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[14\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[24\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[16\] mac:inst16\|mult_output\[24\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[16\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[24\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[2\] mac:inst16\|mult_output\[21\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[2\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[21\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[3\] mac:inst16\|mult_output\[18\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[3\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[18\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[11\] mac:inst16\|mult_output\[18\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[11\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[18\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[17\] mac:inst16\|mult_output\[18\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[17\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[18\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[8\] mac:inst16\|mult_output\[13\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[8\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[13\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac:inst16\|mult_output\[1\] mac:inst16\|mult_output\[13\] " "Duplicate LATCH primitive \"mac:inst16\|mult_output\[1\]\" merged with LATCH primitive \"mac:inst16\|mult_output\[13\]\"" {  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720427937590 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1720427937590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac3:inst25\|mult_output3\[25\] " "Latch mac3:inst25\|mult_output3\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|set " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|set" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720427937598 ""}  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720427937598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac2:inst21\|incomingspikes\[0\] " "Latch mac2:inst21\|incomingspikes\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720427937599 ""}  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720427937599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac2:inst21\|incomingspikes\[1\] " "Latch mac2:inst21\|incomingspikes\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720427937599 ""}  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720427937599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac1:inst18\|incomingspikes\[1\] " "Latch mac1:inst18\|incomingspikes\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720427937599 ""}  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720427937599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac1:inst18\|incomingspikes\[0\] " "Latch mac1:inst18\|incomingspikes\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720427937600 ""}  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720427937600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac:inst16\|incomingspikesmac0mac0\[0\] " "Latch mac:inst16\|incomingspikesmac0mac0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720427937600 ""}  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720427937600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac:inst16\|incomingspikesmac0mac0\[1\] " "Latch mac:inst16\|incomingspikesmac0mac0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock_generator:inst\|done " "Ports D and ENA on the latch are fed by the same signal clock_generator:inst\|done" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720427937600 ""}  } { { "../rtl/mac.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720427937600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out4 GND " "Pin \"out4\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 920 4408 4584 936 "out4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720427939166 "|accelerator_toplevel|out4"} { "Warning" "WMLS_MLS_STUCK_PIN" "out5 GND " "Pin \"out5\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 936 4408 4584 952 "out5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720427939166 "|accelerator_toplevel|out5"} { "Warning" "WMLS_MLS_STUCK_PIN" "out6 GND " "Pin \"out6\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 952 4408 4584 968 "out6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720427939166 "|accelerator_toplevel|out6"} { "Warning" "WMLS_MLS_STUCK_PIN" "out7 GND " "Pin \"out7\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 968 4408 4584 984 "out7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720427939166 "|accelerator_toplevel|out7"} { "Warning" "WMLS_MLS_STUCK_PIN" "out8 GND " "Pin \"out8\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 984 4408 4584 1000 "out8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720427939166 "|accelerator_toplevel|out8"} { "Warning" "WMLS_MLS_STUCK_PIN" "out9 GND " "Pin \"out9\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 1000 4408 4584 1016 "out9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720427939166 "|accelerator_toplevel|out9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720427939166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1720427939492 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1720427943177 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/output_files/accelerator_toplevel.map.smsg " "Generated suppressed messages file C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/output_files/accelerator_toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1720427943356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720427943649 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720427943649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4193 " "Implemented 4193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720427944016 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720427944016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4171 " "Implemented 4171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720427944016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720427944016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 324 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 324 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720427944085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 14:09:04 2024 " "Processing ended: Mon Jul 08 14:09:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720427944085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720427944085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720427944085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720427944085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720427945836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720427945837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 14:09:05 2024 " "Processing started: Mon Jul 08 14:09:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720427945837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720427945837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off accelerator_toplevel -c accelerator_toplevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off accelerator_toplevel -c accelerator_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720427945837 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720427946035 ""}
{ "Info" "0" "" "Project  = accelerator_toplevel" {  } {  } 0 0 "Project  = accelerator_toplevel" 0 0 "Fitter" 0 0 1720427946036 ""}
{ "Info" "0" "" "Revision = accelerator_toplevel" {  } {  } 0 0 "Revision = accelerator_toplevel" 0 0 "Fitter" 0 0 1720427946036 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1720427946158 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "accelerator_toplevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"accelerator_toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720427946185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720427946245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720427946245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720427946245 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720427946571 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720427946591 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720427947189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720427947189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720427947189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720427947189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720427947189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720427947189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720427947189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720427947189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720427947189 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720427947189 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 5671 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720427947199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 5673 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720427947199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 5675 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720427947199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 5677 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720427947199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 5679 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720427947199 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720427947199 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720427947201 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "260 " "TimeQuest Timing Analyzer is analyzing 260 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1720427949011 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "accelerator_toplevel.sdc " "Synopsys Design Constraints File file not found: 'accelerator_toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720427949016 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720427949016 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1720427949042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1720427949042 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720427949044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node input_clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst\|set " "Destination node clock_generator:inst\|set" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst|set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 673 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1720427949164 ""}  } { { "accelerator_toplevel.bdf" "" { Schematic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/accelerator_toplevel.bdf" { { 800 -784 -616 816 "input_clock" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 5666 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720427949164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst\|done  " "Automatically promoted node clock_generator:inst\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "potential_adder2:inst24\|spike2~2 " "Destination node potential_adder2:inst24\|spike2~2" {  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 21 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { potential_adder2:inst24|spike2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 1696 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac3:inst25\|mult_output3\[31\]~0 " "Destination node mac3:inst25\|mult_output3\[31\]~0" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac3:inst25|mult_output3[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 3354 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst\|clear~0 " "Destination node clock_generator:inst\|clear~0" {  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst|clear~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 3482 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac2:inst21\|incomingspikes\[1\]~0 " "Destination node mac2:inst21\|incomingspikes\[1\]~0" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac2:inst21|incomingspikes[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 4648 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac2:inst21\|incomingspikes\[1\]~1 " "Destination node mac2:inst21\|incomingspikes\[1\]~1" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac2:inst21|incomingspikes[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 4649 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac2:inst21\|incomingspikes\[0\]~2 " "Destination node mac2:inst21\|incomingspikes\[0\]~2" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac2:inst21|incomingspikes[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 4650 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac2:inst21\|incomingspikes\[0\]~3 " "Destination node mac2:inst21\|incomingspikes\[0\]~3" {  } { { "../rtl/mac2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac2.v" 111 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac2:inst21|incomingspikes[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 4651 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac1:inst18\|incomingspikes\[1\]~0 " "Destination node mac1:inst18\|incomingspikes\[1\]~0" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac1:inst18|incomingspikes[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 4962 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac1:inst18\|incomingspikes\[1\]~1 " "Destination node mac1:inst18\|incomingspikes\[1\]~1" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac1:inst18|incomingspikes[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 4963 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac1:inst18\|incomingspikes\[0\]~2 " "Destination node mac1:inst18\|incomingspikes\[0\]~2" {  } { { "../rtl/mac1.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac1.v" 111 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac1:inst18|incomingspikes[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 4964 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1720427949164 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1720427949164 ""}  } { { "../rtl/clock_generator.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/clock_generator.v" 1 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:inst|done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 677 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720427949164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "potential_adder2:inst24\|spike2~2  " "Automatically promoted node potential_adder2:inst24\|spike2~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720427949166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mac3:inst25\|mult_output3\[25\] " "Destination node mac3:inst25\|mult_output3\[25\]" {  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac3:inst25|mult_output3[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720427949166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1720427949166 ""}  } { { "../rtl/potential_adder2.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/potential_adder2.v" 21 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { potential_adder2:inst24|spike2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 1696 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720427949166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mac3:inst25\|mult_output3\[31\]~0  " "Automatically promoted node mac3:inst25\|mult_output3\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720427949166 ""}  } { { "../rtl/mac3.v" "" { Text "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/rtl/mac3.v" 107 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mac3:inst25|mult_output3[31]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 0 { 0 ""} 0 3354 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720427949166 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720427949813 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720427949814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720427949814 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720427949816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720427949817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720427949818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720427949818 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720427949819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720427949820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1720427949821 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720427949821 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_clock_adder " "Node \"input_clock_adder\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_clock_adder" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720427950006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "input_clock_decay " "Node \"input_clock_decay\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "input_clock_decay" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720427950006 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720427950006 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720427950007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720427955510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720427957463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720427957485 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720427967899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720427967899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720427968595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1720427973871 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720427973871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720427980641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1720427980642 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720427980642 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.89 " "Total time spent on timing analysis during the Fitter is 2.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1720427980727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720427980796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720427981562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720427981624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720427982364 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720427983033 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720427984101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/output_files/accelerator_toplevel.fit.smsg " "Generated suppressed messages file C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/output_files/accelerator_toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720427984353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5168 " "Peak virtual memory: 5168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720427985238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 14:09:45 2024 " "Processing ended: Mon Jul 08 14:09:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720427985238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720427985238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720427985238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720427985238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720427986742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720427986742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 14:09:46 2024 " "Processing started: Mon Jul 08 14:09:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720427986742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720427986742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off accelerator_toplevel -c accelerator_toplevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off accelerator_toplevel -c accelerator_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720427986742 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720427990164 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720427990266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720427991452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 14:09:51 2024 " "Processing ended: Mon Jul 08 14:09:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720427991452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720427991452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720427991452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720427991452 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720427992172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720427993257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720427993258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 14:09:52 2024 " "Processing started: Mon Jul 08 14:09:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720427993258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720427993258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta accelerator_toplevel -c accelerator_toplevel " "Command: quartus_sta accelerator_toplevel -c accelerator_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720427993258 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1720427993428 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720427993681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1720427993681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1720427993728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1720427993728 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "260 " "TimeQuest Timing Analyzer is analyzing 260 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1720427994119 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "accelerator_toplevel.sdc " "Synopsys Design Constraints File file not found: 'accelerator_toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1720427994214 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1720427994215 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst\|done clock_generator:inst\|done " "create_clock -period 1.000 -name clock_generator:inst\|done clock_generator:inst\|done" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994228 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_clock input_clock " "create_clock -period 1.000 -name input_clock input_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994228 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1720427994687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994688 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1720427994690 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1720427994706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1720427994912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1720427994912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.683 " "Worst-case setup slack is -47.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.683           -4706.707 clock_generator:inst\|done  " "  -47.683           -4706.707 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.033            -150.408 input_clock  " "   -5.033            -150.408 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427994920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.982 " "Worst-case hold slack is -1.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982             -26.040 clock_generator:inst\|done  " "   -1.982             -26.040 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.074 input_clock  " "   -0.074              -0.074 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427994941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.411 " "Worst-case recovery slack is -3.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.411             -18.039 clock_generator:inst\|done  " "   -3.411             -18.039 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427994944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.339 " "Worst-case removal slack is 2.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.339               0.000 clock_generator:inst\|done  " "    2.339               0.000 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427994947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.095 input_clock  " "   -3.000             -89.095 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock_generator:inst\|done  " "    0.312               0.000 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427994949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427994949 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1720427997582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1720427997612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1720427998617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998788 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1720427998844 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1720427998844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.519 " "Worst-case setup slack is -43.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.519           -4281.158 clock_generator:inst\|done  " "  -43.519           -4281.158 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.484            -128.242 input_clock  " "   -4.484            -128.242 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427998848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.750 " "Worst-case hold slack is -1.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750             -22.589 clock_generator:inst\|done  " "   -1.750             -22.589 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 input_clock  " "    0.013               0.000 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427998870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.146 " "Worst-case recovery slack is -3.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.146             -16.695 clock_generator:inst\|done  " "   -3.146             -16.695 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427998876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.258 " "Worst-case removal slack is 2.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.258               0.000 clock_generator:inst\|done  " "    2.258               0.000 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427998883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.095 input_clock  " "   -3.000             -89.095 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clock_generator:inst\|done  " "    0.321               0.000 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720427998888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720427998888 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1720428001658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1720428001881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1720428001881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.153 " "Worst-case setup slack is -23.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.153           -2242.323 clock_generator:inst\|done  " "  -23.153           -2242.323 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.985             -40.981 input_clock  " "   -1.985             -40.981 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720428001892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.063 " "Worst-case hold slack is -1.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.063             -18.357 clock_generator:inst\|done  " "   -1.063             -18.357 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253              -0.253 input_clock  " "   -0.253              -0.253 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720428001915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.586 " "Worst-case recovery slack is -1.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.586              -8.158 clock_generator:inst\|done  " "   -1.586              -8.158 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720428001921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.392 " "Worst-case removal slack is 1.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.392               0.000 clock_generator:inst\|done  " "    1.392               0.000 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720428001928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.074 input_clock  " "   -3.000             -74.074 input_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clock_generator:inst\|done  " "    0.165               0.000 clock_generator:inst\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720428001935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720428001935 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1720428004987 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1720428004987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720428005136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 14:10:05 2024 " "Processing ended: Mon Jul 08 14:10:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720428005136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720428005136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720428005136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720428005136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720428006714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720428006714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 14:10:06 2024 " "Processing started: Mon Jul 08 14:10:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720428006714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720428006714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off accelerator_toplevel -c accelerator_toplevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off accelerator_toplevel -c accelerator_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720428006715 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_7_1200mv_85c_slow.vho C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_7_1200mv_85c_slow.vho in folder \"C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1720428008026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_7_1200mv_0c_slow.vho C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_7_1200mv_0c_slow.vho in folder \"C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1720428008565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_min_1200mv_0c_fast.vho C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_min_1200mv_0c_fast.vho in folder \"C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1720428009121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel.vho C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel.vho in folder \"C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1720428009664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_7_1200mv_85c_vhd_slow.sdo C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1720428010012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_7_1200mv_0c_vhd_slow.sdo C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1720428010364 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_min_1200mv_0c_vhd_fast.sdo C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1720428010698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "accelerator_toplevel_vhd.sdo C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/ simulation " "Generated file accelerator_toplevel_vhd.sdo in folder \"C:/Users/Muhammed Jameel/Desktop/FYP-FPGA/accelerator_clock_gen_4_neurons/synth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1720428011035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720428011126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 14:10:11 2024 " "Processing ended: Mon Jul 08 14:10:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720428011126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720428011126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720428011126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720428011126 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 339 s " "Quartus II Full Compilation was successful. 0 errors, 339 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720428011745 ""}
