Yosys complilation
==================

Compile VHDL/Verilog to JSON/BLIF by Yosys <-- Yosys models
