// Seed: 4292215733
module module_0 (
    input wand id_0
);
  wire id_2;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input tri id_2,
    output wand id_3,
    output wire id_4,
    output uwire id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply0 id_8,
    output uwire id_9,
    output supply0 id_10,
    output tri id_11,
    input supply0 id_12,
    input wire id_13
);
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    output logic id_0,
    output wire  id_1,
    output logic id_2,
    output logic id_3,
    input  tri0  id_4
);
  reg id_6;
  ;
  reg id_7;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  wire id_8;
  ;
  always
    if (-1)
      if (1) begin : LABEL_0
        id_6 = id_4;
        begin : LABEL_1
          id_6 <= id_7 == id_7 != (1);
        end
        if (1'b0) id_6 = id_6;
        id_7 <= 1;
        id_3 <= (-1);
        id_0 <= -1;
      end
  always begin : LABEL_2
    if (-1 + 1)
      if (1) id_2 = id_7 - {1'b0};
      else;
  end
endmodule
