<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p792" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_792{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_792{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_792{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_792{left:69px;bottom:993px;letter-spacing:0.13px;}
#t5_792{left:155px;bottom:993px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t6_792{left:69px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_792{left:69px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t8_792{left:69px;bottom:935px;letter-spacing:-0.21px;word-spacing:-0.85px;}
#t9_792{left:357px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#ta_792{left:69px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_792{left:69px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_792{left:69px;bottom:747px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#td_792{left:69px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#te_792{left:69px;bottom:713px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tf_792{left:69px;bottom:689px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_792{left:69px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_792{left:78px;bottom:1039px;letter-spacing:-0.17px;}
#ti_792{left:204px;bottom:1039px;letter-spacing:-0.19px;}
#tj_792{left:465px;bottom:1039px;letter-spacing:-0.17px;}
#tk_792{left:591px;bottom:1039px;letter-spacing:-0.14px;}
#tl_792{left:294px;bottom:874px;letter-spacing:0.12px;word-spacing:0.03px;}
#tm_792{left:389px;bottom:874px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tn_792{left:76px;bottom:851px;letter-spacing:-0.13px;}
#to_792{left:170px;bottom:851px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tp_792{left:304px;bottom:851px;letter-spacing:-0.13px;}
#tq_792{left:495px;bottom:851px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#tr_792{left:76px;bottom:826px;letter-spacing:-0.14px;}
#ts_792{left:170px;bottom:826px;letter-spacing:-0.18px;}
#tt_792{left:304px;bottom:826px;letter-spacing:-0.15px;}
#tu_792{left:495px;bottom:826px;letter-spacing:-0.14px;}
#tv_792{left:76px;bottom:802px;letter-spacing:-0.14px;}
#tw_792{left:170px;bottom:802px;letter-spacing:-0.18px;}
#tx_792{left:304px;bottom:802px;letter-spacing:-0.15px;}
#ty_792{left:495px;bottom:802px;letter-spacing:-0.14px;}
#tz_792{left:228px;bottom:628px;letter-spacing:0.12px;word-spacing:0.03px;}
#t10_792{left:323px;bottom:628px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t11_792{left:75px;bottom:605px;letter-spacing:-0.16px;}
#t12_792{left:180px;bottom:605px;letter-spacing:-0.12px;}
#t13_792{left:300px;bottom:605px;letter-spacing:-0.12px;}
#t14_792{left:348px;bottom:605px;letter-spacing:-0.19px;}
#t15_792{left:500px;bottom:605px;letter-spacing:-0.12px;}
#t16_792{left:75px;bottom:580px;letter-spacing:-0.13px;}
#t17_792{left:300px;bottom:580px;}
#t18_792{left:348px;bottom:580px;letter-spacing:-0.16px;}
#t19_792{left:500px;bottom:580px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_792{left:300px;bottom:556px;}
#t1b_792{left:348px;bottom:556px;letter-spacing:-0.16px;}
#t1c_792{left:500px;bottom:556px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_792{left:300px;bottom:532px;}
#t1e_792{left:348px;bottom:532px;letter-spacing:-0.15px;}
#t1f_792{left:500px;bottom:532px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_792{left:300px;bottom:507px;}
#t1h_792{left:348px;bottom:507px;letter-spacing:-0.14px;}
#t1i_792{left:500px;bottom:507px;letter-spacing:-0.12px;}
#t1j_792{left:300px;bottom:483px;}
#t1k_792{left:348px;bottom:483px;letter-spacing:-0.14px;}
#t1l_792{left:500px;bottom:483px;letter-spacing:-0.12px;}
#t1m_792{left:300px;bottom:458px;}
#t1n_792{left:348px;bottom:458px;letter-spacing:-0.15px;}
#t1o_792{left:500px;bottom:458px;letter-spacing:-0.12px;}
#t1p_792{left:300px;bottom:434px;}
#t1q_792{left:348px;bottom:434px;letter-spacing:-0.15px;}
#t1r_792{left:500px;bottom:434px;letter-spacing:-0.12px;}
#t1s_792{left:300px;bottom:409px;}
#t1t_792{left:348px;bottom:409px;letter-spacing:-0.14px;}
#t1u_792{left:500px;bottom:409px;letter-spacing:-0.11px;}
#t1v_792{left:300px;bottom:385px;}
#t1w_792{left:348px;bottom:385px;letter-spacing:-0.15px;}
#t1x_792{left:500px;bottom:385px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_792{left:500px;bottom:368px;letter-spacing:-0.13px;}
#t1z_792{left:500px;bottom:351px;letter-spacing:-0.12px;}
#t20_792{left:300px;bottom:327px;}
#t21_792{left:348px;bottom:327px;letter-spacing:-0.15px;}
#t22_792{left:500px;bottom:327px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_792{left:300px;bottom:302px;letter-spacing:-0.2px;}
#t24_792{left:348px;bottom:302px;letter-spacing:-0.15px;}
#t25_792{left:500px;bottom:302px;letter-spacing:-0.11px;}
#t26_792{left:300px;bottom:278px;letter-spacing:-0.19px;}
#t27_792{left:348px;bottom:278px;letter-spacing:-0.15px;}
#t28_792{left:348px;bottom:261px;letter-spacing:-0.15px;}
#t29_792{left:500px;bottom:278px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t2a_792{left:500px;bottom:261px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t2b_792{left:500px;bottom:244px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2c_792{left:300px;bottom:220px;letter-spacing:-0.19px;}
#t2d_792{left:348px;bottom:220px;letter-spacing:-0.16px;}
#t2e_792{left:500px;bottom:220px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_792{left:300px;bottom:195px;letter-spacing:-0.19px;}
#t2g_792{left:348px;bottom:195px;letter-spacing:-0.15px;}
#t2h_792{left:500px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_792{left:300px;bottom:171px;letter-spacing:-0.17px;}
#t2j_792{left:348px;bottom:171px;letter-spacing:-0.15px;}
#t2k_792{left:348px;bottom:154px;letter-spacing:-0.16px;}
#t2l_792{left:500px;bottom:171px;letter-spacing:-0.1px;}
#t2m_792{left:500px;bottom:154px;letter-spacing:-0.13px;}
#t2n_792{left:500px;bottom:137px;letter-spacing:-0.12px;}
#t2o_792{left:300px;bottom:113px;letter-spacing:-0.18px;}
#t2p_792{left:348px;bottom:113px;letter-spacing:-0.16px;}
#t2q_792{left:500px;bottom:113px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_792{left:180px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2s_792{left:275px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2t_792{left:687px;bottom:1086px;letter-spacing:0.1px;}
#t2u_792{left:78px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t2v_792{left:204px;bottom:1063px;letter-spacing:-0.11px;}
#t2w_792{left:465px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2x_792{left:591px;bottom:1063px;letter-spacing:-0.11px;}

.s1_792{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_792{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_792{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_792{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_792{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_792{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts792" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg792Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg792" style="-webkit-user-select: none;"><object width="935" height="1210" data="792/792.svg" type="image/svg+xml" id="pdf792" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_792" class="t s1_792">20-78 </span><span id="t2_792" class="t s1_792">Vol. 3B </span>
<span id="t3_792" class="t s2_792">PERFORMANCE MONITORING </span>
<span id="t4_792" class="t s3_792">20.4.1.1.2 </span><span id="t5_792" class="t s3_792">Offcore Response Event </span>
<span id="t6_792" class="t s4_792">Event number 0B7H support offcore response monitoring using an associated configuration MSR, MSR_OFF- </span>
<span id="t7_792" class="t s4_792">CORE_RSP0 (address 1A6H) in conjunction with UMASK value 01H or MSR_OFFCORE_RSP1 (address 1A7H) in </span>
<span id="t8_792" class="t s4_792">conjunction with UMASK value 02H. Table </span><span id="t9_792" class="t s4_792">20-58 lists the event code, mask value and additional off-core configura- </span>
<span id="ta_792" class="t s4_792">tion MSR that must be programmed to count off-core response events using IA32_PMCx. </span>
<span id="tb_792" class="t s4_792">Some of the MSR_OFFCORE_RESP [0,1] register bits are not valid in this processor and their use is reserved. The </span>
<span id="tc_792" class="t s4_792">layout of MSR_OFFCORE_RSP0 and MSR_OFFCORE_RSP1 registers are defined in Table 20-59. Bits 15:0 specifies </span>
<span id="td_792" class="t s4_792">the request type of a transaction request to the uncore. Bits 30:16 specifies supplier information, bits 37:31 spec- </span>
<span id="te_792" class="t s4_792">ifies snoop response information. </span>
<span id="tf_792" class="t s4_792">Additionally, MSR_OFFCORE_RSP0 provides bit 38 to enable measurement of average latency of specific type of </span>
<span id="tg_792" class="t s4_792">offcore transaction requests using two programmable counter simultaneously, see Section 20.5.2.3 for details. </span>
<span id="th_792" class="t s5_792">58H </span><span id="ti_792" class="t s5_792">R9 </span><span id="tj_792" class="t s5_792">B8H </span><span id="tk_792" class="t s5_792">Reserved </span>
<span id="tl_792" class="t s3_792">Table 20-58. </span><span id="tm_792" class="t s3_792">OffCore Response Event Encoding </span>
<span id="tn_792" class="t s6_792">Counter </span><span id="to_792" class="t s6_792">Event code </span><span id="tp_792" class="t s6_792">UMask </span><span id="tq_792" class="t s6_792">Required Off-core Response MSR </span>
<span id="tr_792" class="t s5_792">PMC0-1 </span><span id="ts_792" class="t s5_792">B7H </span><span id="tt_792" class="t s5_792">01H </span><span id="tu_792" class="t s5_792">MSR_OFFCORE_RSP0 (address 1A6H) </span>
<span id="tv_792" class="t s5_792">PMC0-1 </span><span id="tw_792" class="t s5_792">B7H </span><span id="tx_792" class="t s5_792">02H </span><span id="ty_792" class="t s5_792">MSR_OFFCORE_RSP1 (address 1A7H) </span>
<span id="tz_792" class="t s3_792">Table 20-59. </span><span id="t10_792" class="t s3_792">Bit fields of the MSR_OFFCORE_RESP [0, 1] Registers </span>
<span id="t11_792" class="t s6_792">Main </span><span id="t12_792" class="t s6_792">Sub-field </span><span id="t13_792" class="t s6_792">Bit </span><span id="t14_792" class="t s6_792">Name </span><span id="t15_792" class="t s6_792">Description </span>
<span id="t16_792" class="t s5_792">Request Type </span><span id="t17_792" class="t s5_792">0 </span><span id="t18_792" class="t s5_792">DEMAND_DATA_RD </span><span id="t19_792" class="t s5_792">Demand cacheable data and L1 prefetch data reads. </span>
<span id="t1a_792" class="t s5_792">1 </span><span id="t1b_792" class="t s5_792">DEMAND_RFO </span><span id="t1c_792" class="t s5_792">Demand cacheable data writes. </span>
<span id="t1d_792" class="t s5_792">2 </span><span id="t1e_792" class="t s5_792">DEMAND_CODE_RD </span><span id="t1f_792" class="t s5_792">Demand code reads and prefetch code reads. </span>
<span id="t1g_792" class="t s5_792">3 </span><span id="t1h_792" class="t s5_792">Reserved </span><span id="t1i_792" class="t s5_792">Reserved. </span>
<span id="t1j_792" class="t s5_792">4 </span><span id="t1k_792" class="t s5_792">Reserved </span><span id="t1l_792" class="t s5_792">Reserved. </span>
<span id="t1m_792" class="t s5_792">5 </span><span id="t1n_792" class="t s5_792">PF_L2_RFO </span><span id="t1o_792" class="t s5_792">L2 data RFO prefetches (includes PREFETCHW instruction). </span>
<span id="t1p_792" class="t s5_792">6 </span><span id="t1q_792" class="t s5_792">PF_L2_CODE_RD </span><span id="t1r_792" class="t s5_792">L2 code HW prefetches. </span>
<span id="t1s_792" class="t s5_792">7 </span><span id="t1t_792" class="t s5_792">PARTIAL_READS </span><span id="t1u_792" class="t s5_792">Partial reads (UC or WC). </span>
<span id="t1v_792" class="t s5_792">8 </span><span id="t1w_792" class="t s5_792">PARTIAL_WRITES </span><span id="t1x_792" class="t s5_792">Partial writes (UC or WT or WP). Valid only for </span>
<span id="t1y_792" class="t s5_792">OFFCORE_RESP_1 event. Should only be used on PMC1. </span>
<span id="t1z_792" class="t s5_792">This bit is reserved for OFFCORE_RESP_0 event. </span>
<span id="t20_792" class="t s5_792">9 </span><span id="t21_792" class="t s5_792">UC_CODE_READS </span><span id="t22_792" class="t s5_792">UC code reads. </span>
<span id="t23_792" class="t s5_792">10 </span><span id="t24_792" class="t s5_792">BUS_LOCKS </span><span id="t25_792" class="t s5_792">Bus locks and split lock requests. </span>
<span id="t26_792" class="t s5_792">11 </span><span id="t27_792" class="t s5_792">FULL_STREAMING_STO </span>
<span id="t28_792" class="t s5_792">RES </span>
<span id="t29_792" class="t s5_792">Full streaming stores (WC). Valid only for OFFCORE_RESP_1 </span>
<span id="t2a_792" class="t s5_792">event. Should only be used on PMC1. This bit is reserved for </span>
<span id="t2b_792" class="t s5_792">OFFCORE_RESP_0 event. </span>
<span id="t2c_792" class="t s5_792">12 </span><span id="t2d_792" class="t s5_792">SW_PREFETCH </span><span id="t2e_792" class="t s5_792">Software prefetches. </span>
<span id="t2f_792" class="t s5_792">13 </span><span id="t2g_792" class="t s5_792">PF_L1_DATA_RD </span><span id="t2h_792" class="t s5_792">L1 data HW prefetches. </span>
<span id="t2i_792" class="t s5_792">14 </span><span id="t2j_792" class="t s5_792">PARTIAL_STREAMING_ </span>
<span id="t2k_792" class="t s5_792">STORES </span>
<span id="t2l_792" class="t s5_792">Partial streaming stores (WC). Valid only for </span>
<span id="t2m_792" class="t s5_792">OFFCORE_RESP_1 event. Should only be used on PMC1. </span>
<span id="t2n_792" class="t s5_792">This bit is reserved for OFFCORE_RESP_0 event. </span>
<span id="t2o_792" class="t s5_792">15 </span><span id="t2p_792" class="t s5_792">ANY_REQUEST </span><span id="t2q_792" class="t s5_792">Account for any requests. </span>
<span id="t2r_792" class="t s3_792">Table 20-57. </span><span id="t2s_792" class="t s3_792">PEBS Record Format for Knights Landing Microarchitecture </span><span id="t2t_792" class="t s3_792">(Contd.) </span>
<span id="t2u_792" class="t s6_792">Byte Offset </span><span id="t2v_792" class="t s6_792">Field </span><span id="t2w_792" class="t s6_792">Byte Offset </span><span id="t2x_792" class="t s6_792">Field </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
