// Seed: 2357155701
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input tri0 id_2
);
  assign id_0 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    output uwire id_8,
    input uwire id_9
    , id_22,
    input wire id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    input tri id_14,
    input supply0 id_15,
    input tri id_16,
    output tri1 id_17,
    output logic id_18,
    input tri1 id_19,
    input wand id_20
);
  always @(posedge 1 or negedge 1) begin
    id_18 <= "" <-> 1;
  end
  module_0(
      id_17, id_10, id_2
  );
endmodule
