// Seed: 1189663753
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    output tri id_11,
    output wand id_12,
    input wire id_13,
    output wor id_14,
    output supply0 id_15,
    input supply1 id_16,
    input wand id_17,
    input wire id_18,
    input wire id_19,
    input tri1 id_20,
    output supply1 id_21,
    input tri1 id_22,
    input tri id_23,
    input wand id_24,
    output supply0 id_25,
    input wand id_26,
    input wor id_27,
    input wire id_28,
    input wire id_29,
    output tri0 id_30,
    input supply1 id_31,
    output supply0 id_32,
    output supply1 id_33,
    input tri0 id_34,
    input tri0 id_35,
    input tri1 id_36,
    output tri0 id_37
    , id_43,
    output tri id_38,
    input supply1 id_39,
    input supply0 id_40,
    output supply1 id_41
);
  wire id_44;
  tri  id_45 = (1 == id_16);
  assign id_25 = id_7;
  wire id_46;
  module_0 modCall_1 ();
  always @(posedge id_24) begin : LABEL_0
    if (id_6) begin : LABEL_0
      if (1 == 1) begin : LABEL_0
        id_41 = id_43;
      end
    end
  end
endmodule
