#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002CF148 .scope module, "testmodule" "testmodule" 2 26;
 .timescale 0 0;
v002C3718_0 .net "clock", 0 0, v002CD800_0; 1 drivers
v002C3770_0 .net "p1", 0 0, v002CD720_0; 1 drivers
S_002CD778 .scope module, "clk" "clock" 2 28, 3 4, S_002CF148;
 .timescale 0 0;
v002CD800_0 .var "clk", 0 0;
S_002CF1D0 .scope module, "pls" "pulse" 2 31, 2 8, S_002CF148;
 .timescale 0 0;
v002CF0B8_0 .alias "clock", 0 0, v002C3718_0;
v002CD720_0 .var "signal", 0 0;
E_002CD0D8 .event posedge, v002CF0B8_0;
    .scope S_002CD778;
T_0 ;
    %set/v v002CD800_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_002CD778;
T_1 ;
    %delay 12, 0;
    %load/v 8, v002CD800_0, 1;
    %inv 8, 1;
    %set/v v002CD800_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_002CF1D0;
T_2 ;
    %wait E_002CD0D8;
    %set/v v002CD720_0, 1, 1;
    %delay 36, 0;
    %set/v v002CD720_0, 0, 1;
    %delay 36, 0;
    %set/v v002CD720_0, 1, 1;
    %delay 36, 0;
    %set/v v002CD720_0, 0, 1;
    %delay 36, 0;
    %set/v v002CD720_0, 1, 1;
    %delay 36, 0;
    %set/v v002CD720_0, 0, 1;
    %delay 36, 0;
    %set/v v002CD720_0, 1, 1;
    %delay 36, 0;
    %set/v v002CD720_0, 1, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_002CF148;
T_3 ;
    %vpi_call 2 34 "$display", "Exemplo0042 - Gustavo Barbosa - 427410";
    %vpi_call 2 35 "$dumpfile", "Exemplo0044.vcd";
    %vpi_call 2 36 "$dumpvars";
    %delay 288, 0;
    %vpi_call 2 37 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Exemplo0044.v";
    "./clock.v";
