Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Tue Mar 22 15:24:00 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.887        0.000                      0                  942        0.134        0.000                      0                  942        3.500        0.000                       0                   500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.887        0.000                      0                  942        0.134        0.000                      0                  942        3.500        0.000                       0                   500  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 1.200ns (19.854%)  route 4.844ns (80.146%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.750     5.384    Inst_top_level/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  Inst_top_level/byteSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  Inst_top_level/byteSel_reg[4]/Q
                         net (fo=49, routed)          1.402     7.242    Inst_top_level/Inst_i2c_master/Q[4]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.366 f  Inst_top_level/Inst_i2c_master/data_tx[5]_i_25/O
                         net (fo=1, routed)           0.954     8.320    Inst_top_level/Inst_i2c_master/data_tx[5]_i_25_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.444 f  Inst_top_level/Inst_i2c_master/data_tx[5]_i_17/O
                         net (fo=1, routed)           0.442     8.886    Inst_top_level/Inst_i2c_master/data_tx[5]_i_17_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.010 r  Inst_top_level/Inst_i2c_master/data_tx[5]_i_7/O
                         net (fo=1, routed)           0.825     9.835    Inst_top_level/Inst_i2c_master/data_tx[5]_i_7_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  Inst_top_level/Inst_i2c_master/data_tx[5]_i_2/O
                         net (fo=2, routed)           0.800    10.759    Inst_top_level/Inst_i2c_master/data_wr[5]
    SLICE_X39Y33         LUT4 (Prop_lut4_I1_O)        0.124    10.883 r  Inst_top_level/Inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.422    11.304    Inst_top_level/Inst_i2c_master/sda_int_i_4_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    11.428 r  Inst_top_level/Inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    11.428    Inst_top_level/Inst_i2c_master/sda_int_i_1_n_0
    SLICE_X40Y33         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.572    12.930    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y33         FDPE                                         r  Inst_top_level/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.391    13.321    
                         clock uncertainty           -0.035    13.286    
    SLICE_X40Y33         FDPE (Setup_fdpe_C_D)        0.029    13.315    Inst_top_level/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 0.952ns (17.538%)  route 4.476ns (82.462%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.750     5.384    Inst_top_level/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  Inst_top_level/byteSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  Inst_top_level/byteSel_reg[1]/Q
                         net (fo=89, routed)          1.270     7.110    Inst_top_level/Inst_i2c_master/Q[1]
    SLICE_X36Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.234 r  Inst_top_level/Inst_i2c_master/data_tx[4]_i_24/O
                         net (fo=1, routed)           0.874     8.108    Inst_top_level/Inst_i2c_master/data_tx[4]_i_24_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.232 f  Inst_top_level/Inst_i2c_master/data_tx[4]_i_15/O
                         net (fo=1, routed)           0.959     9.192    Inst_top_level/Inst_i2c_master/data_tx[4]_i_15_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.316 r  Inst_top_level/Inst_i2c_master/data_tx[4]_i_6/O
                         net (fo=1, routed)           0.496     9.812    Inst_top_level/Inst_i2c_master/data_tx[4]_i_6_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.936 r  Inst_top_level/Inst_i2c_master/data_tx[4]_i_1/O
                         net (fo=2, routed)           0.876    10.813    Inst_top_level/Inst_i2c_master/data_wr[4]
    SLICE_X39Y33         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.571    12.929    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[4]/C
                         clock pessimism              0.428    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)       -0.103    13.219    Inst_top_level/Inst_i2c_master/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.058ns (20.075%)  route 4.212ns (79.925%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.748     5.382    Inst_top_level/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  Inst_top_level/byteSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.456     5.838 f  Inst_top_level/byteSel_reg[3]/Q
                         net (fo=51, routed)          1.772     7.610    Inst_top_level/Inst_i2c_master/Q[3]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.152     7.762 r  Inst_top_level/Inst_i2c_master/data_tx[6]_i_9/O
                         net (fo=1, routed)           0.944     8.706    Inst_top_level/Inst_i2c_master/data_tx[6]_i_9_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.326     9.032 f  Inst_top_level/Inst_i2c_master/data_tx[6]_i_3/O
                         net (fo=1, routed)           0.701     9.733    Inst_top_level/Inst_i2c_master/data_tx[6]_i_3_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.857 r  Inst_top_level/Inst_i2c_master/data_tx[6]_i_2/O
                         net (fo=2, routed)           0.795    10.652    Inst_top_level/Inst_i2c_master/data_wr[6]
    SLICE_X39Y33         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.571    12.929    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[6]/C
                         clock pessimism              0.428    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)       -0.058    13.264    Inst_top_level/Inst_i2c_master/data_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 0.952ns (18.336%)  route 4.240ns (81.664%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.750     5.384    Inst_top_level/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  Inst_top_level/byteSel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  Inst_top_level/byteSel_reg[4]/Q
                         net (fo=49, routed)          1.402     7.242    Inst_top_level/Inst_i2c_master/Q[4]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.366 f  Inst_top_level/Inst_i2c_master/data_tx[5]_i_25/O
                         net (fo=1, routed)           0.954     8.320    Inst_top_level/Inst_i2c_master/data_tx[5]_i_25_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.444 f  Inst_top_level/Inst_i2c_master/data_tx[5]_i_17/O
                         net (fo=1, routed)           0.442     8.886    Inst_top_level/Inst_i2c_master/data_tx[5]_i_17_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.010 r  Inst_top_level/Inst_i2c_master/data_tx[5]_i_7/O
                         net (fo=1, routed)           0.825     9.835    Inst_top_level/Inst_i2c_master/data_tx[5]_i_7_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  Inst_top_level/Inst_i2c_master/data_tx[5]_i_2/O
                         net (fo=2, routed)           0.617    10.576    Inst_top_level/Inst_i2c_master/data_wr[5]
    SLICE_X39Y33         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.571    12.929    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[5]/C
                         clock pessimism              0.428    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)       -0.061    13.261    Inst_top_level/Inst_i2c_master/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         13.261    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.642ns (31.635%)  route 3.548ns (68.365%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     5.850 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.997     7.848    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X42Y27         LUT6 (Prop_lut6_I1_O)        0.295     8.143 r  Inst_keyboard/ps2_keyboard_0/ascii[5]_i_18/O
                         net (fo=1, routed)           0.000     8.143    Inst_keyboard/ps2_keyboard_0/ascii[5]_i_18_n_0
    SLICE_X42Y27         MUXF7 (Prop_muxf7_I1_O)      0.214     8.357 r  Inst_keyboard/ps2_keyboard_0/ascii_reg[5]_i_10/O
                         net (fo=1, routed)           0.000     8.357    Inst_keyboard/ps2_keyboard_0/ascii_reg[5]_i_10_n_0
    SLICE_X42Y27         MUXF8 (Prop_muxf8_I1_O)      0.088     8.445 r  Inst_keyboard/ps2_keyboard_0/ascii_reg[5]_i_6/O
                         net (fo=1, routed)           0.420     8.865    Inst_keyboard/ps2_keyboard_0/ascii_reg[5]_i_6_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I5_O)        0.319     9.184 r  Inst_keyboard/ps2_keyboard_0/ascii[5]_i_3/O
                         net (fo=1, routed)           0.464     9.648    Inst_keyboard/ps2_keyboard_0/ascii[5]_i_3_n_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.772 r  Inst_keyboard/ps2_keyboard_0/ascii[5]_i_2/O
                         net (fo=1, routed)           0.667    10.439    Inst_keyboard/ps2_keyboard_0/ascii[5]_i_2_n_0
    SLICE_X40Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.563 r  Inst_keyboard/ps2_keyboard_0/ascii[5]_i_1/O
                         net (fo=1, routed)           0.000    10.563    Inst_keyboard/ascii[5]
    SLICE_X40Y26         FDRE                                         r  Inst_keyboard/ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.564    12.922    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_keyboard/ascii_reg[5]/C
                         clock pessimism              0.391    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X40Y26         FDRE (Setup_fdre_C_D)        0.031    13.309    Inst_keyboard/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 Inst_top_level/byteSel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.362ns (26.965%)  route 3.689ns (73.035%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.750     5.384    Inst_top_level/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  Inst_top_level/byteSel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.456     5.840 r  Inst_top_level/byteSel_reg[1]/Q
                         net (fo=89, routed)          1.564     7.404    Inst_top_level/Inst_i2c_master/Q[1]
    SLICE_X34Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.528 r  Inst_top_level/Inst_i2c_master/data_tx[7]_i_30/O
                         net (fo=1, routed)           0.000     7.528    Inst_top_level/Inst_i2c_master/data_tx[7]_i_30_n_0
    SLICE_X34Y41         MUXF7 (Prop_muxf7_I0_O)      0.241     7.769 r  Inst_top_level/Inst_i2c_master/data_tx_reg[7]_i_22/O
                         net (fo=1, routed)           0.000     7.769    Inst_top_level/Inst_i2c_master/data_tx_reg[7]_i_22_n_0
    SLICE_X34Y41         MUXF8 (Prop_muxf8_I0_O)      0.098     7.867 r  Inst_top_level/Inst_i2c_master/data_tx_reg[7]_i_15/O
                         net (fo=1, routed)           0.900     8.766    Inst_top_level/Inst_i2c_master/data_tx_reg[7]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.319     9.085 r  Inst_top_level/Inst_i2c_master/data_tx[7]_i_7/O
                         net (fo=1, routed)           0.489     9.574    Inst_top_level/Inst_i2c_master/data_tx[7]_i_7_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.698 r  Inst_top_level/Inst_i2c_master/data_tx[7]_i_3/O
                         net (fo=2, routed)           0.737    10.435    Inst_top_level/Inst_i2c_master/data_wr[7]
    SLICE_X39Y33         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.571    12.929    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_tx_reg[7]/C
                         clock pessimism              0.428    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)       -0.062    13.260    Inst_top_level/Inst_i2c_master/data_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         13.260    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.952ns (19.890%)  route 3.834ns (80.110%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.533     7.361    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.563     8.048    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.172 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.552     8.724    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.848 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.588     9.436    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X40Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.560 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.599    10.159    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X40Y26         FDRE                                         r  Inst_keyboard/ascii_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.564    12.922    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_keyboard/ascii_reg[5]/C
                         clock pessimism              0.391    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X40Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.073    Inst_keyboard/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.952ns (19.890%)  route 3.834ns (80.110%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.533     7.361    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.563     8.048    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.172 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.552     8.724    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.848 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.588     9.436    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X40Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.560 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.599    10.159    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X40Y26         FDRE                                         r  Inst_keyboard/ascii_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.564    12.922    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_keyboard/ascii_reg[6]/C
                         clock pessimism              0.391    13.313    
                         clock uncertainty           -0.035    13.278    
    SLICE_X40Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.073    Inst_keyboard/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.952ns (19.962%)  route 3.817ns (80.038%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.533     7.361    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.563     8.048    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.172 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.552     8.724    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.848 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.588     9.436    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X40Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.560 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.582    10.141    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X39Y25         FDRE                                         r  Inst_keyboard/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.561    12.919    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X39Y25         FDRE (Setup_fdre_C_CE)      -0.205    13.070    Inst_keyboard/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.952ns (19.962%)  route 3.817ns (80.038%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 12.919 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.533     7.361    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.485 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.563     8.048    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.172 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.552     8.724    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X39Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.848 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.588     9.436    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X40Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.560 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.582    10.141    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X39Y25         FDRE                                         r  Inst_keyboard/ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.561    12.919    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  Inst_keyboard/ascii_reg[3]/C
                         clock pessimism              0.391    13.310    
                         clock uncertainty           -0.035    13.275    
    SLICE_X39Y25         FDRE (Setup_fdre_C_CE)      -0.205    13.070    Inst_keyboard/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  2.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_top_level/Inst_i2c_master/data_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_top_level/Inst_i2c_master/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.586     1.464    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Inst_top_level/Inst_i2c_master/data_clk_reg/Q
                         net (fo=6, routed)           0.068     1.673    Inst_top_level/Inst_i2c_master/data_clk
    SLICE_X41Y30         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.853     1.978    Inst_top_level/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  Inst_top_level/Inst_i2c_master/data_clk_prev_reg/C
                         clock pessimism             -0.514     1.464    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.075     1.539    Inst_top_level/Inst_i2c_master/data_clk_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.561     1.439    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  Inst_Uart/Inst_uart_master/rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Inst_Uart/Inst_uart_master/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.099     1.679    Inst_Uart/Inst_uart_master/p_0_in1_in[4]
    SLICE_X32Y35         FDCE                                         r  Inst_Uart/Inst_uart_master/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.828     1.953    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X32Y35         FDCE                                         r  Inst_Uart/Inst_uart_master/rx_data_reg[4]/C
                         clock pessimism             -0.501     1.452    
    SLICE_X32Y35         FDCE (Hold_fdce_C_D)         0.085     1.537    Inst_Uart/Inst_uart_master/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/user_tx_ena_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.583     1.461    clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  uart_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  uart_en_reg/Q
                         net (fo=3, routed)           0.099     1.701    Inst_Uart/en
    SLICE_X38Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.746 r  Inst_Uart/user_tx_ena_i_1/O
                         net (fo=1, routed)           0.000     1.746    Inst_Uart/user_tx_ena_i_1_n_0
    SLICE_X38Y29         FDRE                                         r  Inst_Uart/user_tx_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.850     1.975    Inst_Uart/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  Inst_Uart/user_tx_ena_reg/C
                         clock pessimism             -0.501     1.474    
    SLICE_X38Y29         FDRE (Hold_fdre_C_D)         0.120     1.594    Inst_Uart/user_tx_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/count_baud_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.584     1.462    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Inst_Uart/Inst_uart_master/count_baud_reg[1]/Q
                         net (fo=6, routed)           0.110     1.713    Inst_Uart/Inst_uart_master/count_baud_reg_n_0_[1]
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.048     1.761 r  Inst_Uart/Inst_uart_master/count_baud[3]_i_1/O
                         net (fo=1, routed)           0.000     1.761    Inst_Uart/Inst_uart_master/p_0_in[3]
    SLICE_X38Y30         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.851     1.976    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X38Y30         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[3]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y30         FDCE (Hold_fdce_C_D)         0.131     1.606    Inst_Uart/Inst_uart_master/count_baud_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.582     1.460    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  Inst_keyboard/ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Inst_keyboard/ascii_reg[5]/Q
                         net (fo=1, routed)           0.118     1.719    Inst_keyboard/ascii_reg_n_0_[5]
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.846     1.971    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[5]/C
                         clock pessimism             -0.480     1.491    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.071     1.562    Inst_keyboard/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/count_baud_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/count_baud_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.584     1.462    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X39Y30         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Inst_Uart/Inst_uart_master/count_baud_reg[1]/Q
                         net (fo=6, routed)           0.110     1.713    Inst_Uart/Inst_uart_master/count_baud_reg_n_0_[1]
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  Inst_Uart/Inst_uart_master/count_baud[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    Inst_Uart/Inst_uart_master/p_0_in[2]
    SLICE_X38Y30         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.851     1.976    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X38Y30         FDCE                                         r  Inst_Uart/Inst_uart_master/count_baud_reg[2]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y30         FDCE (Hold_fdce_C_D)         0.120     1.595    Inst_Uart/Inst_uart_master/count_baud_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/rx_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.638%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.560     1.438    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  Inst_Uart/Inst_uart_master/rx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  Inst_Uart/Inst_uart_master/rx_buffer_reg[1]/Q
                         net (fo=1, routed)           0.082     1.684    Inst_Uart/Inst_uart_master/p_0_in1_in[0]
    SLICE_X33Y33         FDCE                                         r  Inst_Uart/Inst_uart_master/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.826     1.951    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  Inst_Uart/Inst_uart_master/rx_data_reg[0]/C
                         clock pessimism             -0.500     1.451    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.057     1.508    Inst_Uart/Inst_uart_master/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/tx_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/tx_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.582     1.460    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  Inst_Uart/Inst_uart_master/tx_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  Inst_Uart/Inst_uart_master/tx_count_reg[1]/Q
                         net (fo=4, routed)           0.099     1.700    Inst_Uart/Inst_uart_master/tx_count_reg[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.745 r  Inst_Uart/Inst_uart_master/tx_state_i_1/O
                         net (fo=1, routed)           0.000     1.745    Inst_Uart/Inst_uart_master/tx_state_i_1_n_0
    SLICE_X37Y28         FDCE                                         r  Inst_Uart/Inst_uart_master/tx_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.849     1.974    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  Inst_Uart/Inst_uart_master/tx_state_reg/C
                         clock pessimism             -0.501     1.473    
    SLICE_X37Y28         FDCE (Hold_fdce_C_D)         0.092     1.565    Inst_Uart/Inst_uart_master/tx_state_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_keyboard/control_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.766%)  route 0.148ns (44.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.581     1.459    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  Inst_keyboard/control_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  Inst_keyboard/control_l_reg/Q
                         net (fo=9, routed)           0.148     1.748    Inst_keyboard/ps2_keyboard_0/control_l_reg_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.793 r  Inst_keyboard/ps2_keyboard_0/ascii[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    Inst_keyboard/ascii[0]
    SLICE_X38Y24         FDRE                                         r  Inst_keyboard/ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.845     1.970    Inst_keyboard/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  Inst_keyboard/ascii_reg[0]/C
                         clock pessimism             -0.480     1.490    
    SLICE_X38Y24         FDRE (Hold_fdre_C_D)         0.121     1.611    Inst_keyboard/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/os_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/os_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.556     1.434    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X33Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/os_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  Inst_Uart/Inst_uart_master/os_count_reg[0]/Q
                         net (fo=6, routed)           0.133     1.708    Inst_Uart/Inst_uart_master/os_count_reg_n_0_[0]
    SLICE_X32Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  Inst_Uart/Inst_uart_master/os_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.753    Inst_Uart/Inst_uart_master/os_count[3]_i_2_n_0
    SLICE_X32Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/os_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.822     1.947    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X32Y29         FDCE                                         r  Inst_Uart/Inst_uart_master/os_count_reg[3]/C
                         clock pessimism             -0.500     1.447    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.120     1.567    Inst_Uart/Inst_uart_master/os_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y29    Inst_Uart/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y29    Inst_Uart/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X37Y28    Inst_Uart/Inst_uart_master/baud_pulse_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y29    Inst_Uart/Inst_uart_master/rx_busy_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y30    Inst_Uart/Inst_uart_master/rx_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y30    Inst_Uart/Inst_uart_master/rx_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y30    Inst_Uart/Inst_uart_master/rx_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X34Y30    Inst_Uart/Inst_uart_master/rx_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X33Y33    Inst_Uart/Inst_uart_master/rx_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_Uart/Inst_uart_master/rx_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_Uart/Inst_uart_master/rx_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_Uart/Inst_uart_master/rx_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X33Y33    Inst_Uart/Inst_uart_master/rx_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    Inst_top_level/lcd_delay_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    Inst_top_level/lcd_delay_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    Inst_top_level/lcd_delay_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y34    Inst_top_level/lcd_delay_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    Inst_top_level/lcd_delay_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y34    Inst_top_level/lcd_delay_cnst_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y29    Inst_Uart/Inst_uart_master/rx_busy_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y18    Inst_keyboard/ps2_keyboard_0/count_idle_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y18    Inst_keyboard/ps2_keyboard_0/count_idle_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y18    Inst_keyboard/ps2_keyboard_0/count_idle_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y19    Inst_keyboard/ps2_keyboard_0/count_idle_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y19    Inst_keyboard/ps2_keyboard_0/count_idle_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y19    Inst_keyboard/ps2_keyboard_0/count_idle_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y19    Inst_keyboard/ps2_keyboard_0/count_idle_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y20    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y20    Inst_keyboard/ps2_keyboard_0/debounce_ps2_data/counter_out_reg[4]/C



