$date
	Sun Jan 22 01:37:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_test $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module new $end
$var wire 1 # a $end
$var wire 1 & ab $end
$var wire 1 ' abc $end
$var wire 1 ( ac $end
$var wire 1 $ b $end
$var wire 1 ) bc $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 * temp_sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5000
1!
1%
#10000
1*
0%
1$
#15000
1"
1'
0!
1)
1%
#20000
0"
0'
1!
0)
0%
0$
1#
#30000
1"
0!
1(
1%
#35000
1'
0(
0*
1&
0%
1$
#40000
1!
1)
1(
1%
