1
 
****************************************
Report : area
Design : aes_addroundkey
Version: A-2007.12-SP4
Date   : Mon Mar 11 19:10:35 2013
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:              514
Number of nets:              1198
Number of cells:              812
Number of references:           5

Combinational area:       3936.960156
Noncombinational area:    4055.040039
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:          7992.000196
Total area:                 undefined
1
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : aes_addroundkey
Version: A-2007.12-SP4
Date   : Mon Mar 11 19:10:35 2013
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
aes_addroundkey                        1.25e-02    0.310 9.58e+03    0.322 100.0
1
 
****************************************
Report : design
Design : aes_addroundkey
Version: A-2007.12-SP4
Date   : Mon Mar 11 19:10:35 2013
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : aes_addroundkey
Version: A-2007.12-SP4
Date   : Mon Mar 11 19:10:35 2013
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2                        XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3                        XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4                        XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U5                        XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U6                        XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U7                        XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U8                        XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U9                        XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U10                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U11                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U12                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U13                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U14                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U15                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U16                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U17                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U18                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U19                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U20                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U21                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U22                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U23                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U24                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U25                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U26                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U27                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U28                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U29                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U30                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U31                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U32                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U33                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U34                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U35                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U36                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U37                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U38                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U39                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U40                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U41                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U42                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U43                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U44                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U45                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U46                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U47                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U48                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U49                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U50                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U51                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U52                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U53                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U54                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U55                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U56                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U57                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U58                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U59                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U60                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U61                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U62                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U63                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U64                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U65                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U66                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U67                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U68                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U69                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U70                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U71                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U72                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U73                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U74                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U75                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U76                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U77                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U78                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U79                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U80                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U81                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U82                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U83                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U84                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U85                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U86                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U87                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U88                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U89                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U90                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U91                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U92                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U93                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U94                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U95                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U96                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U97                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U98                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U99                       XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U100                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U101                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U102                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U103                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U104                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U105                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U106                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U107                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U108                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U109                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U110                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U111                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U112                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U113                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U114                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U115                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U116                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U117                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U118                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U119                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U120                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U121                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U122                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U123                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U124                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U125                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U126                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U127                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U128                      XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U129                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U130                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U131                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U132                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U133                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U134                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U135                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U136                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U137                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U138                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U139                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U140                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U141                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U142                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U143                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U144                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U145                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U146                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U147                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U148                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U149                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U150                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U151                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U152                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U153                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U154                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U155                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U156                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U157                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U158                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U159                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U160                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U161                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U162                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U163                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U164                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U165                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U166                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U167                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U168                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U169                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U170                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U171                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U172                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U173                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U174                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U175                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U176                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U177                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U178                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U179                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U180                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U181                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U182                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U183                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U184                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U185                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U186                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U187                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U188                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U189                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U190                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U191                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U192                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U193                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U194                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U195                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U196                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U197                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U198                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U199                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U200                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U201                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U202                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U203                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U204                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U205                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U206                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U207                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U208                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U209                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U210                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U211                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U212                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U213                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U214                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U215                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U216                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U217                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U218                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U219                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U220                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U221                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U222                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U223                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U224                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U225                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U226                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U227                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U228                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U229                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U230                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U231                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U232                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U233                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U234                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U235                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U236                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U237                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U238                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U239                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U240                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U241                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U242                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U243                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U244                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U245                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U246                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U247                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U248                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U249                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U250                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U251                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U252                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U253                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U254                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U255                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U256                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U257                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U258                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U259                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U260                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U261                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U262                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U263                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U264                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U265                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U266                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U267                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U268                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U269                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U270                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U271                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U272                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U273                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U274                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U275                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U276                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U277                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U278                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U279                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U280                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U281                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U282                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U283                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U284                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U285                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U286                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U287                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U288                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U289                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U290                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U291                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U292                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U293                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U294                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U295                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U296                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U297                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U298                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U299                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U300                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U301                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U302                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U303                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U304                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U305                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U306                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U307                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U308                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U309                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U310                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U311                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U312                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U313                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U314                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U315                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U316                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U317                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U318                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U319                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U320                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U321                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U322                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U323                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U324                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U325                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U326                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U327                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U328                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U329                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U330                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U331                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U332                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U333                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U334                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U335                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U336                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U337                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U338                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U339                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U340                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U341                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U342                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U343                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U344                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U345                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U346                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U347                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U348                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U349                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U350                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U351                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U352                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U353                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U354                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U355                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U356                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U357                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U358                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U359                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U360                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U361                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U362                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U363                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U364                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U365                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U366                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U367                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U368                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U369                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U370                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U371                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U372                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U373                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U374                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U375                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U376                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U377                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U378                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U379                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U380                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U381                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U382                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U383                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U384                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U385                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U386                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U387                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U388                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U389                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U390                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U391                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U392                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U393                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U394                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U395                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U396                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U397                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U398                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U399                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U400                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U401                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U402                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U403                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U404                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U405                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U406                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U407                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U408                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U409                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U410                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U411                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U412                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U413                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U414                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U415                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U416                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U417                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U418                      INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U419                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U420                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U421                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U422                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U423                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U424                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U425                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U426                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U427                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U428                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U429                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U430                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U431                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U432                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U433                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U434                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U435                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U436                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U437                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U438                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U439                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U440                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U441                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U442                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U443                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U444                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U445                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U446                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U447                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U448                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U449                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U450                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U451                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U452                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U453                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U454                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U455                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U456                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U457                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U458                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U459                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U460                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U461                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U462                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U463                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U464                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U465                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U466                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U467                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U468                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U469                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U470                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U471                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U472                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U473                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U474                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U475                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U476                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U477                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U478                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U479                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U480                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U481                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U482                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U483                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U484                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U485                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U486                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U487                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U488                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U489                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U490                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U491                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U492                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U493                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U494                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U495                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U496                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U497                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U498                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U499                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U500                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U501                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U502                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U503                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U504                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U505                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U506                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U507                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U508                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U509                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U510                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U511                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U512                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U513                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U514                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U515                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U516                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U517                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U518                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U519                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U520                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U521                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U522                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U523                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U524                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U525                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U526                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U527                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U528                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U529                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U530                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U531                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U532                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U533                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U534                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U535                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U536                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U537                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U538                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U539                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U540                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U541                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U542                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U543                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U544                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U545                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U546                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U547                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U548                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U549                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U550                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U551                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U552                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U553                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U554                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U555                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U556                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U557                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U558                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U559                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U560                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U561                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U562                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U563                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U564                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U565                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U566                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U567                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U568                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U569                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U570                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U571                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U572                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U573                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U574                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U575                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U576                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U577                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U578                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U579                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U580                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U581                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U582                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U583                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U584                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U585                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U586                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U587                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U588                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U589                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U590                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U591                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U592                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U593                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U594                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U595                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U596                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U597                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U598                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U599                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U600                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U601                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U602                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U603                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U604                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U605                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U606                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U607                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U608                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U609                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U610                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U611                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U612                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U613                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U614                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U615                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U616                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U617                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U618                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U619                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U620                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U621                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U622                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U623                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U624                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U625                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U626                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U627                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U628                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U629                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U630                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U631                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U632                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U633                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U634                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U635                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U636                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U637                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U638                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U639                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U640                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U641                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U642                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U643                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U644                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U645                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U646                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U647                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U648                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U649                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U650                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U651                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U652                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U653                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U654                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U655                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U656                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U657                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U658                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U659                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U660                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U661                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U662                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U663                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U664                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U665                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U666                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U667                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U668                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U669                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U670                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U671                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U672                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U673                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U674                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U675                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U676                      INVXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U677                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U678                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U679                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U680                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U681                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U682                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U683                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U684                      CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
ux00/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux00/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux00/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux00/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux00/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux00/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux00/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux00/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux01/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux01/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux01/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux01/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux01/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux01/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux01/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux01/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux02/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux02/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux02/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux02/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux02/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux02/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux02/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux02/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux03/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux03/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux03/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux03/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux03/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux03/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux03/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux03/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux10/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux10/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux10/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux10/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux10/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux10/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux10/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux10/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux11/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux11/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux11/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux11/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux11/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux11/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux11/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux11/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux12/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux12/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux12/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux12/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux12/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux12/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux12/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux12/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux13/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux13/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux13/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux13/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux13/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux13/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux13/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux13/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux20/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux20/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux20/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux20/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux20/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux20/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux20/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux20/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux21/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux21/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux21/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux21/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux21/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux21/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux21/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux21/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux22/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux22/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux22/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux22/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux22/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux22/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux22/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux22/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux23/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux23/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux23/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux23/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux23/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux23/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux23/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux23/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux30/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux30/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux30/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux30/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux30/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux30/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux30/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux30/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux31/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux31/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux31/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux31/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux31/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux31/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux31/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux31/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux32/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux32/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux32/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux32/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux32/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux32/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux32/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux32/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux33/sa_o_reg[0]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux33/sa_o_reg[1]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux33/sa_o_reg[2]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux33/sa_o_reg[3]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux33/sa_o_reg[4]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux33/sa_o_reg[5]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux33/sa_o_reg[6]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
ux33/sa_o_reg[7]          SDFFQXLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
--------------------------------------------------------------------------------
Total 812 cells                                           7992.000196
1
 
****************************************
Report : port
        -verbose
Design : aes_addroundkey
Version: A-2007.12-SP4
Date   : Mon Mar 11 19:10:35 2013
****************************************



Attributes:
    d - dont_touch_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000   --       0.00   --         d
ld_r           in      0.0000   0.0000   --       0.00   --         
sa00_next[0]   in      0.0000   0.0000   --       0.00   --         
sa00_next[1]   in      0.0000   0.0000   --       0.00   --         
sa00_next[2]   in      0.0000   0.0000   --       0.00   --         
sa00_next[3]   in      0.0000   0.0000   --       0.00   --         
sa00_next[4]   in      0.0000   0.0000   --       0.00   --         
sa00_next[5]   in      0.0000   0.0000   --       0.00   --         
sa00_next[6]   in      0.0000   0.0000   --       0.00   --         
sa00_next[7]   in      0.0000   0.0000   --       0.00   --         
sa01_next[0]   in      0.0000   0.0000   --       0.00   --         
sa01_next[1]   in      0.0000   0.0000   --       0.00   --         
sa01_next[2]   in      0.0000   0.0000   --       0.00   --         
sa01_next[3]   in      0.0000   0.0000   --       0.00   --         
sa01_next[4]   in      0.0000   0.0000   --       0.00   --         
sa01_next[5]   in      0.0000   0.0000   --       0.00   --         
sa01_next[6]   in      0.0000   0.0000   --       0.00   --         
sa01_next[7]   in      0.0000   0.0000   --       0.00   --         
sa02_next[0]   in      0.0000   0.0000   --       0.00   --         
sa02_next[1]   in      0.0000   0.0000   --       0.00   --         
sa02_next[2]   in      0.0000   0.0000   --       0.00   --         
sa02_next[3]   in      0.0000   0.0000   --       0.00   --         
sa02_next[4]   in      0.0000   0.0000   --       0.00   --         
sa02_next[5]   in      0.0000   0.0000   --       0.00   --         
sa02_next[6]   in      0.0000   0.0000   --       0.00   --         
sa02_next[7]   in      0.0000   0.0000   --       0.00   --         
sa03_next[0]   in      0.0000   0.0000   --       0.00   --         
sa03_next[1]   in      0.0000   0.0000   --       0.00   --         
sa03_next[2]   in      0.0000   0.0000   --       0.00   --         
sa03_next[3]   in      0.0000   0.0000   --       0.00   --         
sa03_next[4]   in      0.0000   0.0000   --       0.00   --         
sa03_next[5]   in      0.0000   0.0000   --       0.00   --         
sa03_next[6]   in      0.0000   0.0000   --       0.00   --         
sa03_next[7]   in      0.0000   0.0000   --       0.00   --         
sa10_next[0]   in      0.0000   0.0000   --       0.00   --         
sa10_next[1]   in      0.0000   0.0000   --       0.00   --         
sa10_next[2]   in      0.0000   0.0000   --       0.00   --         
sa10_next[3]   in      0.0000   0.0000   --       0.00   --         
sa10_next[4]   in      0.0000   0.0000   --       0.00   --         
sa10_next[5]   in      0.0000   0.0000   --       0.00   --         
sa10_next[6]   in      0.0000   0.0000   --       0.00   --         
sa10_next[7]   in      0.0000   0.0000   --       0.00   --         
sa11_next[0]   in      0.0000   0.0000   --       0.00   --         
sa11_next[1]   in      0.0000   0.0000   --       0.00   --         
sa11_next[2]   in      0.0000   0.0000   --       0.00   --         
sa11_next[3]   in      0.0000   0.0000   --       0.00   --         
sa11_next[4]   in      0.0000   0.0000   --       0.00   --         
sa11_next[5]   in      0.0000   0.0000   --       0.00   --         
sa11_next[6]   in      0.0000   0.0000   --       0.00   --         
sa11_next[7]   in      0.0000   0.0000   --       0.00   --         
sa12_next[0]   in      0.0000   0.0000   --       0.00   --         
sa12_next[1]   in      0.0000   0.0000   --       0.00   --         
sa12_next[2]   in      0.0000   0.0000   --       0.00   --         
sa12_next[3]   in      0.0000   0.0000   --       0.00   --         
sa12_next[4]   in      0.0000   0.0000   --       0.00   --         
sa12_next[5]   in      0.0000   0.0000   --       0.00   --         
sa12_next[6]   in      0.0000   0.0000   --       0.00   --         
sa12_next[7]   in      0.0000   0.0000   --       0.00   --         
sa13_next[0]   in      0.0000   0.0000   --       0.00   --         
sa13_next[1]   in      0.0000   0.0000   --       0.00   --         
sa13_next[2]   in      0.0000   0.0000   --       0.00   --         
sa13_next[3]   in      0.0000   0.0000   --       0.00   --         
sa13_next[4]   in      0.0000   0.0000   --       0.00   --         
sa13_next[5]   in      0.0000   0.0000   --       0.00   --         
sa13_next[6]   in      0.0000   0.0000   --       0.00   --         
sa13_next[7]   in      0.0000   0.0000   --       0.00   --         
sa20_next[0]   in      0.0000   0.0000   --       0.00   --         
sa20_next[1]   in      0.0000   0.0000   --       0.00   --         
sa20_next[2]   in      0.0000   0.0000   --       0.00   --         
sa20_next[3]   in      0.0000   0.0000   --       0.00   --         
sa20_next[4]   in      0.0000   0.0000   --       0.00   --         
sa20_next[5]   in      0.0000   0.0000   --       0.00   --         
sa20_next[6]   in      0.0000   0.0000   --       0.00   --         
sa20_next[7]   in      0.0000   0.0000   --       0.00   --         
sa21_next[0]   in      0.0000   0.0000   --       0.00   --         
sa21_next[1]   in      0.0000   0.0000   --       0.00   --         
sa21_next[2]   in      0.0000   0.0000   --       0.00   --         
sa21_next[3]   in      0.0000   0.0000   --       0.00   --         
sa21_next[4]   in      0.0000   0.0000   --       0.00   --         
sa21_next[5]   in      0.0000   0.0000   --       0.00   --         
sa21_next[6]   in      0.0000   0.0000   --       0.00   --         
sa21_next[7]   in      0.0000   0.0000   --       0.00   --         
sa22_next[0]   in      0.0000   0.0000   --       0.00   --         
sa22_next[1]   in      0.0000   0.0000   --       0.00   --         
sa22_next[2]   in      0.0000   0.0000   --       0.00   --         
sa22_next[3]   in      0.0000   0.0000   --       0.00   --         
sa22_next[4]   in      0.0000   0.0000   --       0.00   --         
sa22_next[5]   in      0.0000   0.0000   --       0.00   --         
sa22_next[6]   in      0.0000   0.0000   --       0.00   --         
sa22_next[7]   in      0.0000   0.0000   --       0.00   --         
sa23_next[0]   in      0.0000   0.0000   --       0.00   --         
sa23_next[1]   in      0.0000   0.0000   --       0.00   --         
sa23_next[2]   in      0.0000   0.0000   --       0.00   --         
sa23_next[3]   in      0.0000   0.0000   --       0.00   --         
sa23_next[4]   in      0.0000   0.0000   --       0.00   --         
sa23_next[5]   in      0.0000   0.0000   --       0.00   --         
sa23_next[6]   in      0.0000   0.0000   --       0.00   --         
sa23_next[7]   in      0.0000   0.0000   --       0.00   --         
sa30_next[0]   in      0.0000   0.0000   --       0.00   --         
sa30_next[1]   in      0.0000   0.0000   --       0.00   --         
sa30_next[2]   in      0.0000   0.0000   --       0.00   --         
sa30_next[3]   in      0.0000   0.0000   --       0.00   --         
sa30_next[4]   in      0.0000   0.0000   --       0.00   --         
sa30_next[5]   in      0.0000   0.0000   --       0.00   --         
sa30_next[6]   in      0.0000   0.0000   --       0.00   --         
sa30_next[7]   in      0.0000   0.0000   --       0.00   --         
sa31_next[0]   in      0.0000   0.0000   --       0.00   --         
sa31_next[1]   in      0.0000   0.0000   --       0.00   --         
sa31_next[2]   in      0.0000   0.0000   --       0.00   --         
sa31_next[3]   in      0.0000   0.0000   --       0.00   --         
sa31_next[4]   in      0.0000   0.0000   --       0.00   --         
sa31_next[5]   in      0.0000   0.0000   --       0.00   --         
sa31_next[6]   in      0.0000   0.0000   --       0.00   --         
sa31_next[7]   in      0.0000   0.0000   --       0.00   --         
sa32_next[0]   in      0.0000   0.0000   --       0.00   --         
sa32_next[1]   in      0.0000   0.0000   --       0.00   --         
sa32_next[2]   in      0.0000   0.0000   --       0.00   --         
sa32_next[3]   in      0.0000   0.0000   --       0.00   --         
sa32_next[4]   in      0.0000   0.0000   --       0.00   --         
sa32_next[5]   in      0.0000   0.0000   --       0.00   --         
sa32_next[6]   in      0.0000   0.0000   --       0.00   --         
sa32_next[7]   in      0.0000   0.0000   --       0.00   --         
sa33_next[0]   in      0.0000   0.0000   --       0.00   --         
sa33_next[1]   in      0.0000   0.0000   --       0.00   --         
sa33_next[2]   in      0.0000   0.0000   --       0.00   --         
sa33_next[3]   in      0.0000   0.0000   --       0.00   --         
sa33_next[4]   in      0.0000   0.0000   --       0.00   --         
sa33_next[5]   in      0.0000   0.0000   --       0.00   --         
sa33_next[6]   in      0.0000   0.0000   --       0.00   --         
sa33_next[7]   in      0.0000   0.0000   --       0.00   --         
text_in_r[0]   in      0.0000   0.0000   --       0.00   --         
text_in_r[1]   in      0.0000   0.0000   --       0.00   --         
text_in_r[2]   in      0.0000   0.0000   --       0.00   --         
text_in_r[3]   in      0.0000   0.0000   --       0.00   --         
text_in_r[4]   in      0.0000   0.0000   --       0.00   --         
text_in_r[5]   in      0.0000   0.0000   --       0.00   --         
text_in_r[6]   in      0.0000   0.0000   --       0.00   --         
text_in_r[7]   in      0.0000   0.0000   --       0.00   --         
text_in_r[8]   in      0.0000   0.0000   --       0.00   --         
text_in_r[9]   in      0.0000   0.0000   --       0.00   --         
text_in_r[10]  in      0.0000   0.0000   --       0.00   --         
text_in_r[11]  in      0.0000   0.0000   --       0.00   --         
text_in_r[12]  in      0.0000   0.0000   --       0.00   --         
text_in_r[13]  in      0.0000   0.0000   --       0.00   --         
text_in_r[14]  in      0.0000   0.0000   --       0.00   --         
text_in_r[15]  in      0.0000   0.0000   --       0.00   --         
text_in_r[16]  in      0.0000   0.0000   --       0.00   --         
text_in_r[17]  in      0.0000   0.0000   --       0.00   --         
text_in_r[18]  in      0.0000   0.0000   --       0.00   --         
text_in_r[19]  in      0.0000   0.0000   --       0.00   --         
text_in_r[20]  in      0.0000   0.0000   --       0.00   --         
text_in_r[21]  in      0.0000   0.0000   --       0.00   --         
text_in_r[22]  in      0.0000   0.0000   --       0.00   --         
text_in_r[23]  in      0.0000   0.0000   --       0.00   --         
text_in_r[24]  in      0.0000   0.0000   --       0.00   --         
text_in_r[25]  in      0.0000   0.0000   --       0.00   --         
text_in_r[26]  in      0.0000   0.0000   --       0.00   --         
text_in_r[27]  in      0.0000   0.0000   --       0.00   --         
text_in_r[28]  in      0.0000   0.0000   --       0.00   --         
text_in_r[29]  in      0.0000   0.0000   --       0.00   --         
text_in_r[30]  in      0.0000   0.0000   --       0.00   --         
text_in_r[31]  in      0.0000   0.0000   --       0.00   --         
text_in_r[32]  in      0.0000   0.0000   --       0.00   --         
text_in_r[33]  in      0.0000   0.0000   --       0.00   --         
text_in_r[34]  in      0.0000   0.0000   --       0.00   --         
text_in_r[35]  in      0.0000   0.0000   --       0.00   --         
text_in_r[36]  in      0.0000   0.0000   --       0.00   --         
text_in_r[37]  in      0.0000   0.0000   --       0.00   --         
text_in_r[38]  in      0.0000   0.0000   --       0.00   --         
text_in_r[39]  in      0.0000   0.0000   --       0.00   --         
text_in_r[40]  in      0.0000   0.0000   --       0.00   --         
text_in_r[41]  in      0.0000   0.0000   --       0.00   --         
text_in_r[42]  in      0.0000   0.0000   --       0.00   --         
text_in_r[43]  in      0.0000   0.0000   --       0.00   --         
text_in_r[44]  in      0.0000   0.0000   --       0.00   --         
text_in_r[45]  in      0.0000   0.0000   --       0.00   --         
text_in_r[46]  in      0.0000   0.0000   --       0.00   --         
text_in_r[47]  in      0.0000   0.0000   --       0.00   --         
text_in_r[48]  in      0.0000   0.0000   --       0.00   --         
text_in_r[49]  in      0.0000   0.0000   --       0.00   --         
text_in_r[50]  in      0.0000   0.0000   --       0.00   --         
text_in_r[51]  in      0.0000   0.0000   --       0.00   --         
text_in_r[52]  in      0.0000   0.0000   --       0.00   --         
text_in_r[53]  in      0.0000   0.0000   --       0.00   --         
text_in_r[54]  in      0.0000   0.0000   --       0.00   --         
text_in_r[55]  in      0.0000   0.0000   --       0.00   --         
text_in_r[56]  in      0.0000   0.0000   --       0.00   --         
text_in_r[57]  in      0.0000   0.0000   --       0.00   --         
text_in_r[58]  in      0.0000   0.0000   --       0.00   --         
text_in_r[59]  in      0.0000   0.0000   --       0.00   --         
text_in_r[60]  in      0.0000   0.0000   --       0.00   --         
text_in_r[61]  in      0.0000   0.0000   --       0.00   --         
text_in_r[62]  in      0.0000   0.0000   --       0.00   --         
text_in_r[63]  in      0.0000   0.0000   --       0.00   --         
text_in_r[64]  in      0.0000   0.0000   --       0.00   --         
text_in_r[65]  in      0.0000   0.0000   --       0.00   --         
text_in_r[66]  in      0.0000   0.0000   --       0.00   --         
text_in_r[67]  in      0.0000   0.0000   --       0.00   --         
text_in_r[68]  in      0.0000   0.0000   --       0.00   --         
text_in_r[69]  in      0.0000   0.0000   --       0.00   --         
text_in_r[70]  in      0.0000   0.0000   --       0.00   --         
text_in_r[71]  in      0.0000   0.0000   --       0.00   --         
text_in_r[72]  in      0.0000   0.0000   --       0.00   --         
text_in_r[73]  in      0.0000   0.0000   --       0.00   --         
text_in_r[74]  in      0.0000   0.0000   --       0.00   --         
text_in_r[75]  in      0.0000   0.0000   --       0.00   --         
text_in_r[76]  in      0.0000   0.0000   --       0.00   --         
text_in_r[77]  in      0.0000   0.0000   --       0.00   --         
text_in_r[78]  in      0.0000   0.0000   --       0.00   --         
text_in_r[79]  in      0.0000   0.0000   --       0.00   --         
text_in_r[80]  in      0.0000   0.0000   --       0.00   --         
text_in_r[81]  in      0.0000   0.0000   --       0.00   --         
text_in_r[82]  in      0.0000   0.0000   --       0.00   --         
text_in_r[83]  in      0.0000   0.0000   --       0.00   --         
text_in_r[84]  in      0.0000   0.0000   --       0.00   --         
text_in_r[85]  in      0.0000   0.0000   --       0.00   --         
text_in_r[86]  in      0.0000   0.0000   --       0.00   --         
text_in_r[87]  in      0.0000   0.0000   --       0.00   --         
text_in_r[88]  in      0.0000   0.0000   --       0.00   --         
text_in_r[89]  in      0.0000   0.0000   --       0.00   --         
text_in_r[90]  in      0.0000   0.0000   --       0.00   --         
text_in_r[91]  in      0.0000   0.0000   --       0.00   --         
text_in_r[92]  in      0.0000   0.0000   --       0.00   --         
text_in_r[93]  in      0.0000   0.0000   --       0.00   --         
text_in_r[94]  in      0.0000   0.0000   --       0.00   --         
text_in_r[95]  in      0.0000   0.0000   --       0.00   --         
text_in_r[96]  in      0.0000   0.0000   --       0.00   --         
text_in_r[97]  in      0.0000   0.0000   --       0.00   --         
text_in_r[98]  in      0.0000   0.0000   --       0.00   --         
text_in_r[99]  in      0.0000   0.0000   --       0.00   --         
text_in_r[100] in      0.0000   0.0000   --       0.00   --         
text_in_r[101] in      0.0000   0.0000   --       0.00   --         
text_in_r[102] in      0.0000   0.0000   --       0.00   --         
text_in_r[103] in      0.0000   0.0000   --       0.00   --         
text_in_r[104] in      0.0000   0.0000   --       0.00   --         
text_in_r[105] in      0.0000   0.0000   --       0.00   --         
text_in_r[106] in      0.0000   0.0000   --       0.00   --         
text_in_r[107] in      0.0000   0.0000   --       0.00   --         
text_in_r[108] in      0.0000   0.0000   --       0.00   --         
text_in_r[109] in      0.0000   0.0000   --       0.00   --         
text_in_r[110] in      0.0000   0.0000   --       0.00   --         
text_in_r[111] in      0.0000   0.0000   --       0.00   --         
text_in_r[112] in      0.0000   0.0000   --       0.00   --         
text_in_r[113] in      0.0000   0.0000   --       0.00   --         
text_in_r[114] in      0.0000   0.0000   --       0.00   --         
text_in_r[115] in      0.0000   0.0000   --       0.00   --         
text_in_r[116] in      0.0000   0.0000   --       0.00   --         
text_in_r[117] in      0.0000   0.0000   --       0.00   --         
text_in_r[118] in      0.0000   0.0000   --       0.00   --         
text_in_r[119] in      0.0000   0.0000   --       0.00   --         
text_in_r[120] in      0.0000   0.0000   --       0.00   --         
text_in_r[121] in      0.0000   0.0000   --       0.00   --         
text_in_r[122] in      0.0000   0.0000   --       0.00   --         
text_in_r[123] in      0.0000   0.0000   --       0.00   --         
text_in_r[124] in      0.0000   0.0000   --       0.00   --         
text_in_r[125] in      0.0000   0.0000   --       0.00   --         
text_in_r[126] in      0.0000   0.0000   --       0.00   --         
text_in_r[127] in      0.0000   0.0000   --       0.00   --         
w0[0]          in      0.0000   0.0000   --       0.00   --         
w0[1]          in      0.0000   0.0000   --       0.00   --         
w0[2]          in      0.0000   0.0000   --       0.00   --         
w0[3]          in      0.0000   0.0000   --       0.00   --         
w0[4]          in      0.0000   0.0000   --       0.00   --         
w0[5]          in      0.0000   0.0000   --       0.00   --         
w0[6]          in      0.0000   0.0000   --       0.00   --         
w0[7]          in      0.0000   0.0000   --       0.00   --         
w0[8]          in      0.0000   0.0000   --       0.00   --         
w0[9]          in      0.0000   0.0000   --       0.00   --         
w0[10]         in      0.0000   0.0000   --       0.00   --         
w0[11]         in      0.0000   0.0000   --       0.00   --         
w0[12]         in      0.0000   0.0000   --       0.00   --         
w0[13]         in      0.0000   0.0000   --       0.00   --         
w0[14]         in      0.0000   0.0000   --       0.00   --         
w0[15]         in      0.0000   0.0000   --       0.00   --         
w0[16]         in      0.0000   0.0000   --       0.00   --         
w0[17]         in      0.0000   0.0000   --       0.00   --         
w0[18]         in      0.0000   0.0000   --       0.00   --         
w0[19]         in      0.0000   0.0000   --       0.00   --         
w0[20]         in      0.0000   0.0000   --       0.00   --         
w0[21]         in      0.0000   0.0000   --       0.00   --         
w0[22]         in      0.0000   0.0000   --       0.00   --         
w0[23]         in      0.0000   0.0000   --       0.00   --         
w0[24]         in      0.0000   0.0000   --       0.00   --         
w0[25]         in      0.0000   0.0000   --       0.00   --         
w0[26]         in      0.0000   0.0000   --       0.00   --         
w0[27]         in      0.0000   0.0000   --       0.00   --         
w0[28]         in      0.0000   0.0000   --       0.00   --         
w0[29]         in      0.0000   0.0000   --       0.00   --         
w0[30]         in      0.0000   0.0000   --       0.00   --         
w0[31]         in      0.0000   0.0000   --       0.00   --         
w1[0]          in      0.0000   0.0000   --       0.00   --         
w1[1]          in      0.0000   0.0000   --       0.00   --         
w1[2]          in      0.0000   0.0000   --       0.00   --         
w1[3]          in      0.0000   0.0000   --       0.00   --         
w1[4]          in      0.0000   0.0000   --       0.00   --         
w1[5]          in      0.0000   0.0000   --       0.00   --         
w1[6]          in      0.0000   0.0000   --       0.00   --         
w1[7]          in      0.0000   0.0000   --       0.00   --         
w1[8]          in      0.0000   0.0000   --       0.00   --         
w1[9]          in      0.0000   0.0000   --       0.00   --         
w1[10]         in      0.0000   0.0000   --       0.00   --         
w1[11]         in      0.0000   0.0000   --       0.00   --         
w1[12]         in      0.0000   0.0000   --       0.00   --         
w1[13]         in      0.0000   0.0000   --       0.00   --         
w1[14]         in      0.0000   0.0000   --       0.00   --         
w1[15]         in      0.0000   0.0000   --       0.00   --         
w1[16]         in      0.0000   0.0000   --       0.00   --         
w1[17]         in      0.0000   0.0000   --       0.00   --         
w1[18]         in      0.0000   0.0000   --       0.00   --         
w1[19]         in      0.0000   0.0000   --       0.00   --         
w1[20]         in      0.0000   0.0000   --       0.00   --         
w1[21]         in      0.0000   0.0000   --       0.00   --         
w1[22]         in      0.0000   0.0000   --       0.00   --         
w1[23]         in      0.0000   0.0000   --       0.00   --         
w1[24]         in      0.0000   0.0000   --       0.00   --         
w1[25]         in      0.0000   0.0000   --       0.00   --         
w1[26]         in      0.0000   0.0000   --       0.00   --         
w1[27]         in      0.0000   0.0000   --       0.00   --         
w1[28]         in      0.0000   0.0000   --       0.00   --         
w1[29]         in      0.0000   0.0000   --       0.00   --         
w1[30]         in      0.0000   0.0000   --       0.00   --         
w1[31]         in      0.0000   0.0000   --       0.00   --         
w2[0]          in      0.0000   0.0000   --       0.00   --         
w2[1]          in      0.0000   0.0000   --       0.00   --         
w2[2]          in      0.0000   0.0000   --       0.00   --         
w2[3]          in      0.0000   0.0000   --       0.00   --         
w2[4]          in      0.0000   0.0000   --       0.00   --         
w2[5]          in      0.0000   0.0000   --       0.00   --         
w2[6]          in      0.0000   0.0000   --       0.00   --         
w2[7]          in      0.0000   0.0000   --       0.00   --         
w2[8]          in      0.0000   0.0000   --       0.00   --         
w2[9]          in      0.0000   0.0000   --       0.00   --         
w2[10]         in      0.0000   0.0000   --       0.00   --         
w2[11]         in      0.0000   0.0000   --       0.00   --         
w2[12]         in      0.0000   0.0000   --       0.00   --         
w2[13]         in      0.0000   0.0000   --       0.00   --         
w2[14]         in      0.0000   0.0000   --       0.00   --         
w2[15]         in      0.0000   0.0000   --       0.00   --         
w2[16]         in      0.0000   0.0000   --       0.00   --         
w2[17]         in      0.0000   0.0000   --       0.00   --         
w2[18]         in      0.0000   0.0000   --       0.00   --         
w2[19]         in      0.0000   0.0000   --       0.00   --         
w2[20]         in      0.0000   0.0000   --       0.00   --         
w2[21]         in      0.0000   0.0000   --       0.00   --         
w2[22]         in      0.0000   0.0000   --       0.00   --         
w2[23]         in      0.0000   0.0000   --       0.00   --         
w2[24]         in      0.0000   0.0000   --       0.00   --         
w2[25]         in      0.0000   0.0000   --       0.00   --         
w2[26]         in      0.0000   0.0000   --       0.00   --         
w2[27]         in      0.0000   0.0000   --       0.00   --         
w2[28]         in      0.0000   0.0000   --       0.00   --         
w2[29]         in      0.0000   0.0000   --       0.00   --         
w2[30]         in      0.0000   0.0000   --       0.00   --         
w2[31]         in      0.0000   0.0000   --       0.00   --         
w3[0]          in      0.0000   0.0000   --       0.00   --         
w3[1]          in      0.0000   0.0000   --       0.00   --         
w3[2]          in      0.0000   0.0000   --       0.00   --         
w3[3]          in      0.0000   0.0000   --       0.00   --         
w3[4]          in      0.0000   0.0000   --       0.00   --         
w3[5]          in      0.0000   0.0000   --       0.00   --         
w3[6]          in      0.0000   0.0000   --       0.00   --         
w3[7]          in      0.0000   0.0000   --       0.00   --         
w3[8]          in      0.0000   0.0000   --       0.00   --         
w3[9]          in      0.0000   0.0000   --       0.00   --         
w3[10]         in      0.0000   0.0000   --       0.00   --         
w3[11]         in      0.0000   0.0000   --       0.00   --         
w3[12]         in      0.0000   0.0000   --       0.00   --         
w3[13]         in      0.0000   0.0000   --       0.00   --         
w3[14]         in      0.0000   0.0000   --       0.00   --         
w3[15]         in      0.0000   0.0000   --       0.00   --         
w3[16]         in      0.0000   0.0000   --       0.00   --         
w3[17]         in      0.0000   0.0000   --       0.00   --         
w3[18]         in      0.0000   0.0000   --       0.00   --         
w3[19]         in      0.0000   0.0000   --       0.00   --         
w3[20]         in      0.0000   0.0000   --       0.00   --         
w3[21]         in      0.0000   0.0000   --       0.00   --         
w3[22]         in      0.0000   0.0000   --       0.00   --         
w3[23]         in      0.0000   0.0000   --       0.00   --         
w3[24]         in      0.0000   0.0000   --       0.00   --         
w3[25]         in      0.0000   0.0000   --       0.00   --         
w3[26]         in      0.0000   0.0000   --       0.00   --         
w3[27]         in      0.0000   0.0000   --       0.00   --         
w3[28]         in      0.0000   0.0000   --       0.00   --         
w3[29]         in      0.0000   0.0000   --       0.00   --         
w3[30]         in      0.0000   0.0000   --       0.00   --         
w3[31]         in      0.0000   0.0000   --       0.00   --         
sa00[0]        out     0.0010   0.0000   --      --      --         
sa00[1]        out     0.0010   0.0000   --      --      --         
sa00[2]        out     0.0010   0.0000   --      --      --         
sa00[3]        out     0.0010   0.0000   --      --      --         
sa00[4]        out     0.0010   0.0000   --      --      --         
sa00[5]        out     0.0010   0.0000   --      --      --         
sa00[6]        out     0.0010   0.0000   --      --      --         
sa00[7]        out     0.0010   0.0000   --      --      --         
sa01[0]        out     0.0010   0.0000   --      --      --         
sa01[1]        out     0.0010   0.0000   --      --      --         
sa01[2]        out     0.0010   0.0000   --      --      --         
sa01[3]        out     0.0010   0.0000   --      --      --         
sa01[4]        out     0.0010   0.0000   --      --      --         
sa01[5]        out     0.0010   0.0000   --      --      --         
sa01[6]        out     0.0010   0.0000   --      --      --         
sa01[7]        out     0.0010   0.0000   --      --      --         
sa02[0]        out     0.0010   0.0000   --      --      --         
sa02[1]        out     0.0010   0.0000   --      --      --         
sa02[2]        out     0.0010   0.0000   --      --      --         
sa02[3]        out     0.0010   0.0000   --      --      --         
sa02[4]        out     0.0010   0.0000   --      --      --         
sa02[5]        out     0.0010   0.0000   --      --      --         
sa02[6]        out     0.0010   0.0000   --      --      --         
sa02[7]        out     0.0010   0.0000   --      --      --         
sa03[0]        out     0.0010   0.0000   --      --      --         
sa03[1]        out     0.0010   0.0000   --      --      --         
sa03[2]        out     0.0010   0.0000   --      --      --         
sa03[3]        out     0.0010   0.0000   --      --      --         
sa03[4]        out     0.0010   0.0000   --      --      --         
sa03[5]        out     0.0010   0.0000   --      --      --         
sa03[6]        out     0.0010   0.0000   --      --      --         
sa03[7]        out     0.0010   0.0000   --      --      --         
sa10[0]        out     0.0010   0.0000   --      --      --         
sa10[1]        out     0.0010   0.0000   --      --      --         
sa10[2]        out     0.0010   0.0000   --      --      --         
sa10[3]        out     0.0010   0.0000   --      --      --         
sa10[4]        out     0.0010   0.0000   --      --      --         
sa10[5]        out     0.0010   0.0000   --      --      --         
sa10[6]        out     0.0010   0.0000   --      --      --         
sa10[7]        out     0.0010   0.0000   --      --      --         
sa11[0]        out     0.0010   0.0000   --      --      --         
sa11[1]        out     0.0010   0.0000   --      --      --         
sa11[2]        out     0.0010   0.0000   --      --      --         
sa11[3]        out     0.0010   0.0000   --      --      --         
sa11[4]        out     0.0010   0.0000   --      --      --         
sa11[5]        out     0.0010   0.0000   --      --      --         
sa11[6]        out     0.0010   0.0000   --      --      --         
sa11[7]        out     0.0010   0.0000   --      --      --         
sa12[0]        out     0.0010   0.0000   --      --      --         
sa12[1]        out     0.0010   0.0000   --      --      --         
sa12[2]        out     0.0010   0.0000   --      --      --         
sa12[3]        out     0.0010   0.0000   --      --      --         
sa12[4]        out     0.0010   0.0000   --      --      --         
sa12[5]        out     0.0010   0.0000   --      --      --         
sa12[6]        out     0.0010   0.0000   --      --      --         
sa12[7]        out     0.0010   0.0000   --      --      --         
sa13[0]        out     0.0010   0.0000   --      --      --         
sa13[1]        out     0.0010   0.0000   --      --      --         
sa13[2]        out     0.0010   0.0000   --      --      --         
sa13[3]        out     0.0010   0.0000   --      --      --         
sa13[4]        out     0.0010   0.0000   --      --      --         
sa13[5]        out     0.0010   0.0000   --      --      --         
sa13[6]        out     0.0010   0.0000   --      --      --         
sa13[7]        out     0.0010   0.0000   --      --      --         
sa20[0]        out     0.0010   0.0000   --      --      --         
sa20[1]        out     0.0010   0.0000   --      --      --         
sa20[2]        out     0.0010   0.0000   --      --      --         
sa20[3]        out     0.0010   0.0000   --      --      --         
sa20[4]        out     0.0010   0.0000   --      --      --         
sa20[5]        out     0.0010   0.0000   --      --      --         
sa20[6]        out     0.0010   0.0000   --      --      --         
sa20[7]        out     0.0010   0.0000   --      --      --         
sa21[0]        out     0.0010   0.0000   --      --      --         
sa21[1]        out     0.0010   0.0000   --      --      --         
sa21[2]        out     0.0010   0.0000   --      --      --         
sa21[3]        out     0.0010   0.0000   --      --      --         
sa21[4]        out     0.0010   0.0000   --      --      --         
sa21[5]        out     0.0010   0.0000   --      --      --         
sa21[6]        out     0.0010   0.0000   --      --      --         
sa21[7]        out     0.0010   0.0000   --      --      --         
sa22[0]        out     0.0010   0.0000   --      --      --         
sa22[1]        out     0.0010   0.0000   --      --      --         
sa22[2]        out     0.0010   0.0000   --      --      --         
sa22[3]        out     0.0010   0.0000   --      --      --         
sa22[4]        out     0.0010   0.0000   --      --      --         
sa22[5]        out     0.0010   0.0000   --      --      --         
sa22[6]        out     0.0010   0.0000   --      --      --         
sa22[7]        out     0.0010   0.0000   --      --      --         
sa23[0]        out     0.0010   0.0000   --      --      --         
sa23[1]        out     0.0010   0.0000   --      --      --         
sa23[2]        out     0.0010   0.0000   --      --      --         
sa23[3]        out     0.0010   0.0000   --      --      --         
sa23[4]        out     0.0010   0.0000   --      --      --         
sa23[5]        out     0.0010   0.0000   --      --      --         
sa23[6]        out     0.0010   0.0000   --      --      --         
sa23[7]        out     0.0010   0.0000   --      --      --         
sa30[0]        out     0.0010   0.0000   --      --      --         
sa30[1]        out     0.0010   0.0000   --      --      --         
sa30[2]        out     0.0010   0.0000   --      --      --         
sa30[3]        out     0.0010   0.0000   --      --      --         
sa30[4]        out     0.0010   0.0000   --      --      --         
sa30[5]        out     0.0010   0.0000   --      --      --         
sa30[6]        out     0.0010   0.0000   --      --      --         
sa30[7]        out     0.0010   0.0000   --      --      --         
sa31[0]        out     0.0010   0.0000   --      --      --         
sa31[1]        out     0.0010   0.0000   --      --      --         
sa31[2]        out     0.0010   0.0000   --      --      --         
sa31[3]        out     0.0010   0.0000   --      --      --         
sa31[4]        out     0.0010   0.0000   --      --      --         
sa31[5]        out     0.0010   0.0000   --      --      --         
sa31[6]        out     0.0010   0.0000   --      --      --         
sa31[7]        out     0.0010   0.0000   --      --      --         
sa32[0]        out     0.0010   0.0000   --      --      --         
sa32[1]        out     0.0010   0.0000   --      --      --         
sa32[2]        out     0.0010   0.0000   --      --      --         
sa32[3]        out     0.0010   0.0000   --      --      --         
sa32[4]        out     0.0010   0.0000   --      --      --         
sa32[5]        out     0.0010   0.0000   --      --      --         
sa32[6]        out     0.0010   0.0000   --      --      --         
sa32[7]        out     0.0010   0.0000   --      --      --         
sa33[0]        out     0.0010   0.0000   --      --      --         
sa33[1]        out     0.0010   0.0000   --      --      --         
sa33[2]        out     0.0010   0.0000   --      --      --         
sa33[3]        out     0.0010   0.0000   --      --      --         
sa33[4]        out     0.0010   0.0000   --      --      --         
sa33[5]        out     0.0010   0.0000   --      --      --         
sa33[6]        out     0.0010   0.0000   --      --      --         
sa33[7]        out     0.0010   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
ld_r               1      --              --              --        -- 
sa00_next[0]       1      --              --              --        -- 
sa00_next[1]       1      --              --              --        -- 
sa00_next[2]       1      --              --              --        -- 
sa00_next[3]       1      --              --              --        -- 
sa00_next[4]       1      --              --              --        -- 
sa00_next[5]       1      --              --              --        -- 
sa00_next[6]       1      --              --              --        -- 
sa00_next[7]       1      --              --              --        -- 
sa01_next[0]       1      --              --              --        -- 
sa01_next[1]       1      --              --              --        -- 
sa01_next[2]       1      --              --              --        -- 
sa01_next[3]       1      --              --              --        -- 
sa01_next[4]       1      --              --              --        -- 
sa01_next[5]       1      --              --              --        -- 
sa01_next[6]       1      --              --              --        -- 
sa01_next[7]       1      --              --              --        -- 
sa02_next[0]       1      --              --              --        -- 
sa02_next[1]       1      --              --              --        -- 
sa02_next[2]       1      --              --              --        -- 
sa02_next[3]       1      --              --              --        -- 
sa02_next[4]       1      --              --              --        -- 
sa02_next[5]       1      --              --              --        -- 
sa02_next[6]       1      --              --              --        -- 
sa02_next[7]       1      --              --              --        -- 
sa03_next[0]       1      --              --              --        -- 
sa03_next[1]       1      --              --              --        -- 
sa03_next[2]       1      --              --              --        -- 
sa03_next[3]       1      --              --              --        -- 
sa03_next[4]       1      --              --              --        -- 
sa03_next[5]       1      --              --              --        -- 
sa03_next[6]       1      --              --              --        -- 
sa03_next[7]       1      --              --              --        -- 
sa10_next[0]       1      --              --              --        -- 
sa10_next[1]       1      --              --              --        -- 
sa10_next[2]       1      --              --              --        -- 
sa10_next[3]       1      --              --              --        -- 
sa10_next[4]       1      --              --              --        -- 
sa10_next[5]       1      --              --              --        -- 
sa10_next[6]       1      --              --              --        -- 
sa10_next[7]       1      --              --              --        -- 
sa11_next[0]       1      --              --              --        -- 
sa11_next[1]       1      --              --              --        -- 
sa11_next[2]       1      --              --              --        -- 
sa11_next[3]       1      --              --              --        -- 
sa11_next[4]       1      --              --              --        -- 
sa11_next[5]       1      --              --              --        -- 
sa11_next[6]       1      --              --              --        -- 
sa11_next[7]       1      --              --              --        -- 
sa12_next[0]       1      --              --              --        -- 
sa12_next[1]       1      --              --              --        -- 
sa12_next[2]       1      --              --              --        -- 
sa12_next[3]       1      --              --              --        -- 
sa12_next[4]       1      --              --              --        -- 
sa12_next[5]       1      --              --              --        -- 
sa12_next[6]       1      --              --              --        -- 
sa12_next[7]       1      --              --              --        -- 
sa13_next[0]       1      --              --              --        -- 
sa13_next[1]       1      --              --              --        -- 
sa13_next[2]       1      --              --              --        -- 
sa13_next[3]       1      --              --              --        -- 
sa13_next[4]       1      --              --              --        -- 
sa13_next[5]       1      --              --              --        -- 
sa13_next[6]       1      --              --              --        -- 
sa13_next[7]       1      --              --              --        -- 
sa20_next[0]       1      --              --              --        -- 
sa20_next[1]       1      --              --              --        -- 
sa20_next[2]       1      --              --              --        -- 
sa20_next[3]       1      --              --              --        -- 
sa20_next[4]       1      --              --              --        -- 
sa20_next[5]       1      --              --              --        -- 
sa20_next[6]       1      --              --              --        -- 
sa20_next[7]       1      --              --              --        -- 
sa21_next[0]       1      --              --              --        -- 
sa21_next[1]       1      --              --              --        -- 
sa21_next[2]       1      --              --              --        -- 
sa21_next[3]       1      --              --              --        -- 
sa21_next[4]       1      --              --              --        -- 
sa21_next[5]       1      --              --              --        -- 
sa21_next[6]       1      --              --              --        -- 
sa21_next[7]       1      --              --              --        -- 
sa22_next[0]       1      --              --              --        -- 
sa22_next[1]       1      --              --              --        -- 
sa22_next[2]       1      --              --              --        -- 
sa22_next[3]       1      --              --              --        -- 
sa22_next[4]       1      --              --              --        -- 
sa22_next[5]       1      --              --              --        -- 
sa22_next[6]       1      --              --              --        -- 
sa22_next[7]       1      --              --              --        -- 
sa23_next[0]       1      --              --              --        -- 
sa23_next[1]       1      --              --              --        -- 
sa23_next[2]       1      --              --              --        -- 
sa23_next[3]       1      --              --              --        -- 
sa23_next[4]       1      --              --              --        -- 
sa23_next[5]       1      --              --              --        -- 
sa23_next[6]       1      --              --              --        -- 
sa23_next[7]       1      --              --              --        -- 
sa30_next[0]       1      --              --              --        -- 
sa30_next[1]       1      --              --              --        -- 
sa30_next[2]       1      --              --              --        -- 
sa30_next[3]       1      --              --              --        -- 
sa30_next[4]       1      --              --              --        -- 
sa30_next[5]       1      --              --              --        -- 
sa30_next[6]       1      --              --              --        -- 
sa30_next[7]       1      --              --              --        -- 
sa31_next[0]       1      --              --              --        -- 
sa31_next[1]       1      --              --              --        -- 
sa31_next[2]       1      --              --              --        -- 
sa31_next[3]       1      --              --              --        -- 
sa31_next[4]       1      --              --              --        -- 
sa31_next[5]       1      --              --              --        -- 
sa31_next[6]       1      --              --              --        -- 
sa31_next[7]       1      --              --              --        -- 
sa32_next[0]       1      --              --              --        -- 
sa32_next[1]       1      --              --              --        -- 
sa32_next[2]       1      --              --              --        -- 
sa32_next[3]       1      --              --              --        -- 
sa32_next[4]       1      --              --              --        -- 
sa32_next[5]       1      --              --              --        -- 
sa32_next[6]       1      --              --              --        -- 
sa32_next[7]       1      --              --              --        -- 
sa33_next[0]       1      --              --              --        -- 
sa33_next[1]       1      --              --              --        -- 
sa33_next[2]       1      --              --              --        -- 
sa33_next[3]       1      --              --              --        -- 
sa33_next[4]       1      --              --              --        -- 
sa33_next[5]       1      --              --              --        -- 
sa33_next[6]       1      --              --              --        -- 
sa33_next[7]       1      --              --              --        -- 
text_in_r[0]       1      --              --              --        -- 
text_in_r[1]       1      --              --              --        -- 
text_in_r[2]       1      --              --              --        -- 
text_in_r[3]       1      --              --              --        -- 
text_in_r[4]       1      --              --              --        -- 
text_in_r[5]       1      --              --              --        -- 
text_in_r[6]       1      --              --              --        -- 
text_in_r[7]       1      --              --              --        -- 
text_in_r[8]       1      --              --              --        -- 
text_in_r[9]       1      --              --              --        -- 
text_in_r[10]      1      --              --              --        -- 
text_in_r[11]      1      --              --              --        -- 
text_in_r[12]      1      --              --              --        -- 
text_in_r[13]      1      --              --              --        -- 
text_in_r[14]      1      --              --              --        -- 
text_in_r[15]      1      --              --              --        -- 
text_in_r[16]      1      --              --              --        -- 
text_in_r[17]      1      --              --              --        -- 
text_in_r[18]      1      --              --              --        -- 
text_in_r[19]      1      --              --              --        -- 
text_in_r[20]      1      --              --              --        -- 
text_in_r[21]      1      --              --              --        -- 
text_in_r[22]      1      --              --              --        -- 
text_in_r[23]      1      --              --              --        -- 
text_in_r[24]      1      --              --              --        -- 
text_in_r[25]      1      --              --              --        -- 
text_in_r[26]      1      --              --              --        -- 
text_in_r[27]      1      --              --              --        -- 
text_in_r[28]      1      --              --              --        -- 
text_in_r[29]      1      --              --              --        -- 
text_in_r[30]      1      --              --              --        -- 
text_in_r[31]      1      --              --              --        -- 
text_in_r[32]      1      --              --              --        -- 
text_in_r[33]      1      --              --              --        -- 
text_in_r[34]      1      --              --              --        -- 
text_in_r[35]      1      --              --              --        -- 
text_in_r[36]      1      --              --              --        -- 
text_in_r[37]      1      --              --              --        -- 
text_in_r[38]      1      --              --              --        -- 
text_in_r[39]      1      --              --              --        -- 
text_in_r[40]      1      --              --              --        -- 
text_in_r[41]      1      --              --              --        -- 
text_in_r[42]      1      --              --              --        -- 
text_in_r[43]      1      --              --              --        -- 
text_in_r[44]      1      --              --              --        -- 
text_in_r[45]      1      --              --              --        -- 
text_in_r[46]      1      --              --              --        -- 
text_in_r[47]      1      --              --              --        -- 
text_in_r[48]      1      --              --              --        -- 
text_in_r[49]      1      --              --              --        -- 
text_in_r[50]      1      --              --              --        -- 
text_in_r[51]      1      --              --              --        -- 
text_in_r[52]      1      --              --              --        -- 
text_in_r[53]      1      --              --              --        -- 
text_in_r[54]      1      --              --              --        -- 
text_in_r[55]      1      --              --              --        -- 
text_in_r[56]      1      --              --              --        -- 
text_in_r[57]      1      --              --              --        -- 
text_in_r[58]      1      --              --              --        -- 
text_in_r[59]      1      --              --              --        -- 
text_in_r[60]      1      --              --              --        -- 
text_in_r[61]      1      --              --              --        -- 
text_in_r[62]      1      --              --              --        -- 
text_in_r[63]      1      --              --              --        -- 
text_in_r[64]      1      --              --              --        -- 
text_in_r[65]      1      --              --              --        -- 
text_in_r[66]      1      --              --              --        -- 
text_in_r[67]      1      --              --              --        -- 
text_in_r[68]      1      --              --              --        -- 
text_in_r[69]      1      --              --              --        -- 
text_in_r[70]      1      --              --              --        -- 
text_in_r[71]      1      --              --              --        -- 
text_in_r[72]      1      --              --              --        -- 
text_in_r[73]      1      --              --              --        -- 
text_in_r[74]      1      --              --              --        -- 
text_in_r[75]      1      --              --              --        -- 
text_in_r[76]      1      --              --              --        -- 
text_in_r[77]      1      --              --              --        -- 
text_in_r[78]      1      --              --              --        -- 
text_in_r[79]      1      --              --              --        -- 
text_in_r[80]      1      --              --              --        -- 
text_in_r[81]      1      --              --              --        -- 
text_in_r[82]      1      --              --              --        -- 
text_in_r[83]      1      --              --              --        -- 
text_in_r[84]      1      --              --              --        -- 
text_in_r[85]      1      --              --              --        -- 
text_in_r[86]      1      --              --              --        -- 
text_in_r[87]      1      --              --              --        -- 
text_in_r[88]      1      --              --              --        -- 
text_in_r[89]      1      --              --              --        -- 
text_in_r[90]      1      --              --              --        -- 
text_in_r[91]      1      --              --              --        -- 
text_in_r[92]      1      --              --              --        -- 
text_in_r[93]      1      --              --              --        -- 
text_in_r[94]      1      --              --              --        -- 
text_in_r[95]      1      --              --              --        -- 
text_in_r[96]      1      --              --              --        -- 
text_in_r[97]      1      --              --              --        -- 
text_in_r[98]      1      --              --              --        -- 
text_in_r[99]      1      --              --              --        -- 
text_in_r[100]
                   1      --              --              --        -- 
text_in_r[101]
                   1      --              --              --        -- 
text_in_r[102]
                   1      --              --              --        -- 
text_in_r[103]
                   1      --              --              --        -- 
text_in_r[104]
                   1      --              --              --        -- 
text_in_r[105]
                   1      --              --              --        -- 
text_in_r[106]
                   1      --              --              --        -- 
text_in_r[107]
                   1      --              --              --        -- 
text_in_r[108]
                   1      --              --              --        -- 
text_in_r[109]
                   1      --              --              --        -- 
text_in_r[110]
                   1      --              --              --        -- 
text_in_r[111]
                   1      --              --              --        -- 
text_in_r[112]
                   1      --              --              --        -- 
text_in_r[113]
                   1      --              --              --        -- 
text_in_r[114]
                   1      --              --              --        -- 
text_in_r[115]
                   1      --              --              --        -- 
text_in_r[116]
                   1      --              --              --        -- 
text_in_r[117]
                   1      --              --              --        -- 
text_in_r[118]
                   1      --              --              --        -- 
text_in_r[119]
                   1      --              --              --        -- 
text_in_r[120]
                   1      --              --              --        -- 
text_in_r[121]
                   1      --              --              --        -- 
text_in_r[122]
                   1      --              --              --        -- 
text_in_r[123]
                   1      --              --              --        -- 
text_in_r[124]
                   1      --              --              --        -- 
text_in_r[125]
                   1      --              --              --        -- 
text_in_r[126]
                   1      --              --              --        -- 
text_in_r[127]
                   1      --              --              --        -- 
w0[0]              1      --              --              --        -- 
w0[1]              1      --              --              --        -- 
w0[2]              1      --              --              --        -- 
w0[3]              1      --              --              --        -- 
w0[4]              1      --              --              --        -- 
w0[5]              1      --              --              --        -- 
w0[6]              1      --              --              --        -- 
w0[7]              1      --              --              --        -- 
w0[8]              1      --              --              --        -- 
w0[9]              1      --              --              --        -- 
w0[10]             1      --              --              --        -- 
w0[11]             1      --              --              --        -- 
w0[12]             1      --              --              --        -- 
w0[13]             1      --              --              --        -- 
w0[14]             1      --              --              --        -- 
w0[15]             1      --              --              --        -- 
w0[16]             1      --              --              --        -- 
w0[17]             1      --              --              --        -- 
w0[18]             1      --              --              --        -- 
w0[19]             1      --              --              --        -- 
w0[20]             1      --              --              --        -- 
w0[21]             1      --              --              --        -- 
w0[22]             1      --              --              --        -- 
w0[23]             1      --              --              --        -- 
w0[24]             1      --              --              --        -- 
w0[25]             1      --              --              --        -- 
w0[26]             1      --              --              --        -- 
w0[27]             1      --              --              --        -- 
w0[28]             1      --              --              --        -- 
w0[29]             1      --              --              --        -- 
w0[30]             1      --              --              --        -- 
w0[31]             1      --              --              --        -- 
w1[0]              1      --              --              --        -- 
w1[1]              1      --              --              --        -- 
w1[2]              1      --              --              --        -- 
w1[3]              1      --              --              --        -- 
w1[4]              1      --              --              --        -- 
w1[5]              1      --              --              --        -- 
w1[6]              1      --              --              --        -- 
w1[7]              1      --              --              --        -- 
w1[8]              1      --              --              --        -- 
w1[9]              1      --              --              --        -- 
w1[10]             1      --              --              --        -- 
w1[11]             1      --              --              --        -- 
w1[12]             1      --              --              --        -- 
w1[13]             1      --              --              --        -- 
w1[14]             1      --              --              --        -- 
w1[15]             1      --              --              --        -- 
w1[16]             1      --              --              --        -- 
w1[17]             1      --              --              --        -- 
w1[18]             1      --              --              --        -- 
w1[19]             1      --              --              --        -- 
w1[20]             1      --              --              --        -- 
w1[21]             1      --              --              --        -- 
w1[22]             1      --              --              --        -- 
w1[23]             1      --              --              --        -- 
w1[24]             1      --              --              --        -- 
w1[25]             1      --              --              --        -- 
w1[26]             1      --              --              --        -- 
w1[27]             1      --              --              --        -- 
w1[28]             1      --              --              --        -- 
w1[29]             1      --              --              --        -- 
w1[30]             1      --              --              --        -- 
w1[31]             1      --              --              --        -- 
w2[0]              1      --              --              --        -- 
w2[1]              1      --              --              --        -- 
w2[2]              1      --              --              --        -- 
w2[3]              1      --              --              --        -- 
w2[4]              1      --              --              --        -- 
w2[5]              1      --              --              --        -- 
w2[6]              1      --              --              --        -- 
w2[7]              1      --              --              --        -- 
w2[8]              1      --              --              --        -- 
w2[9]              1      --              --              --        -- 
w2[10]             1      --              --              --        -- 
w2[11]             1      --              --              --        -- 
w2[12]             1      --              --              --        -- 
w2[13]             1      --              --              --        -- 
w2[14]             1      --              --              --        -- 
w2[15]             1      --              --              --        -- 
w2[16]             1      --              --              --        -- 
w2[17]             1      --              --              --        -- 
w2[18]             1      --              --              --        -- 
w2[19]             1      --              --              --        -- 
w2[20]             1      --              --              --        -- 
w2[21]             1      --              --              --        -- 
w2[22]             1      --              --              --        -- 
w2[23]             1      --              --              --        -- 
w2[24]             1      --              --              --        -- 
w2[25]             1      --              --              --        -- 
w2[26]             1      --              --              --        -- 
w2[27]             1      --              --              --        -- 
w2[28]             1      --              --              --        -- 
w2[29]             1      --              --              --        -- 
w2[30]             1      --              --              --        -- 
w2[31]             1      --              --              --        -- 
w3[0]              1      --              --              --        -- 
w3[1]              1      --              --              --        -- 
w3[2]              1      --              --              --        -- 
w3[3]              1      --              --              --        -- 
w3[4]              1      --              --              --        -- 
w3[5]              1      --              --              --        -- 
w3[6]              1      --              --              --        -- 
w3[7]              1      --              --              --        -- 
w3[8]              1      --              --              --        -- 
w3[9]              1      --              --              --        -- 
w3[10]             1      --              --              --        -- 
w3[11]             1      --              --              --        -- 
w3[12]             1      --              --              --        -- 
w3[13]             1      --              --              --        -- 
w3[14]             1      --              --              --        -- 
w3[15]             1      --              --              --        -- 
w3[16]             1      --              --              --        -- 
w3[17]             1      --              --              --        -- 
w3[18]             1      --              --              --        -- 
w3[19]             1      --              --              --        -- 
w3[20]             1      --              --              --        -- 
w3[21]             1      --              --              --        -- 
w3[22]             1      --              --              --        -- 
w3[23]             1      --              --              --        -- 
w3[24]             1      --              --              --        -- 
w3[25]             1      --              --              --        -- 
w3[26]             1      --              --              --        -- 
w3[27]             1      --              --              --        -- 
w3[28]             1      --              --              --        -- 
w3[29]             1      --              --              --        -- 
w3[30]             1      --              --              --        -- 
w3[31]             1      --              --              --        -- 
sa00[0]            1      --              --              --        -- 
sa00[1]            1      --              --              --        -- 
sa00[2]            1      --              --              --        -- 
sa00[3]            1      --              --              --        -- 
sa00[4]            1      --              --              --        -- 
sa00[5]            1      --              --              --        -- 
sa00[6]            1      --              --              --        -- 
sa00[7]            1      --              --              --        -- 
sa01[0]            1      --              --              --        -- 
sa01[1]            1      --              --              --        -- 
sa01[2]            1      --              --              --        -- 
sa01[3]            1      --              --              --        -- 
sa01[4]            1      --              --              --        -- 
sa01[5]            1      --              --              --        -- 
sa01[6]            1      --              --              --        -- 
sa01[7]            1      --              --              --        -- 
sa02[0]            1      --              --              --        -- 
sa02[1]            1      --              --              --        -- 
sa02[2]            1      --              --              --        -- 
sa02[3]            1      --              --              --        -- 
sa02[4]            1      --              --              --        -- 
sa02[5]            1      --              --              --        -- 
sa02[6]            1      --              --              --        -- 
sa02[7]            1      --              --              --        -- 
sa03[0]            1      --              --              --        -- 
sa03[1]            1      --              --              --        -- 
sa03[2]            1      --              --              --        -- 
sa03[3]            1      --              --              --        -- 
sa03[4]            1      --              --              --        -- 
sa03[5]            1      --              --              --        -- 
sa03[6]            1      --              --              --        -- 
sa03[7]            1      --              --              --        -- 
sa10[0]            1      --              --              --        -- 
sa10[1]            1      --              --              --        -- 
sa10[2]            1      --              --              --        -- 
sa10[3]            1      --              --              --        -- 
sa10[4]            1      --              --              --        -- 
sa10[5]            1      --              --              --        -- 
sa10[6]            1      --              --              --        -- 
sa10[7]            1      --              --              --        -- 
sa11[0]            1      --              --              --        -- 
sa11[1]            1      --              --              --        -- 
sa11[2]            1      --              --              --        -- 
sa11[3]            1      --              --              --        -- 
sa11[4]            1      --              --              --        -- 
sa11[5]            1      --              --              --        -- 
sa11[6]            1      --              --              --        -- 
sa11[7]            1      --              --              --        -- 
sa12[0]            1      --              --              --        -- 
sa12[1]            1      --              --              --        -- 
sa12[2]            1      --              --              --        -- 
sa12[3]            1      --              --              --        -- 
sa12[4]            1      --              --              --        -- 
sa12[5]            1      --              --              --        -- 
sa12[6]            1      --              --              --        -- 
sa12[7]            1      --              --              --        -- 
sa13[0]            1      --              --              --        -- 
sa13[1]            1      --              --              --        -- 
sa13[2]            1      --              --              --        -- 
sa13[3]            1      --              --              --        -- 
sa13[4]            1      --              --              --        -- 
sa13[5]            1      --              --              --        -- 
sa13[6]            1      --              --              --        -- 
sa13[7]            1      --              --              --        -- 
sa20[0]            1      --              --              --        -- 
sa20[1]            1      --              --              --        -- 
sa20[2]            1      --              --              --        -- 
sa20[3]            1      --              --              --        -- 
sa20[4]            1      --              --              --        -- 
sa20[5]            1      --              --              --        -- 
sa20[6]            1      --              --              --        -- 
sa20[7]            1      --              --              --        -- 
sa21[0]            1      --              --              --        -- 
sa21[1]            1      --              --              --        -- 
sa21[2]            1      --              --              --        -- 
sa21[3]            1      --              --              --        -- 
sa21[4]            1      --              --              --        -- 
sa21[5]            1      --              --              --        -- 
sa21[6]            1      --              --              --        -- 
sa21[7]            1      --              --              --        -- 
sa22[0]            1      --              --              --        -- 
sa22[1]            1      --              --              --        -- 
sa22[2]            1      --              --              --        -- 
sa22[3]            1      --              --              --        -- 
sa22[4]            1      --              --              --        -- 
sa22[5]            1      --              --              --        -- 
sa22[6]            1      --              --              --        -- 
sa22[7]            1      --              --              --        -- 
sa23[0]            1      --              --              --        -- 
sa23[1]            1      --              --              --        -- 
sa23[2]            1      --              --              --        -- 
sa23[3]            1      --              --              --        -- 
sa23[4]            1      --              --              --        -- 
sa23[5]            1      --              --              --        -- 
sa23[6]            1      --              --              --        -- 
sa23[7]            1      --              --              --        -- 
sa30[0]            1      --              --              --        -- 
sa30[1]            1      --              --              --        -- 
sa30[2]            1      --              --              --        -- 
sa30[3]            1      --              --              --        -- 
sa30[4]            1      --              --              --        -- 
sa30[5]            1      --              --              --        -- 
sa30[6]            1      --              --              --        -- 
sa30[7]            1      --              --              --        -- 
sa31[0]            1      --              --              --        -- 
sa31[1]            1      --              --              --        -- 
sa31[2]            1      --              --              --        -- 
sa31[3]            1      --              --              --        -- 
sa31[4]            1      --              --              --        -- 
sa31[5]            1      --              --              --        -- 
sa31[6]            1      --              --              --        -- 
sa31[7]            1      --              --              --        -- 
sa32[0]            1      --              --              --        -- 
sa32[1]            1      --              --              --        -- 
sa32[2]            1      --              --              --        -- 
sa32[3]            1      --              --              --        -- 
sa32[4]            1      --              --              --        -- 
sa32[5]            1      --              --              --        -- 
sa32[6]            1      --              --              --        -- 
sa32[7]            1      --              --              --        -- 
sa33[0]            1      --              --              --        -- 
sa33[1]            1      --              --              --        -- 
sa33[2]            1      --              --              --        -- 
sa33[3]            1      --              --              --        -- 
sa33[4]            1      --              --              --        -- 
sa33[5]            1      --              --              --        -- 
sa33[6]            1      --              --              --        -- 
sa33[7]            1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      2.00
ld_r          0.00    0.00    0.00    0.00  clk       2.00
sa00_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa00_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa00_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa00_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa00_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa00_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa00_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa00_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa01_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa01_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa01_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa01_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa01_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa01_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa01_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa01_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa02_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa02_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa02_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa02_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa02_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa02_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa02_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa02_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa03_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa03_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa03_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa03_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa03_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa03_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa03_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa03_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa10_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa10_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa10_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa10_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa10_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa10_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa10_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa10_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa11_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa11_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa11_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa11_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa11_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa11_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa11_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa11_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa12_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa12_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa12_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa12_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa12_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa12_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa12_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa12_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa13_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa13_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa13_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa13_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa13_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa13_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa13_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa13_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa20_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa20_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa20_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa20_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa20_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa20_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa20_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa20_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa21_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa21_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa21_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa21_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa21_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa21_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa21_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa21_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa22_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa22_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa22_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa22_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa22_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa22_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa22_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa22_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa23_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa23_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa23_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa23_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa23_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa23_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa23_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa23_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa30_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa30_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa30_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa30_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa30_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa30_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa30_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa30_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa31_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa31_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa31_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa31_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa31_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa31_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa31_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa31_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa32_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa32_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa32_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa32_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa32_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa32_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa32_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa32_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
sa33_next[0]
              0.00    0.00    0.00    0.00  clk       2.00
sa33_next[1]
              0.00    0.00    0.00    0.00  clk       2.00
sa33_next[2]
              0.00    0.00    0.00    0.00  clk       2.00
sa33_next[3]
              0.00    0.00    0.00    0.00  clk       2.00
sa33_next[4]
              0.00    0.00    0.00    0.00  clk       2.00
sa33_next[5]
              0.00    0.00    0.00    0.00  clk       2.00
sa33_next[6]
              0.00    0.00    0.00    0.00  clk       2.00
sa33_next[7]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[0]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[1]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[2]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[3]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[4]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[5]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[6]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[7]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[8]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[9]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[10]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[11]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[12]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[13]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[14]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[15]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[16]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[17]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[18]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[19]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[20]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[21]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[22]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[23]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[24]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[25]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[26]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[27]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[28]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[29]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[30]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[31]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[32]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[33]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[34]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[35]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[36]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[37]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[38]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[39]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[40]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[41]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[42]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[43]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[44]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[45]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[46]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[47]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[48]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[49]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[50]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[51]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[52]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[53]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[54]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[55]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[56]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[57]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[58]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[59]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[60]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[61]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[62]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[63]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[64]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[65]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[66]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[67]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[68]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[69]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[70]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[71]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[72]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[73]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[74]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[75]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[76]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[77]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[78]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[79]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[80]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[81]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[82]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[83]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[84]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[85]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[86]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[87]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[88]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[89]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[90]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[91]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[92]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[93]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[94]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[95]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[96]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[97]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[98]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[99]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[100]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[101]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[102]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[103]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[104]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[105]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[106]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[107]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[108]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[109]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[110]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[111]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[112]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[113]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[114]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[115]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[116]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[117]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[118]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[119]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[120]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[121]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[122]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[123]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[124]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[125]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[126]
              0.00    0.00    0.00    0.00  clk       2.00
text_in_r[127]
              0.00    0.00    0.00    0.00  clk       2.00
w0[0]         0.00    0.00    0.00    0.00  clk       2.00
w0[1]         0.00    0.00    0.00    0.00  clk       2.00
w0[2]         0.00    0.00    0.00    0.00  clk       2.00
w0[3]         0.00    0.00    0.00    0.00  clk       2.00
w0[4]         0.00    0.00    0.00    0.00  clk       2.00
w0[5]         0.00    0.00    0.00    0.00  clk       2.00
w0[6]         0.00    0.00    0.00    0.00  clk       2.00
w0[7]         0.00    0.00    0.00    0.00  clk       2.00
w0[8]         0.00    0.00    0.00    0.00  clk       2.00
w0[9]         0.00    0.00    0.00    0.00  clk       2.00
w0[10]        0.00    0.00    0.00    0.00  clk       2.00
w0[11]        0.00    0.00    0.00    0.00  clk       2.00
w0[12]        0.00    0.00    0.00    0.00  clk       2.00
w0[13]        0.00    0.00    0.00    0.00  clk       2.00
w0[14]        0.00    0.00    0.00    0.00  clk       2.00
w0[15]        0.00    0.00    0.00    0.00  clk       2.00
w0[16]        0.00    0.00    0.00    0.00  clk       2.00
w0[17]        0.00    0.00    0.00    0.00  clk       2.00
w0[18]        0.00    0.00    0.00    0.00  clk       2.00
w0[19]        0.00    0.00    0.00    0.00  clk       2.00
w0[20]        0.00    0.00    0.00    0.00  clk       2.00
w0[21]        0.00    0.00    0.00    0.00  clk       2.00
w0[22]        0.00    0.00    0.00    0.00  clk       2.00
w0[23]        0.00    0.00    0.00    0.00  clk       2.00
w0[24]        0.00    0.00    0.00    0.00  clk       2.00
w0[25]        0.00    0.00    0.00    0.00  clk       2.00
w0[26]        0.00    0.00    0.00    0.00  clk       2.00
w0[27]        0.00    0.00    0.00    0.00  clk       2.00
w0[28]        0.00    0.00    0.00    0.00  clk       2.00
w0[29]        0.00    0.00    0.00    0.00  clk       2.00
w0[30]        0.00    0.00    0.00    0.00  clk       2.00
w0[31]        0.00    0.00    0.00    0.00  clk       2.00
w1[0]         0.00    0.00    0.00    0.00  clk       2.00
w1[1]         0.00    0.00    0.00    0.00  clk       2.00
w1[2]         0.00    0.00    0.00    0.00  clk       2.00
w1[3]         0.00    0.00    0.00    0.00  clk       2.00
w1[4]         0.00    0.00    0.00    0.00  clk       2.00
w1[5]         0.00    0.00    0.00    0.00  clk       2.00
w1[6]         0.00    0.00    0.00    0.00  clk       2.00
w1[7]         0.00    0.00    0.00    0.00  clk       2.00
w1[8]         0.00    0.00    0.00    0.00  clk       2.00
w1[9]         0.00    0.00    0.00    0.00  clk       2.00
w1[10]        0.00    0.00    0.00    0.00  clk       2.00
w1[11]        0.00    0.00    0.00    0.00  clk       2.00
w1[12]        0.00    0.00    0.00    0.00  clk       2.00
w1[13]        0.00    0.00    0.00    0.00  clk       2.00
w1[14]        0.00    0.00    0.00    0.00  clk       2.00
w1[15]        0.00    0.00    0.00    0.00  clk       2.00
w1[16]        0.00    0.00    0.00    0.00  clk       2.00
w1[17]        0.00    0.00    0.00    0.00  clk       2.00
w1[18]        0.00    0.00    0.00    0.00  clk       2.00
w1[19]        0.00    0.00    0.00    0.00  clk       2.00
w1[20]        0.00    0.00    0.00    0.00  clk       2.00
w1[21]        0.00    0.00    0.00    0.00  clk       2.00
w1[22]        0.00    0.00    0.00    0.00  clk       2.00
w1[23]        0.00    0.00    0.00    0.00  clk       2.00
w1[24]        0.00    0.00    0.00    0.00  clk       2.00
w1[25]        0.00    0.00    0.00    0.00  clk       2.00
w1[26]        0.00    0.00    0.00    0.00  clk       2.00
w1[27]        0.00    0.00    0.00    0.00  clk       2.00
w1[28]        0.00    0.00    0.00    0.00  clk       2.00
w1[29]        0.00    0.00    0.00    0.00  clk       2.00
w1[30]        0.00    0.00    0.00    0.00  clk       2.00
w1[31]        0.00    0.00    0.00    0.00  clk       2.00
w2[0]         0.00    0.00    0.00    0.00  clk       2.00
w2[1]         0.00    0.00    0.00    0.00  clk       2.00
w2[2]         0.00    0.00    0.00    0.00  clk       2.00
w2[3]         0.00    0.00    0.00    0.00  clk       2.00
w2[4]         0.00    0.00    0.00    0.00  clk       2.00
w2[5]         0.00    0.00    0.00    0.00  clk       2.00
w2[6]         0.00    0.00    0.00    0.00  clk       2.00
w2[7]         0.00    0.00    0.00    0.00  clk       2.00
w2[8]         0.00    0.00    0.00    0.00  clk       2.00
w2[9]         0.00    0.00    0.00    0.00  clk       2.00
w2[10]        0.00    0.00    0.00    0.00  clk       2.00
w2[11]        0.00    0.00    0.00    0.00  clk       2.00
w2[12]        0.00    0.00    0.00    0.00  clk       2.00
w2[13]        0.00    0.00    0.00    0.00  clk       2.00
w2[14]        0.00    0.00    0.00    0.00  clk       2.00
w2[15]        0.00    0.00    0.00    0.00  clk       2.00
w2[16]        0.00    0.00    0.00    0.00  clk       2.00
w2[17]        0.00    0.00    0.00    0.00  clk       2.00
w2[18]        0.00    0.00    0.00    0.00  clk       2.00
w2[19]        0.00    0.00    0.00    0.00  clk       2.00
w2[20]        0.00    0.00    0.00    0.00  clk       2.00
w2[21]        0.00    0.00    0.00    0.00  clk       2.00
w2[22]        0.00    0.00    0.00    0.00  clk       2.00
w2[23]        0.00    0.00    0.00    0.00  clk       2.00
w2[24]        0.00    0.00    0.00    0.00  clk       2.00
w2[25]        0.00    0.00    0.00    0.00  clk       2.00
w2[26]        0.00    0.00    0.00    0.00  clk       2.00
w2[27]        0.00    0.00    0.00    0.00  clk       2.00
w2[28]        0.00    0.00    0.00    0.00  clk       2.00
w2[29]        0.00    0.00    0.00    0.00  clk       2.00
w2[30]        0.00    0.00    0.00    0.00  clk       2.00
w2[31]        0.00    0.00    0.00    0.00  clk       2.00
w3[0]         0.00    0.00    0.00    0.00  clk       2.00
w3[1]         0.00    0.00    0.00    0.00  clk       2.00
w3[2]         0.00    0.00    0.00    0.00  clk       2.00
w3[3]         0.00    0.00    0.00    0.00  clk       2.00
w3[4]         0.00    0.00    0.00    0.00  clk       2.00
w3[5]         0.00    0.00    0.00    0.00  clk       2.00
w3[6]         0.00    0.00    0.00    0.00  clk       2.00
w3[7]         0.00    0.00    0.00    0.00  clk       2.00
w3[8]         0.00    0.00    0.00    0.00  clk       2.00
w3[9]         0.00    0.00    0.00    0.00  clk       2.00
w3[10]        0.00    0.00    0.00    0.00  clk       2.00
w3[11]        0.00    0.00    0.00    0.00  clk       2.00
w3[12]        0.00    0.00    0.00    0.00  clk       2.00
w3[13]        0.00    0.00    0.00    0.00  clk       2.00
w3[14]        0.00    0.00    0.00    0.00  clk       2.00
w3[15]        0.00    0.00    0.00    0.00  clk       2.00
w3[16]        0.00    0.00    0.00    0.00  clk       2.00
w3[17]        0.00    0.00    0.00    0.00  clk       2.00
w3[18]        0.00    0.00    0.00    0.00  clk       2.00
w3[19]        0.00    0.00    0.00    0.00  clk       2.00
w3[20]        0.00    0.00    0.00    0.00  clk       2.00
w3[21]        0.00    0.00    0.00    0.00  clk       2.00
w3[22]        0.00    0.00    0.00    0.00  clk       2.00
w3[23]        0.00    0.00    0.00    0.00  clk       2.00
w3[24]        0.00    0.00    0.00    0.00  clk       2.00
w3[25]        0.00    0.00    0.00    0.00  clk       2.00
w3[26]        0.00    0.00    0.00    0.00  clk       2.00
w3[27]        0.00    0.00    0.00    0.00  clk       2.00
w3[28]        0.00    0.00    0.00    0.00  clk       2.00
w3[29]        0.00    0.00    0.00    0.00  clk       2.00
w3[30]        0.00    0.00    0.00    0.00  clk       2.00
w3[31]        0.00    0.00    0.00    0.00  clk       2.00


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
ld_r          --      --     --      --     --      --     --     --        -- 
sa00_next[0]
              --      --     --      --     --      --     --     --        -- 
sa00_next[1]
              --      --     --      --     --      --     --     --        -- 
sa00_next[2]
              --      --     --      --     --      --     --     --        -- 
sa00_next[3]
              --      --     --      --     --      --     --     --        -- 
sa00_next[4]
              --      --     --      --     --      --     --     --        -- 
sa00_next[5]
              --      --     --      --     --      --     --     --        -- 
sa00_next[6]
              --      --     --      --     --      --     --     --        -- 
sa00_next[7]
              --      --     --      --     --      --     --     --        -- 
sa01_next[0]
              --      --     --      --     --      --     --     --        -- 
sa01_next[1]
              --      --     --      --     --      --     --     --        -- 
sa01_next[2]
              --      --     --      --     --      --     --     --        -- 
sa01_next[3]
              --      --     --      --     --      --     --     --        -- 
sa01_next[4]
              --      --     --      --     --      --     --     --        -- 
sa01_next[5]
              --      --     --      --     --      --     --     --        -- 
sa01_next[6]
              --      --     --      --     --      --     --     --        -- 
sa01_next[7]
              --      --     --      --     --      --     --     --        -- 
sa02_next[0]
              --      --     --      --     --      --     --     --        -- 
sa02_next[1]
              --      --     --      --     --      --     --     --        -- 
sa02_next[2]
              --      --     --      --     --      --     --     --        -- 
sa02_next[3]
              --      --     --      --     --      --     --     --        -- 
sa02_next[4]
              --      --     --      --     --      --     --     --        -- 
sa02_next[5]
              --      --     --      --     --      --     --     --        -- 
sa02_next[6]
              --      --     --      --     --      --     --     --        -- 
sa02_next[7]
              --      --     --      --     --      --     --     --        -- 
sa03_next[0]
              --      --     --      --     --      --     --     --        -- 
sa03_next[1]
              --      --     --      --     --      --     --     --        -- 
sa03_next[2]
              --      --     --      --     --      --     --     --        -- 
sa03_next[3]
              --      --     --      --     --      --     --     --        -- 
sa03_next[4]
              --      --     --      --     --      --     --     --        -- 
sa03_next[5]
              --      --     --      --     --      --     --     --        -- 
sa03_next[6]
              --      --     --      --     --      --     --     --        -- 
sa03_next[7]
              --      --     --      --     --      --     --     --        -- 
sa10_next[0]
              --      --     --      --     --      --     --     --        -- 
sa10_next[1]
              --      --     --      --     --      --     --     --        -- 
sa10_next[2]
              --      --     --      --     --      --     --     --        -- 
sa10_next[3]
              --      --     --      --     --      --     --     --        -- 
sa10_next[4]
              --      --     --      --     --      --     --     --        -- 
sa10_next[5]
              --      --     --      --     --      --     --     --        -- 
sa10_next[6]
              --      --     --      --     --      --     --     --        -- 
sa10_next[7]
              --      --     --      --     --      --     --     --        -- 
sa11_next[0]
              --      --     --      --     --      --     --     --        -- 
sa11_next[1]
              --      --     --      --     --      --     --     --        -- 
sa11_next[2]
              --      --     --      --     --      --     --     --        -- 
sa11_next[3]
              --      --     --      --     --      --     --     --        -- 
sa11_next[4]
              --      --     --      --     --      --     --     --        -- 
sa11_next[5]
              --      --     --      --     --      --     --     --        -- 
sa11_next[6]
              --      --     --      --     --      --     --     --        -- 
sa11_next[7]
              --      --     --      --     --      --     --     --        -- 
sa12_next[0]
              --      --     --      --     --      --     --     --        -- 
sa12_next[1]
              --      --     --      --     --      --     --     --        -- 
sa12_next[2]
              --      --     --      --     --      --     --     --        -- 
sa12_next[3]
              --      --     --      --     --      --     --     --        -- 
sa12_next[4]
              --      --     --      --     --      --     --     --        -- 
sa12_next[5]
              --      --     --      --     --      --     --     --        -- 
sa12_next[6]
              --      --     --      --     --      --     --     --        -- 
sa12_next[7]
              --      --     --      --     --      --     --     --        -- 
sa13_next[0]
              --      --     --      --     --      --     --     --        -- 
sa13_next[1]
              --      --     --      --     --      --     --     --        -- 
sa13_next[2]
              --      --     --      --     --      --     --     --        -- 
sa13_next[3]
              --      --     --      --     --      --     --     --        -- 
sa13_next[4]
              --      --     --      --     --      --     --     --        -- 
sa13_next[5]
              --      --     --      --     --      --     --     --        -- 
sa13_next[6]
              --      --     --      --     --      --     --     --        -- 
sa13_next[7]
              --      --     --      --     --      --     --     --        -- 
sa20_next[0]
              --      --     --      --     --      --     --     --        -- 
sa20_next[1]
              --      --     --      --     --      --     --     --        -- 
sa20_next[2]
              --      --     --      --     --      --     --     --        -- 
sa20_next[3]
              --      --     --      --     --      --     --     --        -- 
sa20_next[4]
              --      --     --      --     --      --     --     --        -- 
sa20_next[5]
              --      --     --      --     --      --     --     --        -- 
sa20_next[6]
              --      --     --      --     --      --     --     --        -- 
sa20_next[7]
              --      --     --      --     --      --     --     --        -- 
sa21_next[0]
              --      --     --      --     --      --     --     --        -- 
sa21_next[1]
              --      --     --      --     --      --     --     --        -- 
sa21_next[2]
              --      --     --      --     --      --     --     --        -- 
sa21_next[3]
              --      --     --      --     --      --     --     --        -- 
sa21_next[4]
              --      --     --      --     --      --     --     --        -- 
sa21_next[5]
              --      --     --      --     --      --     --     --        -- 
sa21_next[6]
              --      --     --      --     --      --     --     --        -- 
sa21_next[7]
              --      --     --      --     --      --     --     --        -- 
sa22_next[0]
              --      --     --      --     --      --     --     --        -- 
sa22_next[1]
              --      --     --      --     --      --     --     --        -- 
sa22_next[2]
              --      --     --      --     --      --     --     --        -- 
sa22_next[3]
              --      --     --      --     --      --     --     --        -- 
sa22_next[4]
              --      --     --      --     --      --     --     --        -- 
sa22_next[5]
              --      --     --      --     --      --     --     --        -- 
sa22_next[6]
              --      --     --      --     --      --     --     --        -- 
sa22_next[7]
              --      --     --      --     --      --     --     --        -- 
sa23_next[0]
              --      --     --      --     --      --     --     --        -- 
sa23_next[1]
              --      --     --      --     --      --     --     --        -- 
sa23_next[2]
              --      --     --      --     --      --     --     --        -- 
sa23_next[3]
              --      --     --      --     --      --     --     --        -- 
sa23_next[4]
              --      --     --      --     --      --     --     --        -- 
sa23_next[5]
              --      --     --      --     --      --     --     --        -- 
sa23_next[6]
              --      --     --      --     --      --     --     --        -- 
sa23_next[7]
              --      --     --      --     --      --     --     --        -- 
sa30_next[0]
              --      --     --      --     --      --     --     --        -- 
sa30_next[1]
              --      --     --      --     --      --     --     --        -- 
sa30_next[2]
              --      --     --      --     --      --     --     --        -- 
sa30_next[3]
              --      --     --      --     --      --     --     --        -- 
sa30_next[4]
              --      --     --      --     --      --     --     --        -- 
sa30_next[5]
              --      --     --      --     --      --     --     --        -- 
sa30_next[6]
              --      --     --      --     --      --     --     --        -- 
sa30_next[7]
              --      --     --      --     --      --     --     --        -- 
sa31_next[0]
              --      --     --      --     --      --     --     --        -- 
sa31_next[1]
              --      --     --      --     --      --     --     --        -- 
sa31_next[2]
              --      --     --      --     --      --     --     --        -- 
sa31_next[3]
              --      --     --      --     --      --     --     --        -- 
sa31_next[4]
              --      --     --      --     --      --     --     --        -- 
sa31_next[5]
              --      --     --      --     --      --     --     --        -- 
sa31_next[6]
              --      --     --      --     --      --     --     --        -- 
sa31_next[7]
              --      --     --      --     --      --     --     --        -- 
sa32_next[0]
              --      --     --      --     --      --     --     --        -- 
sa32_next[1]
              --      --     --      --     --      --     --     --        -- 
sa32_next[2]
              --      --     --      --     --      --     --     --        -- 
sa32_next[3]
              --      --     --      --     --      --     --     --        -- 
sa32_next[4]
              --      --     --      --     --      --     --     --        -- 
sa32_next[5]
              --      --     --      --     --      --     --     --        -- 
sa32_next[6]
              --      --     --      --     --      --     --     --        -- 
sa32_next[7]
              --      --     --      --     --      --     --     --        -- 
sa33_next[0]
              --      --     --      --     --      --     --     --        -- 
sa33_next[1]
              --      --     --      --     --      --     --     --        -- 
sa33_next[2]
              --      --     --      --     --      --     --     --        -- 
sa33_next[3]
              --      --     --      --     --      --     --     --        -- 
sa33_next[4]
              --      --     --      --     --      --     --     --        -- 
sa33_next[5]
              --      --     --      --     --      --     --     --        -- 
sa33_next[6]
              --      --     --      --     --      --     --     --        -- 
sa33_next[7]
              --      --     --      --     --      --     --     --        -- 
text_in_r[0]
              --      --     --      --     --      --     --     --        -- 
text_in_r[1]
              --      --     --      --     --      --     --     --        -- 
text_in_r[2]
              --      --     --      --     --      --     --     --        -- 
text_in_r[3]
              --      --     --      --     --      --     --     --        -- 
text_in_r[4]
              --      --     --      --     --      --     --     --        -- 
text_in_r[5]
              --      --     --      --     --      --     --     --        -- 
text_in_r[6]
              --      --     --      --     --      --     --     --        -- 
text_in_r[7]
              --      --     --      --     --      --     --     --        -- 
text_in_r[8]
              --      --     --      --     --      --     --     --        -- 
text_in_r[9]
              --      --     --      --     --      --     --     --        -- 
text_in_r[10]
              --      --     --      --     --      --     --     --        -- 
text_in_r[11]
              --      --     --      --     --      --     --     --        -- 
text_in_r[12]
              --      --     --      --     --      --     --     --        -- 
text_in_r[13]
              --      --     --      --     --      --     --     --        -- 
text_in_r[14]
              --      --     --      --     --      --     --     --        -- 
text_in_r[15]
              --      --     --      --     --      --     --     --        -- 
text_in_r[16]
              --      --     --      --     --      --     --     --        -- 
text_in_r[17]
              --      --     --      --     --      --     --     --        -- 
text_in_r[18]
              --      --     --      --     --      --     --     --        -- 
text_in_r[19]
              --      --     --      --     --      --     --     --        -- 
text_in_r[20]
              --      --     --      --     --      --     --     --        -- 
text_in_r[21]
              --      --     --      --     --      --     --     --        -- 
text_in_r[22]
              --      --     --      --     --      --     --     --        -- 
text_in_r[23]
              --      --     --      --     --      --     --     --        -- 
text_in_r[24]
              --      --     --      --     --      --     --     --        -- 
text_in_r[25]
              --      --     --      --     --      --     --     --        -- 
text_in_r[26]
              --      --     --      --     --      --     --     --        -- 
text_in_r[27]
              --      --     --      --     --      --     --     --        -- 
text_in_r[28]
              --      --     --      --     --      --     --     --        -- 
text_in_r[29]
              --      --     --      --     --      --     --     --        -- 
text_in_r[30]
              --      --     --      --     --      --     --     --        -- 
text_in_r[31]
              --      --     --      --     --      --     --     --        -- 
text_in_r[32]
              --      --     --      --     --      --     --     --        -- 
text_in_r[33]
              --      --     --      --     --      --     --     --        -- 
text_in_r[34]
              --      --     --      --     --      --     --     --        -- 
text_in_r[35]
              --      --     --      --     --      --     --     --        -- 
text_in_r[36]
              --      --     --      --     --      --     --     --        -- 
text_in_r[37]
              --      --     --      --     --      --     --     --        -- 
text_in_r[38]
              --      --     --      --     --      --     --     --        -- 
text_in_r[39]
              --      --     --      --     --      --     --     --        -- 
text_in_r[40]
              --      --     --      --     --      --     --     --        -- 
text_in_r[41]
              --      --     --      --     --      --     --     --        -- 
text_in_r[42]
              --      --     --      --     --      --     --     --        -- 
text_in_r[43]
              --      --     --      --     --      --     --     --        -- 
text_in_r[44]
              --      --     --      --     --      --     --     --        -- 
text_in_r[45]
              --      --     --      --     --      --     --     --        -- 
text_in_r[46]
              --      --     --      --     --      --     --     --        -- 
text_in_r[47]
              --      --     --      --     --      --     --     --        -- 
text_in_r[48]
              --      --     --      --     --      --     --     --        -- 
text_in_r[49]
              --      --     --      --     --      --     --     --        -- 
text_in_r[50]
              --      --     --      --     --      --     --     --        -- 
text_in_r[51]
              --      --     --      --     --      --     --     --        -- 
text_in_r[52]
              --      --     --      --     --      --     --     --        -- 
text_in_r[53]
              --      --     --      --     --      --     --     --        -- 
text_in_r[54]
              --      --     --      --     --      --     --     --        -- 
text_in_r[55]
              --      --     --      --     --      --     --     --        -- 
text_in_r[56]
              --      --     --      --     --      --     --     --        -- 
text_in_r[57]
              --      --     --      --     --      --     --     --        -- 
text_in_r[58]
              --      --     --      --     --      --     --     --        -- 
text_in_r[59]
              --      --     --      --     --      --     --     --        -- 
text_in_r[60]
              --      --     --      --     --      --     --     --        -- 
text_in_r[61]
              --      --     --      --     --      --     --     --        -- 
text_in_r[62]
              --      --     --      --     --      --     --     --        -- 
text_in_r[63]
              --      --     --      --     --      --     --     --        -- 
text_in_r[64]
              --      --     --      --     --      --     --     --        -- 
text_in_r[65]
              --      --     --      --     --      --     --     --        -- 
text_in_r[66]
              --      --     --      --     --      --     --     --        -- 
text_in_r[67]
              --      --     --      --     --      --     --     --        -- 
text_in_r[68]
              --      --     --      --     --      --     --     --        -- 
text_in_r[69]
              --      --     --      --     --      --     --     --        -- 
text_in_r[70]
              --      --     --      --     --      --     --     --        -- 
text_in_r[71]
              --      --     --      --     --      --     --     --        -- 
text_in_r[72]
              --      --     --      --     --      --     --     --        -- 
text_in_r[73]
              --      --     --      --     --      --     --     --        -- 
text_in_r[74]
              --      --     --      --     --      --     --     --        -- 
text_in_r[75]
              --      --     --      --     --      --     --     --        -- 
text_in_r[76]
              --      --     --      --     --      --     --     --        -- 
text_in_r[77]
              --      --     --      --     --      --     --     --        -- 
text_in_r[78]
              --      --     --      --     --      --     --     --        -- 
text_in_r[79]
              --      --     --      --     --      --     --     --        -- 
text_in_r[80]
              --      --     --      --     --      --     --     --        -- 
text_in_r[81]
              --      --     --      --     --      --     --     --        -- 
text_in_r[82]
              --      --     --      --     --      --     --     --        -- 
text_in_r[83]
              --      --     --      --     --      --     --     --        -- 
text_in_r[84]
              --      --     --      --     --      --     --     --        -- 
text_in_r[85]
              --      --     --      --     --      --     --     --        -- 
text_in_r[86]
              --      --     --      --     --      --     --     --        -- 
text_in_r[87]
              --      --     --      --     --      --     --     --        -- 
text_in_r[88]
              --      --     --      --     --      --     --     --        -- 
text_in_r[89]
              --      --     --      --     --      --     --     --        -- 
text_in_r[90]
              --      --     --      --     --      --     --     --        -- 
text_in_r[91]
              --      --     --      --     --      --     --     --        -- 
text_in_r[92]
              --      --     --      --     --      --     --     --        -- 
text_in_r[93]
              --      --     --      --     --      --     --     --        -- 
text_in_r[94]
              --      --     --      --     --      --     --     --        -- 
text_in_r[95]
              --      --     --      --     --      --     --     --        -- 
text_in_r[96]
              --      --     --      --     --      --     --     --        -- 
text_in_r[97]
              --      --     --      --     --      --     --     --        -- 
text_in_r[98]
              --      --     --      --     --      --     --     --        -- 
text_in_r[99]
              --      --     --      --     --      --     --     --        -- 
text_in_r[100]
              --      --     --      --     --      --     --     --        -- 
text_in_r[101]
              --      --     --      --     --      --     --     --        -- 
text_in_r[102]
              --      --     --      --     --      --     --     --        -- 
text_in_r[103]
              --      --     --      --     --      --     --     --        -- 
text_in_r[104]
              --      --     --      --     --      --     --     --        -- 
text_in_r[105]
              --      --     --      --     --      --     --     --        -- 
text_in_r[106]
              --      --     --      --     --      --     --     --        -- 
text_in_r[107]
              --      --     --      --     --      --     --     --        -- 
text_in_r[108]
              --      --     --      --     --      --     --     --        -- 
text_in_r[109]
              --      --     --      --     --      --     --     --        -- 
text_in_r[110]
              --      --     --      --     --      --     --     --        -- 
text_in_r[111]
              --      --     --      --     --      --     --     --        -- 
text_in_r[112]
              --      --     --      --     --      --     --     --        -- 
text_in_r[113]
              --      --     --      --     --      --     --     --        -- 
text_in_r[114]
              --      --     --      --     --      --     --     --        -- 
text_in_r[115]
              --      --     --      --     --      --     --     --        -- 
text_in_r[116]
              --      --     --      --     --      --     --     --        -- 
text_in_r[117]
              --      --     --      --     --      --     --     --        -- 
text_in_r[118]
              --      --     --      --     --      --     --     --        -- 
text_in_r[119]
              --      --     --      --     --      --     --     --        -- 
text_in_r[120]
              --      --     --      --     --      --     --     --        -- 
text_in_r[121]
              --      --     --      --     --      --     --     --        -- 
text_in_r[122]
              --      --     --      --     --      --     --     --        -- 
text_in_r[123]
              --      --     --      --     --      --     --     --        -- 
text_in_r[124]
              --      --     --      --     --      --     --     --        -- 
text_in_r[125]
              --      --     --      --     --      --     --     --        -- 
text_in_r[126]
              --      --     --      --     --      --     --     --        -- 
text_in_r[127]
              --      --     --      --     --      --     --     --        -- 
w0[0]         --      --     --      --     --      --     --     --        -- 
w0[1]         --      --     --      --     --      --     --     --        -- 
w0[2]         --      --     --      --     --      --     --     --        -- 
w0[3]         --      --     --      --     --      --     --     --        -- 
w0[4]         --      --     --      --     --      --     --     --        -- 
w0[5]         --      --     --      --     --      --     --     --        -- 
w0[6]         --      --     --      --     --      --     --     --        -- 
w0[7]         --      --     --      --     --      --     --     --        -- 
w0[8]         --      --     --      --     --      --     --     --        -- 
w0[9]         --      --     --      --     --      --     --     --        -- 
w0[10]        --      --     --      --     --      --     --     --        -- 
w0[11]        --      --     --      --     --      --     --     --        -- 
w0[12]        --      --     --      --     --      --     --     --        -- 
w0[13]        --      --     --      --     --      --     --     --        -- 
w0[14]        --      --     --      --     --      --     --     --        -- 
w0[15]        --      --     --      --     --      --     --     --        -- 
w0[16]        --      --     --      --     --      --     --     --        -- 
w0[17]        --      --     --      --     --      --     --     --        -- 
w0[18]        --      --     --      --     --      --     --     --        -- 
w0[19]        --      --     --      --     --      --     --     --        -- 
w0[20]        --      --     --      --     --      --     --     --        -- 
w0[21]        --      --     --      --     --      --     --     --        -- 
w0[22]        --      --     --      --     --      --     --     --        -- 
w0[23]        --      --     --      --     --      --     --     --        -- 
w0[24]        --      --     --      --     --      --     --     --        -- 
w0[25]        --      --     --      --     --      --     --     --        -- 
w0[26]        --      --     --      --     --      --     --     --        -- 
w0[27]        --      --     --      --     --      --     --     --        -- 
w0[28]        --      --     --      --     --      --     --     --        -- 
w0[29]        --      --     --      --     --      --     --     --        -- 
w0[30]        --      --     --      --     --      --     --     --        -- 
w0[31]        --      --     --      --     --      --     --     --        -- 
w1[0]         --      --     --      --     --      --     --     --        -- 
w1[1]         --      --     --      --     --      --     --     --        -- 
w1[2]         --      --     --      --     --      --     --     --        -- 
w1[3]         --      --     --      --     --      --     --     --        -- 
w1[4]         --      --     --      --     --      --     --     --        -- 
w1[5]         --      --     --      --     --      --     --     --        -- 
w1[6]         --      --     --      --     --      --     --     --        -- 
w1[7]         --      --     --      --     --      --     --     --        -- 
w1[8]         --      --     --      --     --      --     --     --        -- 
w1[9]         --      --     --      --     --      --     --     --        -- 
w1[10]        --      --     --      --     --      --     --     --        -- 
w1[11]        --      --     --      --     --      --     --     --        -- 
w1[12]        --      --     --      --     --      --     --     --        -- 
w1[13]        --      --     --      --     --      --     --     --        -- 
w1[14]        --      --     --      --     --      --     --     --        -- 
w1[15]        --      --     --      --     --      --     --     --        -- 
w1[16]        --      --     --      --     --      --     --     --        -- 
w1[17]        --      --     --      --     --      --     --     --        -- 
w1[18]        --      --     --      --     --      --     --     --        -- 
w1[19]        --      --     --      --     --      --     --     --        -- 
w1[20]        --      --     --      --     --      --     --     --        -- 
w1[21]        --      --     --      --     --      --     --     --        -- 
w1[22]        --      --     --      --     --      --     --     --        -- 
w1[23]        --      --     --      --     --      --     --     --        -- 
w1[24]        --      --     --      --     --      --     --     --        -- 
w1[25]        --      --     --      --     --      --     --     --        -- 
w1[26]        --      --     --      --     --      --     --     --        -- 
w1[27]        --      --     --      --     --      --     --     --        -- 
w1[28]        --      --     --      --     --      --     --     --        -- 
w1[29]        --      --     --      --     --      --     --     --        -- 
w1[30]        --      --     --      --     --      --     --     --        -- 
w1[31]        --      --     --      --     --      --     --     --        -- 
w2[0]         --      --     --      --     --      --     --     --        -- 
w2[1]         --      --     --      --     --      --     --     --        -- 
w2[2]         --      --     --      --     --      --     --     --        -- 
w2[3]         --      --     --      --     --      --     --     --        -- 
w2[4]         --      --     --      --     --      --     --     --        -- 
w2[5]         --      --     --      --     --      --     --     --        -- 
w2[6]         --      --     --      --     --      --     --     --        -- 
w2[7]         --      --     --      --     --      --     --     --        -- 
w2[8]         --      --     --      --     --      --     --     --        -- 
w2[9]         --      --     --      --     --      --     --     --        -- 
w2[10]        --      --     --      --     --      --     --     --        -- 
w2[11]        --      --     --      --     --      --     --     --        -- 
w2[12]        --      --     --      --     --      --     --     --        -- 
w2[13]        --      --     --      --     --      --     --     --        -- 
w2[14]        --      --     --      --     --      --     --     --        -- 
w2[15]        --      --     --      --     --      --     --     --        -- 
w2[16]        --      --     --      --     --      --     --     --        -- 
w2[17]        --      --     --      --     --      --     --     --        -- 
w2[18]        --      --     --      --     --      --     --     --        -- 
w2[19]        --      --     --      --     --      --     --     --        -- 
w2[20]        --      --     --      --     --      --     --     --        -- 
w2[21]        --      --     --      --     --      --     --     --        -- 
w2[22]        --      --     --      --     --      --     --     --        -- 
w2[23]        --      --     --      --     --      --     --     --        -- 
w2[24]        --      --     --      --     --      --     --     --        -- 
w2[25]        --      --     --      --     --      --     --     --        -- 
w2[26]        --      --     --      --     --      --     --     --        -- 
w2[27]        --      --     --      --     --      --     --     --        -- 
w2[28]        --      --     --      --     --      --     --     --        -- 
w2[29]        --      --     --      --     --      --     --     --        -- 
w2[30]        --      --     --      --     --      --     --     --        -- 
w2[31]        --      --     --      --     --      --     --     --        -- 
w3[0]         --      --     --      --     --      --     --     --        -- 
w3[1]         --      --     --      --     --      --     --     --        -- 
w3[2]         --      --     --      --     --      --     --     --        -- 
w3[3]         --      --     --      --     --      --     --     --        -- 
w3[4]         --      --     --      --     --      --     --     --        -- 
w3[5]         --      --     --      --     --      --     --     --        -- 
w3[6]         --      --     --      --     --      --     --     --        -- 
w3[7]         --      --     --      --     --      --     --     --        -- 
w3[8]         --      --     --      --     --      --     --     --        -- 
w3[9]         --      --     --      --     --      --     --     --        -- 
w3[10]        --      --     --      --     --      --     --     --        -- 
w3[11]        --      --     --      --     --      --     --     --        -- 
w3[12]        --      --     --      --     --      --     --     --        -- 
w3[13]        --      --     --      --     --      --     --     --        -- 
w3[14]        --      --     --      --     --      --     --     --        -- 
w3[15]        --      --     --      --     --      --     --     --        -- 
w3[16]        --      --     --      --     --      --     --     --        -- 
w3[17]        --      --     --      --     --      --     --     --        -- 
w3[18]        --      --     --      --     --      --     --     --        -- 
w3[19]        --      --     --      --     --      --     --     --        -- 
w3[20]        --      --     --      --     --      --     --     --        -- 
w3[21]        --      --     --      --     --      --     --     --        -- 
w3[22]        --      --     --      --     --      --     --     --        -- 
w3[23]        --      --     --      --     --      --     --     --        -- 
w3[24]        --      --     --      --     --      --     --     --        -- 
w3[25]        --      --     --      --     --      --     --     --        -- 
w3[26]        --      --     --      --     --      --     --     --        -- 
w3[27]        --      --     --      --     --      --     --     --        -- 
w3[28]        --      --     --      --     --      --     --     --        -- 
w3[29]        --      --     --      --     --      --     --     --        -- 
w3[30]        --      --     --      --     --      --     --     --        -- 
w3[31]        --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
ld_r          --      --      --      -- 
sa00_next[0]
              --      --      --      -- 
sa00_next[1]
              --      --      --      -- 
sa00_next[2]
              --      --      --      -- 
sa00_next[3]
              --      --      --      -- 
sa00_next[4]
              --      --      --      -- 
sa00_next[5]
              --      --      --      -- 
sa00_next[6]
              --      --      --      -- 
sa00_next[7]
              --      --      --      -- 
sa01_next[0]
              --      --      --      -- 
sa01_next[1]
              --      --      --      -- 
sa01_next[2]
              --      --      --      -- 
sa01_next[3]
              --      --      --      -- 
sa01_next[4]
              --      --      --      -- 
sa01_next[5]
              --      --      --      -- 
sa01_next[6]
              --      --      --      -- 
sa01_next[7]
              --      --      --      -- 
sa02_next[0]
              --      --      --      -- 
sa02_next[1]
              --      --      --      -- 
sa02_next[2]
              --      --      --      -- 
sa02_next[3]
              --      --      --      -- 
sa02_next[4]
              --      --      --      -- 
sa02_next[5]
              --      --      --      -- 
sa02_next[6]
              --      --      --      -- 
sa02_next[7]
              --      --      --      -- 
sa03_next[0]
              --      --      --      -- 
sa03_next[1]
              --      --      --      -- 
sa03_next[2]
              --      --      --      -- 
sa03_next[3]
              --      --      --      -- 
sa03_next[4]
              --      --      --      -- 
sa03_next[5]
              --      --      --      -- 
sa03_next[6]
              --      --      --      -- 
sa03_next[7]
              --      --      --      -- 
sa10_next[0]
              --      --      --      -- 
sa10_next[1]
              --      --      --      -- 
sa10_next[2]
              --      --      --      -- 
sa10_next[3]
              --      --      --      -- 
sa10_next[4]
              --      --      --      -- 
sa10_next[5]
              --      --      --      -- 
sa10_next[6]
              --      --      --      -- 
sa10_next[7]
              --      --      --      -- 
sa11_next[0]
              --      --      --      -- 
sa11_next[1]
              --      --      --      -- 
sa11_next[2]
              --      --      --      -- 
sa11_next[3]
              --      --      --      -- 
sa11_next[4]
              --      --      --      -- 
sa11_next[5]
              --      --      --      -- 
sa11_next[6]
              --      --      --      -- 
sa11_next[7]
              --      --      --      -- 
sa12_next[0]
              --      --      --      -- 
sa12_next[1]
              --      --      --      -- 
sa12_next[2]
              --      --      --      -- 
sa12_next[3]
              --      --      --      -- 
sa12_next[4]
              --      --      --      -- 
sa12_next[5]
              --      --      --      -- 
sa12_next[6]
              --      --      --      -- 
sa12_next[7]
              --      --      --      -- 
sa13_next[0]
              --      --      --      -- 
sa13_next[1]
              --      --      --      -- 
sa13_next[2]
              --      --      --      -- 
sa13_next[3]
              --      --      --      -- 
sa13_next[4]
              --      --      --      -- 
sa13_next[5]
              --      --      --      -- 
sa13_next[6]
              --      --      --      -- 
sa13_next[7]
              --      --      --      -- 
sa20_next[0]
              --      --      --      -- 
sa20_next[1]
              --      --      --      -- 
sa20_next[2]
              --      --      --      -- 
sa20_next[3]
              --      --      --      -- 
sa20_next[4]
              --      --      --      -- 
sa20_next[5]
              --      --      --      -- 
sa20_next[6]
              --      --      --      -- 
sa20_next[7]
              --      --      --      -- 
sa21_next[0]
              --      --      --      -- 
sa21_next[1]
              --      --      --      -- 
sa21_next[2]
              --      --      --      -- 
sa21_next[3]
              --      --      --      -- 
sa21_next[4]
              --      --      --      -- 
sa21_next[5]
              --      --      --      -- 
sa21_next[6]
              --      --      --      -- 
sa21_next[7]
              --      --      --      -- 
sa22_next[0]
              --      --      --      -- 
sa22_next[1]
              --      --      --      -- 
sa22_next[2]
              --      --      --      -- 
sa22_next[3]
              --      --      --      -- 
sa22_next[4]
              --      --      --      -- 
sa22_next[5]
              --      --      --      -- 
sa22_next[6]
              --      --      --      -- 
sa22_next[7]
              --      --      --      -- 
sa23_next[0]
              --      --      --      -- 
sa23_next[1]
              --      --      --      -- 
sa23_next[2]
              --      --      --      -- 
sa23_next[3]
              --      --      --      -- 
sa23_next[4]
              --      --      --      -- 
sa23_next[5]
              --      --      --      -- 
sa23_next[6]
              --      --      --      -- 
sa23_next[7]
              --      --      --      -- 
sa30_next[0]
              --      --      --      -- 
sa30_next[1]
              --      --      --      -- 
sa30_next[2]
              --      --      --      -- 
sa30_next[3]
              --      --      --      -- 
sa30_next[4]
              --      --      --      -- 
sa30_next[5]
              --      --      --      -- 
sa30_next[6]
              --      --      --      -- 
sa30_next[7]
              --      --      --      -- 
sa31_next[0]
              --      --      --      -- 
sa31_next[1]
              --      --      --      -- 
sa31_next[2]
              --      --      --      -- 
sa31_next[3]
              --      --      --      -- 
sa31_next[4]
              --      --      --      -- 
sa31_next[5]
              --      --      --      -- 
sa31_next[6]
              --      --      --      -- 
sa31_next[7]
              --      --      --      -- 
sa32_next[0]
              --      --      --      -- 
sa32_next[1]
              --      --      --      -- 
sa32_next[2]
              --      --      --      -- 
sa32_next[3]
              --      --      --      -- 
sa32_next[4]
              --      --      --      -- 
sa32_next[5]
              --      --      --      -- 
sa32_next[6]
              --      --      --      -- 
sa32_next[7]
              --      --      --      -- 
sa33_next[0]
              --      --      --      -- 
sa33_next[1]
              --      --      --      -- 
sa33_next[2]
              --      --      --      -- 
sa33_next[3]
              --      --      --      -- 
sa33_next[4]
              --      --      --      -- 
sa33_next[5]
              --      --      --      -- 
sa33_next[6]
              --      --      --      -- 
sa33_next[7]
              --      --      --      -- 
text_in_r[0]
              --      --      --      -- 
text_in_r[1]
              --      --      --      -- 
text_in_r[2]
              --      --      --      -- 
text_in_r[3]
              --      --      --      -- 
text_in_r[4]
              --      --      --      -- 
text_in_r[5]
              --      --      --      -- 
text_in_r[6]
              --      --      --      -- 
text_in_r[7]
              --      --      --      -- 
text_in_r[8]
              --      --      --      -- 
text_in_r[9]
              --      --      --      -- 
text_in_r[10]
              --      --      --      -- 
text_in_r[11]
              --      --      --      -- 
text_in_r[12]
              --      --      --      -- 
text_in_r[13]
              --      --      --      -- 
text_in_r[14]
              --      --      --      -- 
text_in_r[15]
              --      --      --      -- 
text_in_r[16]
              --      --      --      -- 
text_in_r[17]
              --      --      --      -- 
text_in_r[18]
              --      --      --      -- 
text_in_r[19]
              --      --      --      -- 
text_in_r[20]
              --      --      --      -- 
text_in_r[21]
              --      --      --      -- 
text_in_r[22]
              --      --      --      -- 
text_in_r[23]
              --      --      --      -- 
text_in_r[24]
              --      --      --      -- 
text_in_r[25]
              --      --      --      -- 
text_in_r[26]
              --      --      --      -- 
text_in_r[27]
              --      --      --      -- 
text_in_r[28]
              --      --      --      -- 
text_in_r[29]
              --      --      --      -- 
text_in_r[30]
              --      --      --      -- 
text_in_r[31]
              --      --      --      -- 
text_in_r[32]
              --      --      --      -- 
text_in_r[33]
              --      --      --      -- 
text_in_r[34]
              --      --      --      -- 
text_in_r[35]
              --      --      --      -- 
text_in_r[36]
              --      --      --      -- 
text_in_r[37]
              --      --      --      -- 
text_in_r[38]
              --      --      --      -- 
text_in_r[39]
              --      --      --      -- 
text_in_r[40]
              --      --      --      -- 
text_in_r[41]
              --      --      --      -- 
text_in_r[42]
              --      --      --      -- 
text_in_r[43]
              --      --      --      -- 
text_in_r[44]
              --      --      --      -- 
text_in_r[45]
              --      --      --      -- 
text_in_r[46]
              --      --      --      -- 
text_in_r[47]
              --      --      --      -- 
text_in_r[48]
              --      --      --      -- 
text_in_r[49]
              --      --      --      -- 
text_in_r[50]
              --      --      --      -- 
text_in_r[51]
              --      --      --      -- 
text_in_r[52]
              --      --      --      -- 
text_in_r[53]
              --      --      --      -- 
text_in_r[54]
              --      --      --      -- 
text_in_r[55]
              --      --      --      -- 
text_in_r[56]
              --      --      --      -- 
text_in_r[57]
              --      --      --      -- 
text_in_r[58]
              --      --      --      -- 
text_in_r[59]
              --      --      --      -- 
text_in_r[60]
              --      --      --      -- 
text_in_r[61]
              --      --      --      -- 
text_in_r[62]
              --      --      --      -- 
text_in_r[63]
              --      --      --      -- 
text_in_r[64]
              --      --      --      -- 
text_in_r[65]
              --      --      --      -- 
text_in_r[66]
              --      --      --      -- 
text_in_r[67]
              --      --      --      -- 
text_in_r[68]
              --      --      --      -- 
text_in_r[69]
              --      --      --      -- 
text_in_r[70]
              --      --      --      -- 
text_in_r[71]
              --      --      --      -- 
text_in_r[72]
              --      --      --      -- 
text_in_r[73]
              --      --      --      -- 
text_in_r[74]
              --      --      --      -- 
text_in_r[75]
              --      --      --      -- 
text_in_r[76]
              --      --      --      -- 
text_in_r[77]
              --      --      --      -- 
text_in_r[78]
              --      --      --      -- 
text_in_r[79]
              --      --      --      -- 
text_in_r[80]
              --      --      --      -- 
text_in_r[81]
              --      --      --      -- 
text_in_r[82]
              --      --      --      -- 
text_in_r[83]
              --      --      --      -- 
text_in_r[84]
              --      --      --      -- 
text_in_r[85]
              --      --      --      -- 
text_in_r[86]
              --      --      --      -- 
text_in_r[87]
              --      --      --      -- 
text_in_r[88]
              --      --      --      -- 
text_in_r[89]
              --      --      --      -- 
text_in_r[90]
              --      --      --      -- 
text_in_r[91]
              --      --      --      -- 
text_in_r[92]
              --      --      --      -- 
text_in_r[93]
              --      --      --      -- 
text_in_r[94]
              --      --      --      -- 
text_in_r[95]
              --      --      --      -- 
text_in_r[96]
              --      --      --      -- 
text_in_r[97]
              --      --      --      -- 
text_in_r[98]
              --      --      --      -- 
text_in_r[99]
              --      --      --      -- 
text_in_r[100]
              --      --      --      -- 
text_in_r[101]
              --      --      --      -- 
text_in_r[102]
              --      --      --      -- 
text_in_r[103]
              --      --      --      -- 
text_in_r[104]
              --      --      --      -- 
text_in_r[105]
              --      --      --      -- 
text_in_r[106]
              --      --      --      -- 
text_in_r[107]
              --      --      --      -- 
text_in_r[108]
              --      --      --      -- 
text_in_r[109]
              --      --      --      -- 
text_in_r[110]
              --      --      --      -- 
text_in_r[111]
              --      --      --      -- 
text_in_r[112]
              --      --      --      -- 
text_in_r[113]
              --      --      --      -- 
text_in_r[114]
              --      --      --      -- 
text_in_r[115]
              --      --      --      -- 
text_in_r[116]
              --      --      --      -- 
text_in_r[117]
              --      --      --      -- 
text_in_r[118]
              --      --      --      -- 
text_in_r[119]
              --      --      --      -- 
text_in_r[120]
              --      --      --      -- 
text_in_r[121]
              --      --      --      -- 
text_in_r[122]
              --      --      --      -- 
text_in_r[123]
              --      --      --      -- 
text_in_r[124]
              --      --      --      -- 
text_in_r[125]
              --      --      --      -- 
text_in_r[126]
              --      --      --      -- 
text_in_r[127]
              --      --      --      -- 
w0[0]         --      --      --      -- 
w0[1]         --      --      --      -- 
w0[2]         --      --      --      -- 
w0[3]         --      --      --      -- 
w0[4]         --      --      --      -- 
w0[5]         --      --      --      -- 
w0[6]         --      --      --      -- 
w0[7]         --      --      --      -- 
w0[8]         --      --      --      -- 
w0[9]         --      --      --      -- 
w0[10]        --      --      --      -- 
w0[11]        --      --      --      -- 
w0[12]        --      --      --      -- 
w0[13]        --      --      --      -- 
w0[14]        --      --      --      -- 
w0[15]        --      --      --      -- 
w0[16]        --      --      --      -- 
w0[17]        --      --      --      -- 
w0[18]        --      --      --      -- 
w0[19]        --      --      --      -- 
w0[20]        --      --      --      -- 
w0[21]        --      --      --      -- 
w0[22]        --      --      --      -- 
w0[23]        --      --      --      -- 
w0[24]        --      --      --      -- 
w0[25]        --      --      --      -- 
w0[26]        --      --      --      -- 
w0[27]        --      --      --      -- 
w0[28]        --      --      --      -- 
w0[29]        --      --      --      -- 
w0[30]        --      --      --      -- 
w0[31]        --      --      --      -- 
w1[0]         --      --      --      -- 
w1[1]         --      --      --      -- 
w1[2]         --      --      --      -- 
w1[3]         --      --      --      -- 
w1[4]         --      --      --      -- 
w1[5]         --      --      --      -- 
w1[6]         --      --      --      -- 
w1[7]         --      --      --      -- 
w1[8]         --      --      --      -- 
w1[9]         --      --      --      -- 
w1[10]        --      --      --      -- 
w1[11]        --      --      --      -- 
w1[12]        --      --      --      -- 
w1[13]        --      --      --      -- 
w1[14]        --      --      --      -- 
w1[15]        --      --      --      -- 
w1[16]        --      --      --      -- 
w1[17]        --      --      --      -- 
w1[18]        --      --      --      -- 
w1[19]        --      --      --      -- 
w1[20]        --      --      --      -- 
w1[21]        --      --      --      -- 
w1[22]        --      --      --      -- 
w1[23]        --      --      --      -- 
w1[24]        --      --      --      -- 
w1[25]        --      --      --      -- 
w1[26]        --      --      --      -- 
w1[27]        --      --      --      -- 
w1[28]        --      --      --      -- 
w1[29]        --      --      --      -- 
w1[30]        --      --      --      -- 
w1[31]        --      --      --      -- 
w2[0]         --      --      --      -- 
w2[1]         --      --      --      -- 
w2[2]         --      --      --      -- 
w2[3]         --      --      --      -- 
w2[4]         --      --      --      -- 
w2[5]         --      --      --      -- 
w2[6]         --      --      --      -- 
w2[7]         --      --      --      -- 
w2[8]         --      --      --      -- 
w2[9]         --      --      --      -- 
w2[10]        --      --      --      -- 
w2[11]        --      --      --      -- 
w2[12]        --      --      --      -- 
w2[13]        --      --      --      -- 
w2[14]        --      --      --      -- 
w2[15]        --      --      --      -- 
w2[16]        --      --      --      -- 
w2[17]        --      --      --      -- 
w2[18]        --      --      --      -- 
w2[19]        --      --      --      -- 
w2[20]        --      --      --      -- 
w2[21]        --      --      --      -- 
w2[22]        --      --      --      -- 
w2[23]        --      --      --      -- 
w2[24]        --      --      --      -- 
w2[25]        --      --      --      -- 
w2[26]        --      --      --      -- 
w2[27]        --      --      --      -- 
w2[28]        --      --      --      -- 
w2[29]        --      --      --      -- 
w2[30]        --      --      --      -- 
w2[31]        --      --      --      -- 
w3[0]         --      --      --      -- 
w3[1]         --      --      --      -- 
w3[2]         --      --      --      -- 
w3[3]         --      --      --      -- 
w3[4]         --      --      --      -- 
w3[5]         --      --      --      -- 
w3[6]         --      --      --      -- 
w3[7]         --      --      --      -- 
w3[8]         --      --      --      -- 
w3[9]         --      --      --      -- 
w3[10]        --      --      --      -- 
w3[11]        --      --      --      -- 
w3[12]        --      --      --      -- 
w3[13]        --      --      --      -- 
w3[14]        --      --      --      -- 
w3[15]        --      --      --      -- 
w3[16]        --      --      --      -- 
w3[17]        --      --      --      -- 
w3[18]        --      --      --      -- 
w3[19]        --      --      --      -- 
w3[20]        --      --      --      -- 
w3[21]        --      --      --      -- 
w3[22]        --      --      --      -- 
w3[23]        --      --      --      -- 
w3[24]        --      --      --      -- 
w3[25]        --      --      --      -- 
w3[26]        --      --      --      -- 
w3[27]        --      --      --      -- 
w3[28]        --      --      --      -- 
w3[29]        --      --      --      -- 
w3[30]        --      --      --      -- 
w3[31]        --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
sa00[0]       3.00    3.00    3.00    3.00  clk       0.00
sa00[1]       3.00    3.00    3.00    3.00  clk       0.00
sa00[2]       3.00    3.00    3.00    3.00  clk       0.00
sa00[3]       3.00    3.00    3.00    3.00  clk       0.00
sa00[4]       3.00    3.00    3.00    3.00  clk       0.00
sa00[5]       3.00    3.00    3.00    3.00  clk       0.00
sa00[6]       3.00    3.00    3.00    3.00  clk       0.00
sa00[7]       3.00    3.00    3.00    3.00  clk       0.00
sa01[0]       3.00    3.00    3.00    3.00  clk       0.00
sa01[1]       3.00    3.00    3.00    3.00  clk       0.00
sa01[2]       3.00    3.00    3.00    3.00  clk       0.00
sa01[3]       3.00    3.00    3.00    3.00  clk       0.00
sa01[4]       3.00    3.00    3.00    3.00  clk       0.00
sa01[5]       3.00    3.00    3.00    3.00  clk       0.00
sa01[6]       3.00    3.00    3.00    3.00  clk       0.00
sa01[7]       3.00    3.00    3.00    3.00  clk       0.00
sa02[0]       3.00    3.00    3.00    3.00  clk       0.00
sa02[1]       3.00    3.00    3.00    3.00  clk       0.00
sa02[2]       3.00    3.00    3.00    3.00  clk       0.00
sa02[3]       3.00    3.00    3.00    3.00  clk       0.00
sa02[4]       3.00    3.00    3.00    3.00  clk       0.00
sa02[5]       3.00    3.00    3.00    3.00  clk       0.00
sa02[6]       3.00    3.00    3.00    3.00  clk       0.00
sa02[7]       3.00    3.00    3.00    3.00  clk       0.00
sa03[0]       3.00    3.00    3.00    3.00  clk       0.00
sa03[1]       3.00    3.00    3.00    3.00  clk       0.00
sa03[2]       3.00    3.00    3.00    3.00  clk       0.00
sa03[3]       3.00    3.00    3.00    3.00  clk       0.00
sa03[4]       3.00    3.00    3.00    3.00  clk       0.00
sa03[5]       3.00    3.00    3.00    3.00  clk       0.00
sa03[6]       3.00    3.00    3.00    3.00  clk       0.00
sa03[7]       3.00    3.00    3.00    3.00  clk       0.00
sa10[0]       3.00    3.00    3.00    3.00  clk       0.00
sa10[1]       3.00    3.00    3.00    3.00  clk       0.00
sa10[2]       3.00    3.00    3.00    3.00  clk       0.00
sa10[3]       3.00    3.00    3.00    3.00  clk       0.00
sa10[4]       3.00    3.00    3.00    3.00  clk       0.00
sa10[5]       3.00    3.00    3.00    3.00  clk       0.00
sa10[6]       3.00    3.00    3.00    3.00  clk       0.00
sa10[7]       3.00    3.00    3.00    3.00  clk       0.00
sa11[0]       3.00    3.00    3.00    3.00  clk       0.00
sa11[1]       3.00    3.00    3.00    3.00  clk       0.00
sa11[2]       3.00    3.00    3.00    3.00  clk       0.00
sa11[3]       3.00    3.00    3.00    3.00  clk       0.00
sa11[4]       3.00    3.00    3.00    3.00  clk       0.00
sa11[5]       3.00    3.00    3.00    3.00  clk       0.00
sa11[6]       3.00    3.00    3.00    3.00  clk       0.00
sa11[7]       3.00    3.00    3.00    3.00  clk       0.00
sa12[0]       3.00    3.00    3.00    3.00  clk       0.00
sa12[1]       3.00    3.00    3.00    3.00  clk       0.00
sa12[2]       3.00    3.00    3.00    3.00  clk       0.00
sa12[3]       3.00    3.00    3.00    3.00  clk       0.00
sa12[4]       3.00    3.00    3.00    3.00  clk       0.00
sa12[5]       3.00    3.00    3.00    3.00  clk       0.00
sa12[6]       3.00    3.00    3.00    3.00  clk       0.00
sa12[7]       3.00    3.00    3.00    3.00  clk       0.00
sa13[0]       3.00    3.00    3.00    3.00  clk       0.00
sa13[1]       3.00    3.00    3.00    3.00  clk       0.00
sa13[2]       3.00    3.00    3.00    3.00  clk       0.00
sa13[3]       3.00    3.00    3.00    3.00  clk       0.00
sa13[4]       3.00    3.00    3.00    3.00  clk       0.00
sa13[5]       3.00    3.00    3.00    3.00  clk       0.00
sa13[6]       3.00    3.00    3.00    3.00  clk       0.00
sa13[7]       3.00    3.00    3.00    3.00  clk       0.00
sa20[0]       3.00    3.00    3.00    3.00  clk       0.00
sa20[1]       3.00    3.00    3.00    3.00  clk       0.00
sa20[2]       3.00    3.00    3.00    3.00  clk       0.00
sa20[3]       3.00    3.00    3.00    3.00  clk       0.00
sa20[4]       3.00    3.00    3.00    3.00  clk       0.00
sa20[5]       3.00    3.00    3.00    3.00  clk       0.00
sa20[6]       3.00    3.00    3.00    3.00  clk       0.00
sa20[7]       3.00    3.00    3.00    3.00  clk       0.00
sa21[0]       3.00    3.00    3.00    3.00  clk       0.00
sa21[1]       3.00    3.00    3.00    3.00  clk       0.00
sa21[2]       3.00    3.00    3.00    3.00  clk       0.00
sa21[3]       3.00    3.00    3.00    3.00  clk       0.00
sa21[4]       3.00    3.00    3.00    3.00  clk       0.00
sa21[5]       3.00    3.00    3.00    3.00  clk       0.00
sa21[6]       3.00    3.00    3.00    3.00  clk       0.00
sa21[7]       3.00    3.00    3.00    3.00  clk       0.00
sa22[0]       3.00    3.00    3.00    3.00  clk       0.00
sa22[1]       3.00    3.00    3.00    3.00  clk       0.00
sa22[2]       3.00    3.00    3.00    3.00  clk       0.00
sa22[3]       3.00    3.00    3.00    3.00  clk       0.00
sa22[4]       3.00    3.00    3.00    3.00  clk       0.00
sa22[5]       3.00    3.00    3.00    3.00  clk       0.00
sa22[6]       3.00    3.00    3.00    3.00  clk       0.00
sa22[7]       3.00    3.00    3.00    3.00  clk       0.00
sa23[0]       3.00    3.00    3.00    3.00  clk       0.00
sa23[1]       3.00    3.00    3.00    3.00  clk       0.00
sa23[2]       3.00    3.00    3.00    3.00  clk       0.00
sa23[3]       3.00    3.00    3.00    3.00  clk       0.00
sa23[4]       3.00    3.00    3.00    3.00  clk       0.00
sa23[5]       3.00    3.00    3.00    3.00  clk       0.00
sa23[6]       3.00    3.00    3.00    3.00  clk       0.00
sa23[7]       3.00    3.00    3.00    3.00  clk       0.00
sa30[0]       3.00    3.00    3.00    3.00  clk       0.00
sa30[1]       3.00    3.00    3.00    3.00  clk       0.00
sa30[2]       3.00    3.00    3.00    3.00  clk       0.00
sa30[3]       3.00    3.00    3.00    3.00  clk       0.00
sa30[4]       3.00    3.00    3.00    3.00  clk       0.00
sa30[5]       3.00    3.00    3.00    3.00  clk       0.00
sa30[6]       3.00    3.00    3.00    3.00  clk       0.00
sa30[7]       3.00    3.00    3.00    3.00  clk       0.00
sa31[0]       3.00    3.00    3.00    3.00  clk       0.00
sa31[1]       3.00    3.00    3.00    3.00  clk       0.00
sa31[2]       3.00    3.00    3.00    3.00  clk       0.00
sa31[3]       3.00    3.00    3.00    3.00  clk       0.00
sa31[4]       3.00    3.00    3.00    3.00  clk       0.00
sa31[5]       3.00    3.00    3.00    3.00  clk       0.00
sa31[6]       3.00    3.00    3.00    3.00  clk       0.00
sa31[7]       3.00    3.00    3.00    3.00  clk       0.00
sa32[0]       3.00    3.00    3.00    3.00  clk       0.00
sa32[1]       3.00    3.00    3.00    3.00  clk       0.00
sa32[2]       3.00    3.00    3.00    3.00  clk       0.00
sa32[3]       3.00    3.00    3.00    3.00  clk       0.00
sa32[4]       3.00    3.00    3.00    3.00  clk       0.00
sa32[5]       3.00    3.00    3.00    3.00  clk       0.00
sa32[6]       3.00    3.00    3.00    3.00  clk       0.00
sa32[7]       3.00    3.00    3.00    3.00  clk       0.00
sa33[0]       3.00    3.00    3.00    3.00  clk       0.00
sa33[1]       3.00    3.00    3.00    3.00  clk       0.00
sa33[2]       3.00    3.00    3.00    3.00  clk       0.00
sa33[3]       3.00    3.00    3.00    3.00  clk       0.00
sa33[4]       3.00    3.00    3.00    3.00  clk       0.00
sa33[5]       3.00    3.00    3.00    3.00  clk       0.00
sa33[6]       3.00    3.00    3.00    3.00  clk       0.00
sa33[7]       3.00    3.00    3.00    3.00  clk       0.00

1
 
****************************************
Report : compile_options
Design : aes_addroundkey
Version: A-2007.12-SP4
Date   : Mon Mar 11 19:10:35 2013
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
aes_addroundkey                          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : aes_addroundkey
Version: A-2007.12-SP4
Date   : Mon Mar 11 19:10:35 2013
****************************************


  Startpoint: sa00_next[0]
              (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa00_next[0] (in)                        0.00       0.00 f
  ux00/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa00_next[1]
              (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa00_next[1] (in)                        0.00       0.00 f
  ux00/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa00_next[2]
              (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa00_next[2] (in)                        0.00       0.00 f
  ux00/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa00_next[3]
              (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa00_next[3] (in)                        0.00       0.00 f
  ux00/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa00_next[4]
              (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa00_next[4] (in)                        0.00       0.00 f
  ux00/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa00_next[5]
              (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa00_next[5] (in)                        0.00       0.00 f
  ux00/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa00_next[6]
              (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa00_next[6] (in)                        0.00       0.00 f
  ux00/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa00_next[7]
              (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa00_next[7] (in)                        0.00       0.00 f
  ux00/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa01_next[0]
              (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa01_next[0] (in)                        0.00       0.00 f
  ux01/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa01_next[1]
              (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa01_next[1] (in)                        0.00       0.00 f
  ux01/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa01_next[2]
              (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa01_next[2] (in)                        0.00       0.00 f
  ux01/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa01_next[3]
              (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa01_next[3] (in)                        0.00       0.00 f
  ux01/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa01_next[4]
              (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa01_next[4] (in)                        0.00       0.00 f
  ux01/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa01_next[5]
              (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa01_next[5] (in)                        0.00       0.00 f
  ux01/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa01_next[6]
              (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa01_next[6] (in)                        0.00       0.00 f
  ux01/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa01_next[7]
              (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa01_next[7] (in)                        0.00       0.00 f
  ux01/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa02_next[0]
              (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa02_next[0] (in)                        0.00       0.00 f
  ux02/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa02_next[1]
              (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa02_next[1] (in)                        0.00       0.00 f
  ux02/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa02_next[2]
              (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa02_next[2] (in)                        0.00       0.00 f
  ux02/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa02_next[3]
              (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa02_next[3] (in)                        0.00       0.00 f
  ux02/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa02_next[4]
              (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa02_next[4] (in)                        0.00       0.00 f
  ux02/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa02_next[5]
              (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa02_next[5] (in)                        0.00       0.00 f
  ux02/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa02_next[6]
              (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa02_next[6] (in)                        0.00       0.00 f
  ux02/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa02_next[7]
              (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa02_next[7] (in)                        0.00       0.00 f
  ux02/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa03_next[0]
              (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa03_next[0] (in)                        0.00       0.00 f
  ux03/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa03_next[1]
              (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa03_next[1] (in)                        0.00       0.00 f
  ux03/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa03_next[2]
              (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa03_next[2] (in)                        0.00       0.00 f
  ux03/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa03_next[3]
              (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa03_next[3] (in)                        0.00       0.00 f
  ux03/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa03_next[4]
              (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa03_next[4] (in)                        0.00       0.00 f
  ux03/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa03_next[5]
              (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa03_next[5] (in)                        0.00       0.00 f
  ux03/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa03_next[6]
              (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa03_next[6] (in)                        0.00       0.00 f
  ux03/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa03_next[7]
              (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa03_next[7] (in)                        0.00       0.00 f
  ux03/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa10_next[0]
              (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa10_next[0] (in)                        0.00       0.00 f
  ux10/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa10_next[1]
              (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa10_next[1] (in)                        0.00       0.00 f
  ux10/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa10_next[2]
              (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa10_next[2] (in)                        0.00       0.00 f
  ux10/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa10_next[3]
              (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa10_next[3] (in)                        0.00       0.00 f
  ux10/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa10_next[4]
              (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa10_next[4] (in)                        0.00       0.00 f
  ux10/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa10_next[5]
              (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa10_next[5] (in)                        0.00       0.00 f
  ux10/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa10_next[6]
              (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa10_next[6] (in)                        0.00       0.00 f
  ux10/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa10_next[7]
              (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa10_next[7] (in)                        0.00       0.00 f
  ux10/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa11_next[0]
              (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa11_next[0] (in)                        0.00       0.00 f
  ux11/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa11_next[1]
              (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa11_next[1] (in)                        0.00       0.00 f
  ux11/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa11_next[2]
              (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa11_next[2] (in)                        0.00       0.00 f
  ux11/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa11_next[3]
              (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa11_next[3] (in)                        0.00       0.00 f
  ux11/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa11_next[4]
              (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa11_next[4] (in)                        0.00       0.00 f
  ux11/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa11_next[5]
              (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa11_next[5] (in)                        0.00       0.00 f
  ux11/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa11_next[6]
              (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa11_next[6] (in)                        0.00       0.00 f
  ux11/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa11_next[7]
              (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa11_next[7] (in)                        0.00       0.00 f
  ux11/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa12_next[0]
              (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa12_next[0] (in)                        0.00       0.00 f
  ux12/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa12_next[1]
              (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa12_next[1] (in)                        0.00       0.00 f
  ux12/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa12_next[2]
              (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa12_next[2] (in)                        0.00       0.00 f
  ux12/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa12_next[3]
              (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa12_next[3] (in)                        0.00       0.00 f
  ux12/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa12_next[4]
              (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa12_next[4] (in)                        0.00       0.00 f
  ux12/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa12_next[5]
              (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa12_next[5] (in)                        0.00       0.00 f
  ux12/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa12_next[6]
              (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa12_next[6] (in)                        0.00       0.00 f
  ux12/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa12_next[7]
              (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa12_next[7] (in)                        0.00       0.00 f
  ux12/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa13_next[0]
              (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa13_next[0] (in)                        0.00       0.00 f
  ux13/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa13_next[1]
              (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa13_next[1] (in)                        0.00       0.00 f
  ux13/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa13_next[2]
              (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa13_next[2] (in)                        0.00       0.00 f
  ux13/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa13_next[3]
              (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa13_next[3] (in)                        0.00       0.00 f
  ux13/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa13_next[4]
              (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa13_next[4] (in)                        0.00       0.00 f
  ux13/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa13_next[5]
              (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa13_next[5] (in)                        0.00       0.00 f
  ux13/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa13_next[6]
              (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa13_next[6] (in)                        0.00       0.00 f
  ux13/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa13_next[7]
              (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa13_next[7] (in)                        0.00       0.00 f
  ux13/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa20_next[0]
              (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa20_next[0] (in)                        0.00       0.00 f
  ux20/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa20_next[1]
              (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa20_next[1] (in)                        0.00       0.00 f
  ux20/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa20_next[2]
              (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa20_next[2] (in)                        0.00       0.00 f
  ux20/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa20_next[3]
              (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa20_next[3] (in)                        0.00       0.00 f
  ux20/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa20_next[4]
              (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa20_next[4] (in)                        0.00       0.00 f
  ux20/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa20_next[5]
              (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa20_next[5] (in)                        0.00       0.00 f
  ux20/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa20_next[6]
              (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa20_next[6] (in)                        0.00       0.00 f
  ux20/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa20_next[7]
              (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa20_next[7] (in)                        0.00       0.00 f
  ux20/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa21_next[0]
              (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa21_next[0] (in)                        0.00       0.00 f
  ux21/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa21_next[1]
              (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa21_next[1] (in)                        0.00       0.00 f
  ux21/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa21_next[2]
              (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa21_next[2] (in)                        0.00       0.00 f
  ux21/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa21_next[3]
              (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa21_next[3] (in)                        0.00       0.00 f
  ux21/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa21_next[4]
              (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa21_next[4] (in)                        0.00       0.00 f
  ux21/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa21_next[5]
              (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa21_next[5] (in)                        0.00       0.00 f
  ux21/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa21_next[6]
              (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa21_next[6] (in)                        0.00       0.00 f
  ux21/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa21_next[7]
              (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa21_next[7] (in)                        0.00       0.00 f
  ux21/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa22_next[0]
              (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa22_next[0] (in)                        0.00       0.00 f
  ux22/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa22_next[1]
              (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa22_next[1] (in)                        0.00       0.00 f
  ux22/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa22_next[2]
              (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa22_next[2] (in)                        0.00       0.00 f
  ux22/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa22_next[3]
              (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa22_next[3] (in)                        0.00       0.00 f
  ux22/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa22_next[4]
              (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa22_next[4] (in)                        0.00       0.00 f
  ux22/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa22_next[5]
              (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa22_next[5] (in)                        0.00       0.00 f
  ux22/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa22_next[6]
              (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa22_next[6] (in)                        0.00       0.00 f
  ux22/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa22_next[7]
              (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa22_next[7] (in)                        0.00       0.00 f
  ux22/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa23_next[0]
              (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa23_next[0] (in)                        0.00       0.00 f
  ux23/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa23_next[1]
              (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa23_next[1] (in)                        0.00       0.00 f
  ux23/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa23_next[2]
              (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa23_next[2] (in)                        0.00       0.00 f
  ux23/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa23_next[3]
              (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa23_next[3] (in)                        0.00       0.00 f
  ux23/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa23_next[4]
              (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa23_next[4] (in)                        0.00       0.00 f
  ux23/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa23_next[5]
              (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa23_next[5] (in)                        0.00       0.00 f
  ux23/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa23_next[6]
              (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa23_next[6] (in)                        0.00       0.00 f
  ux23/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa23_next[7]
              (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa23_next[7] (in)                        0.00       0.00 f
  ux23/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa30_next[0]
              (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa30_next[0] (in)                        0.00       0.00 f
  ux30/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa30_next[1]
              (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa30_next[1] (in)                        0.00       0.00 f
  ux30/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa30_next[2]
              (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa30_next[2] (in)                        0.00       0.00 f
  ux30/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa30_next[3]
              (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa30_next[3] (in)                        0.00       0.00 f
  ux30/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa30_next[4]
              (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa30_next[4] (in)                        0.00       0.00 f
  ux30/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa30_next[5]
              (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa30_next[5] (in)                        0.00       0.00 f
  ux30/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa30_next[6]
              (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa30_next[6] (in)                        0.00       0.00 f
  ux30/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa30_next[7]
              (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa30_next[7] (in)                        0.00       0.00 f
  ux30/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa31_next[0]
              (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa31_next[0] (in)                        0.00       0.00 f
  ux31/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa31_next[1]
              (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa31_next[1] (in)                        0.00       0.00 f
  ux31/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa31_next[2]
              (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa31_next[2] (in)                        0.00       0.00 f
  ux31/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa31_next[3]
              (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa31_next[3] (in)                        0.00       0.00 f
  ux31/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa31_next[4]
              (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa31_next[4] (in)                        0.00       0.00 f
  ux31/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa31_next[5]
              (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa31_next[5] (in)                        0.00       0.00 f
  ux31/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa31_next[6]
              (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa31_next[6] (in)                        0.00       0.00 f
  ux31/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa31_next[7]
              (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa31_next[7] (in)                        0.00       0.00 f
  ux31/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa32_next[0]
              (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa32_next[0] (in)                        0.00       0.00 f
  ux32/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa32_next[1]
              (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa32_next[1] (in)                        0.00       0.00 f
  ux32/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa32_next[2]
              (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa32_next[2] (in)                        0.00       0.00 f
  ux32/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa32_next[3]
              (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa32_next[3] (in)                        0.00       0.00 f
  ux32/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa32_next[4]
              (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa32_next[4] (in)                        0.00       0.00 f
  ux32/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa32_next[5]
              (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa32_next[5] (in)                        0.00       0.00 f
  ux32/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa32_next[6]
              (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa32_next[6] (in)                        0.00       0.00 f
  ux32/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa32_next[7]
              (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa32_next[7] (in)                        0.00       0.00 f
  ux32/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa33_next[0]
              (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa33_next[0] (in)                        0.00       0.00 f
  ux33/sa_o_reg[0]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa33_next[1]
              (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa33_next[1] (in)                        0.00       0.00 f
  ux33/sa_o_reg[1]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa33_next[2]
              (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa33_next[2] (in)                        0.00       0.00 f
  ux33/sa_o_reg[2]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa33_next[3]
              (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa33_next[3] (in)                        0.00       0.00 f
  ux33/sa_o_reg[3]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa33_next[4]
              (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa33_next[4] (in)                        0.00       0.00 f
  ux33/sa_o_reg[4]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa33_next[5]
              (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa33_next[5] (in)                        0.00       0.00 f
  ux33/sa_o_reg[5]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa33_next[6]
              (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa33_next[6] (in)                        0.00       0.00 f
  ux33/sa_o_reg[6]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: sa33_next[7]
              (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  sa33_next[7] (in)                        0.00       0.00 f
  ux33/sa_o_reg[7]/D (SDFFQXLTS)           0.00       0.00 f
  data arrival time                                   0.00

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.26       0.26
  data required time                                  0.26
  -----------------------------------------------------------
  data required time                                  0.26
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.26


  Startpoint: w0[24] (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[24] (in)                              0.00       0.00 r
  U661/Y (INVXLTS)                         0.05       0.05 f
  U276/Y (INVX1TS)                         0.09       0.13 r
  U128/Y (XOR2X1TS)                        0.07       0.20 f
  ux00/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[25] (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[25] (in)                              0.00       0.00 r
  U663/Y (INVXLTS)                         0.05       0.05 f
  U280/Y (INVX1TS)                         0.09       0.13 r
  U127/Y (XOR2X1TS)                        0.07       0.20 f
  ux00/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[26] (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[26] (in)                              0.00       0.00 r
  U665/Y (INVXLTS)                         0.05       0.05 f
  U285/Y (INVX1TS)                         0.09       0.13 r
  U126/Y (XOR2X1TS)                        0.07       0.20 f
  ux00/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[27] (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[27] (in)                              0.00       0.00 r
  U667/Y (INVXLTS)                         0.05       0.05 f
  U288/Y (INVX1TS)                         0.09       0.13 r
  U125/Y (XOR2X1TS)                        0.07       0.20 f
  ux00/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[28] (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[28] (in)                              0.00       0.00 r
  U669/Y (INVXLTS)                         0.05       0.05 f
  U291/Y (INVX1TS)                         0.09       0.13 r
  U124/Y (XOR2X1TS)                        0.07       0.20 f
  ux00/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[29] (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[29] (in)                              0.00       0.00 r
  U671/Y (INVXLTS)                         0.05       0.05 f
  U294/Y (INVX1TS)                         0.09       0.13 r
  U123/Y (XOR2X1TS)                        0.07       0.20 f
  ux00/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[30] (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[30] (in)                              0.00       0.00 r
  U673/Y (INVXLTS)                         0.05       0.05 f
  U297/Y (INVX1TS)                         0.09       0.13 r
  U122/Y (XOR2X1TS)                        0.07       0.20 f
  ux00/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[31] (input port clocked by clk)
  Endpoint: ux00/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[31] (in)                              0.00       0.00 r
  U675/Y (INVXLTS)                         0.05       0.05 f
  U300/Y (INVX1TS)                         0.09       0.13 r
  U121/Y (XOR2X1TS)                        0.07       0.20 f
  ux00/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[24] (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[24] (in)                              0.00       0.00 r
  U597/Y (INVXLTS)                         0.05       0.05 f
  U217/Y (INVX1TS)                         0.09       0.13 r
  U120/Y (XOR2X1TS)                        0.07       0.20 f
  ux01/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[25] (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[25] (in)                              0.00       0.00 r
  U599/Y (INVXLTS)                         0.05       0.05 f
  U220/Y (INVX1TS)                         0.09       0.13 r
  U119/Y (XOR2X1TS)                        0.07       0.20 f
  ux01/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[26] (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[26] (in)                              0.00       0.00 r
  U601/Y (INVXLTS)                         0.05       0.05 f
  U224/Y (INVX1TS)                         0.09       0.13 r
  U118/Y (XOR2X1TS)                        0.07       0.20 f
  ux01/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[27] (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[27] (in)                              0.00       0.00 r
  U603/Y (INVXLTS)                         0.05       0.05 f
  U228/Y (INVX1TS)                         0.09       0.13 r
  U117/Y (XOR2X1TS)                        0.07       0.20 f
  ux01/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[28] (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[28] (in)                              0.00       0.00 r
  U605/Y (INVXLTS)                         0.05       0.05 f
  U230/Y (INVX1TS)                         0.09       0.13 r
  U116/Y (XOR2X1TS)                        0.07       0.20 f
  ux01/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[29] (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[29] (in)                              0.00       0.00 r
  U607/Y (INVXLTS)                         0.05       0.05 f
  U234/Y (INVX1TS)                         0.09       0.13 r
  U115/Y (XOR2X1TS)                        0.07       0.20 f
  ux01/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[30] (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[30] (in)                              0.00       0.00 r
  U609/Y (INVXLTS)                         0.05       0.05 f
  U237/Y (INVX1TS)                         0.09       0.13 r
  U114/Y (XOR2X1TS)                        0.07       0.20 f
  ux01/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[31] (input port clocked by clk)
  Endpoint: ux01/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[31] (in)                              0.00       0.00 r
  U611/Y (INVXLTS)                         0.05       0.05 f
  U241/Y (INVX1TS)                         0.09       0.13 r
  U113/Y (XOR2X1TS)                        0.07       0.20 f
  ux01/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[24] (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[24] (in)                              0.00       0.00 r
  U564/Y (INVXLTS)                         0.05       0.05 f
  U377/Y (INVX1TS)                         0.09       0.13 r
  U112/Y (XOR2X1TS)                        0.07       0.20 f
  ux02/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[25] (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[25] (in)                              0.00       0.00 r
  U562/Y (INVXLTS)                         0.05       0.05 f
  U399/Y (INVX1TS)                         0.09       0.13 r
  U111/Y (XOR2X1TS)                        0.07       0.20 f
  ux02/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[26] (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[26] (in)                              0.00       0.00 r
  U560/Y (INVXLTS)                         0.05       0.05 f
  U410/Y (INVX1TS)                         0.09       0.13 r
  U110/Y (XOR2X1TS)                        0.07       0.20 f
  ux02/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[27] (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[27] (in)                              0.00       0.00 r
  U558/Y (INVXLTS)                         0.05       0.05 f
  U418/Y (INVX1TS)                         0.09       0.13 r
  U109/Y (XOR2X1TS)                        0.07       0.20 f
  ux02/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[28] (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[28] (in)                              0.00       0.00 r
  U556/Y (INVXLTS)                         0.05       0.05 f
  U400/Y (INVX1TS)                         0.09       0.13 r
  U108/Y (XOR2X1TS)                        0.07       0.20 f
  ux02/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[29] (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[29] (in)                              0.00       0.00 r
  U554/Y (INVXLTS)                         0.05       0.05 f
  U360/Y (INVX1TS)                         0.09       0.13 r
  U107/Y (XOR2X1TS)                        0.07       0.20 f
  ux02/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[30] (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[30] (in)                              0.00       0.00 r
  U552/Y (INVXLTS)                         0.05       0.05 f
  U336/Y (INVX1TS)                         0.09       0.13 r
  U106/Y (XOR2X1TS)                        0.07       0.20 f
  ux02/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[31] (input port clocked by clk)
  Endpoint: ux02/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[31] (in)                              0.00       0.00 r
  U550/Y (INVXLTS)                         0.05       0.05 f
  U388/Y (INVX1TS)                         0.09       0.13 r
  U105/Y (XOR2X1TS)                        0.07       0.20 f
  ux02/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[24] (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[24] (in)                              0.00       0.00 r
  U628/Y (INVXLTS)                         0.05       0.05 f
  U318/Y (INVX1TS)                         0.09       0.13 r
  U104/Y (XOR2X1TS)                        0.07       0.20 f
  ux03/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[25] (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[25] (in)                              0.00       0.00 r
  U626/Y (INVXLTS)                         0.05       0.05 f
  U311/Y (INVX1TS)                         0.09       0.13 r
  U103/Y (XOR2X1TS)                        0.07       0.20 f
  ux03/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[26] (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[26] (in)                              0.00       0.00 r
  U624/Y (INVXLTS)                         0.05       0.05 f
  U307/Y (INVX1TS)                         0.09       0.13 r
  U102/Y (XOR2X1TS)                        0.07       0.20 f
  ux03/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[27] (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[27] (in)                              0.00       0.00 r
  U622/Y (INVXLTS)                         0.05       0.05 f
  U299/Y (INVX1TS)                         0.09       0.13 r
  U101/Y (XOR2X1TS)                        0.07       0.20 f
  ux03/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[28] (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[28] (in)                              0.00       0.00 r
  U620/Y (INVXLTS)                         0.05       0.05 f
  U293/Y (INVX1TS)                         0.09       0.13 r
  U100/Y (XOR2X1TS)                        0.07       0.20 f
  ux03/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[29] (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[29] (in)                              0.00       0.00 r
  U618/Y (INVXLTS)                         0.05       0.05 f
  U287/Y (INVX1TS)                         0.09       0.13 r
  U99/Y (XOR2X1TS)                         0.07       0.20 f
  ux03/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[30] (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[30] (in)                              0.00       0.00 r
  U616/Y (INVXLTS)                         0.05       0.05 f
  U279/Y (INVX1TS)                         0.09       0.13 r
  U98/Y (XOR2X1TS)                         0.07       0.20 f
  ux03/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[31] (input port clocked by clk)
  Endpoint: ux03/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[31] (in)                              0.00       0.00 r
  U614/Y (INVXLTS)                         0.05       0.05 f
  U275/Y (INVX1TS)                         0.09       0.13 r
  U97/Y (XOR2X1TS)                         0.07       0.20 f
  ux03/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux03/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[16] (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[16] (in)                              0.00       0.00 r
  U645/Y (INVXLTS)                         0.05       0.05 f
  U305/Y (INVX1TS)                         0.09       0.13 r
  U96/Y (XOR2X1TS)                         0.07       0.20 f
  ux10/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[17] (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[17] (in)                              0.00       0.00 r
  U647/Y (INVXLTS)                         0.05       0.05 f
  U309/Y (INVX1TS)                         0.09       0.13 r
  U95/Y (XOR2X1TS)                         0.07       0.20 f
  ux10/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[18] (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[18] (in)                              0.00       0.00 r
  U649/Y (INVXLTS)                         0.05       0.05 f
  U312/Y (INVX1TS)                         0.09       0.13 r
  U94/Y (XOR2X1TS)                         0.07       0.20 f
  ux10/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[19] (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[19] (in)                              0.00       0.00 r
  U651/Y (INVXLTS)                         0.05       0.05 f
  U315/Y (INVX1TS)                         0.09       0.13 r
  U93/Y (XOR2X1TS)                         0.07       0.20 f
  ux10/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[20] (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[20] (in)                              0.00       0.00 r
  U653/Y (INVXLTS)                         0.05       0.05 f
  U319/Y (INVX1TS)                         0.09       0.13 r
  U92/Y (XOR2X1TS)                         0.07       0.20 f
  ux10/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[21] (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[21] (in)                              0.00       0.00 r
  U655/Y (INVXLTS)                         0.05       0.05 f
  U323/Y (INVX1TS)                         0.09       0.13 r
  U91/Y (XOR2X1TS)                         0.07       0.20 f
  ux10/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[22] (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[22] (in)                              0.00       0.00 r
  U657/Y (INVXLTS)                         0.05       0.05 f
  U326/Y (INVX1TS)                         0.09       0.13 r
  U90/Y (XOR2X1TS)                         0.07       0.20 f
  ux10/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[23] (input port clocked by clk)
  Endpoint: ux10/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[23] (in)                              0.00       0.00 r
  U659/Y (INVXLTS)                         0.05       0.05 f
  U329/Y (INVX1TS)                         0.09       0.13 r
  U89/Y (XOR2X1TS)                         0.07       0.20 f
  ux10/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux10/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[16] (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[16] (in)                              0.00       0.00 r
  U581/Y (INVXLTS)                         0.05       0.05 f
  U245/Y (INVX1TS)                         0.09       0.13 r
  U88/Y (XOR2X1TS)                         0.07       0.20 f
  ux11/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[17] (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[17] (in)                              0.00       0.00 r
  U583/Y (INVXLTS)                         0.05       0.05 f
  U416/Y (INVX1TS)                         0.09       0.13 r
  U87/Y (XOR2X1TS)                         0.07       0.20 f
  ux11/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[18] (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[18] (in)                              0.00       0.00 r
  U585/Y (INVXLTS)                         0.05       0.05 f
  U392/Y (INVX1TS)                         0.09       0.13 r
  U86/Y (XOR2X1TS)                         0.07       0.20 f
  ux11/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[19] (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[19] (in)                              0.00       0.00 r
  U587/Y (INVXLTS)                         0.05       0.05 f
  U366/Y (INVX1TS)                         0.09       0.13 r
  U85/Y (XOR2X1TS)                         0.07       0.20 f
  ux11/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[20] (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[20] (in)                              0.00       0.00 r
  U589/Y (INVXLTS)                         0.05       0.05 f
  U343/Y (INVX1TS)                         0.09       0.13 r
  U84/Y (XOR2X1TS)                         0.07       0.20 f
  ux11/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[21] (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[21] (in)                              0.00       0.00 r
  U591/Y (INVXLTS)                         0.05       0.05 f
  U361/Y (INVX1TS)                         0.09       0.13 r
  U83/Y (XOR2X1TS)                         0.07       0.20 f
  ux11/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[22] (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[22] (in)                              0.00       0.00 r
  U593/Y (INVXLTS)                         0.05       0.05 f
  U414/Y (INVX1TS)                         0.09       0.13 r
  U82/Y (XOR2X1TS)                         0.07       0.20 f
  ux11/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[23] (input port clocked by clk)
  Endpoint: ux11/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[23] (in)                              0.00       0.00 r
  U595/Y (INVXLTS)                         0.05       0.05 f
  U381/Y (INVX1TS)                         0.09       0.13 r
  U81/Y (XOR2X1TS)                         0.07       0.20 f
  ux11/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux11/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[16] (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[16] (in)                              0.00       0.00 r
  U580/Y (INVXLTS)                         0.05       0.05 f
  U404/Y (INVX1TS)                         0.09       0.13 r
  U80/Y (XOR2X1TS)                         0.07       0.20 f
  ux12/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[17] (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[17] (in)                              0.00       0.00 r
  U578/Y (INVXLTS)                         0.05       0.05 f
  U350/Y (INVX1TS)                         0.09       0.13 r
  U79/Y (XOR2X1TS)                         0.07       0.20 f
  ux12/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[18] (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[18] (in)                              0.00       0.00 r
  U576/Y (INVXLTS)                         0.05       0.05 f
  U367/Y (INVX1TS)                         0.09       0.13 r
  U78/Y (XOR2X1TS)                         0.07       0.20 f
  ux12/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[19] (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[19] (in)                              0.00       0.00 r
  U574/Y (INVXLTS)                         0.05       0.05 f
  U391/Y (INVX1TS)                         0.09       0.13 r
  U77/Y (XOR2X1TS)                         0.07       0.20 f
  ux12/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[20] (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[20] (in)                              0.00       0.00 r
  U572/Y (INVXLTS)                         0.05       0.05 f
  U383/Y (INVX1TS)                         0.09       0.13 r
  U76/Y (XOR2X1TS)                         0.07       0.20 f
  ux12/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[21] (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[21] (in)                              0.00       0.00 r
  U570/Y (INVXLTS)                         0.05       0.05 f
  U356/Y (INVX1TS)                         0.09       0.13 r
  U75/Y (XOR2X1TS)                         0.07       0.20 f
  ux12/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[22] (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[22] (in)                              0.00       0.00 r
  U568/Y (INVXLTS)                         0.05       0.05 f
  U362/Y (INVX1TS)                         0.09       0.13 r
  U74/Y (XOR2X1TS)                         0.07       0.20 f
  ux12/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[23] (input port clocked by clk)
  Endpoint: ux12/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[23] (in)                              0.00       0.00 r
  U566/Y (INVXLTS)                         0.05       0.05 f
  U373/Y (INVX1TS)                         0.09       0.13 r
  U73/Y (XOR2X1TS)                         0.07       0.20 f
  ux12/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux12/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[16] (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[16] (in)                              0.00       0.00 r
  U644/Y (INVXLTS)                         0.05       0.05 f
  U269/Y (INVX1TS)                         0.09       0.13 r
  U72/Y (XOR2X1TS)                         0.07       0.20 f
  ux13/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[17] (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[17] (in)                              0.00       0.00 r
  U642/Y (INVXLTS)                         0.05       0.05 f
  U263/Y (INVX1TS)                         0.09       0.13 r
  U71/Y (XOR2X1TS)                         0.07       0.20 f
  ux13/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[18] (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[18] (in)                              0.00       0.00 r
  U640/Y (INVXLTS)                         0.05       0.05 f
  U255/Y (INVX1TS)                         0.09       0.13 r
  U70/Y (XOR2X1TS)                         0.07       0.20 f
  ux13/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[19] (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[19] (in)                              0.00       0.00 r
  U638/Y (INVXLTS)                         0.05       0.05 f
  U251/Y (INVX1TS)                         0.09       0.13 r
  U69/Y (XOR2X1TS)                         0.07       0.20 f
  ux13/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[20] (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[20] (in)                              0.00       0.00 r
  U636/Y (INVXLTS)                         0.05       0.05 f
  U238/Y (INVX1TS)                         0.09       0.13 r
  U68/Y (XOR2X1TS)                         0.07       0.20 f
  ux13/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[21] (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[21] (in)                              0.00       0.00 r
  U634/Y (INVXLTS)                         0.05       0.05 f
  U213/Y (INVX1TS)                         0.09       0.13 r
  U67/Y (XOR2X1TS)                         0.07       0.20 f
  ux13/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[22] (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[22] (in)                              0.00       0.00 r
  U632/Y (INVXLTS)                         0.05       0.05 f
  U170/Y (INVX1TS)                         0.09       0.13 r
  U66/Y (XOR2X1TS)                         0.07       0.20 f
  ux13/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[23] (input port clocked by clk)
  Endpoint: ux13/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[23] (in)                              0.00       0.00 r
  U630/Y (INVXLTS)                         0.05       0.05 f
  U317/Y (INVX1TS)                         0.09       0.13 r
  U65/Y (XOR2X1TS)                         0.07       0.20 f
  ux13/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux13/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[8] (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[8] (in)                               0.00       0.00 r
  U629/Y (INVXLTS)                         0.05       0.05 f
  U333/Y (INVX1TS)                         0.09       0.13 r
  U64/Y (XOR2X1TS)                         0.07       0.20 f
  ux20/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[9] (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[9] (in)                               0.00       0.00 r
  U631/Y (INVXLTS)                         0.05       0.05 f
  U175/Y (INVX1TS)                         0.09       0.13 r
  U63/Y (XOR2X1TS)                         0.07       0.20 f
  ux20/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[10] (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[10] (in)                              0.00       0.00 r
  U633/Y (INVXLTS)                         0.05       0.05 f
  U166/Y (INVX1TS)                         0.09       0.13 r
  U62/Y (XOR2X1TS)                         0.07       0.20 f
  ux20/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[11] (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[11] (in)                              0.00       0.00 r
  U635/Y (INVXLTS)                         0.05       0.05 f
  U187/Y (INVX1TS)                         0.09       0.13 r
  U61/Y (XOR2X1TS)                         0.07       0.20 f
  ux20/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[12] (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[12] (in)                              0.00       0.00 r
  U637/Y (INVXLTS)                         0.05       0.05 f
  U167/Y (INVX1TS)                         0.09       0.13 r
  U60/Y (XOR2X1TS)                         0.07       0.20 f
  ux20/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[13] (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[13] (in)                              0.00       0.00 r
  U639/Y (INVXLTS)                         0.05       0.05 f
  U197/Y (INVX1TS)                         0.09       0.13 r
  U59/Y (XOR2X1TS)                         0.07       0.20 f
  ux20/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[14] (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[14] (in)                              0.00       0.00 r
  U641/Y (INVXLTS)                         0.05       0.05 f
  U178/Y (INVX1TS)                         0.09       0.13 r
  U58/Y (XOR2X1TS)                         0.07       0.20 f
  ux20/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[15] (input port clocked by clk)
  Endpoint: ux20/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[15] (in)                              0.00       0.00 r
  U643/Y (INVXLTS)                         0.05       0.05 f
  U180/Y (INVX1TS)                         0.09       0.13 r
  U57/Y (XOR2X1TS)                         0.07       0.20 f
  ux20/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux20/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[8] (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[8] (in)                               0.00       0.00 r
  U565/Y (INVXLTS)                         0.05       0.05 f
  U349/Y (INVX1TS)                         0.09       0.13 r
  U56/Y (XOR2X1TS)                         0.07       0.20 f
  ux21/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[9] (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[9] (in)                               0.00       0.00 r
  U567/Y (INVXLTS)                         0.05       0.05 f
  U380/Y (INVX1TS)                         0.09       0.13 r
  U55/Y (XOR2X1TS)                         0.07       0.20 f
  ux21/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[10] (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[10] (in)                              0.00       0.00 r
  U569/Y (INVXLTS)                         0.05       0.05 f
  U408/Y (INVX1TS)                         0.09       0.13 r
  U54/Y (XOR2X1TS)                         0.07       0.20 f
  ux21/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[11] (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[11] (in)                              0.00       0.00 r
  U571/Y (INVXLTS)                         0.05       0.05 f
  U397/Y (INVX1TS)                         0.09       0.13 r
  U53/Y (XOR2X1TS)                         0.07       0.20 f
  ux21/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[12] (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[12] (in)                              0.00       0.00 r
  U573/Y (INVXLTS)                         0.05       0.05 f
  U396/Y (INVX1TS)                         0.09       0.13 r
  U52/Y (XOR2X1TS)                         0.07       0.20 f
  ux21/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[13] (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[13] (in)                              0.00       0.00 r
  U575/Y (INVXLTS)                         0.05       0.05 f
  U370/Y (INVX1TS)                         0.09       0.13 r
  U51/Y (XOR2X1TS)                         0.07       0.20 f
  ux21/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[14] (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[14] (in)                              0.00       0.00 r
  U577/Y (INVXLTS)                         0.05       0.05 f
  U353/Y (INVX1TS)                         0.09       0.13 r
  U50/Y (XOR2X1TS)                         0.07       0.20 f
  ux21/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[15] (input port clocked by clk)
  Endpoint: ux21/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[15] (in)                              0.00       0.00 r
  U579/Y (INVXLTS)                         0.05       0.05 f
  U382/Y (INVX1TS)                         0.09       0.13 r
  U49/Y (XOR2X1TS)                         0.07       0.20 f
  ux21/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux21/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[8] (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[8] (in)                               0.00       0.00 r
  U596/Y (INVXLTS)                         0.05       0.05 f
  U403/Y (INVX1TS)                         0.09       0.13 r
  U48/Y (XOR2X1TS)                         0.07       0.20 f
  ux22/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[9] (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[9] (in)                               0.00       0.00 r
  U594/Y (INVXLTS)                         0.05       0.05 f
  U243/Y (INVX1TS)                         0.09       0.13 r
  U47/Y (XOR2X1TS)                         0.07       0.20 f
  ux22/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[10] (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[10] (in)                              0.00       0.00 r
  U592/Y (INVXLTS)                         0.05       0.05 f
  U235/Y (INVX1TS)                         0.09       0.13 r
  U46/Y (XOR2X1TS)                         0.07       0.20 f
  ux22/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[11] (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[11] (in)                              0.00       0.00 r
  U590/Y (INVXLTS)                         0.05       0.05 f
  U227/Y (INVX1TS)                         0.09       0.13 r
  U45/Y (XOR2X1TS)                         0.07       0.20 f
  ux22/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[12] (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[12] (in)                              0.00       0.00 r
  U588/Y (INVXLTS)                         0.05       0.05 f
  U221/Y (INVX1TS)                         0.09       0.13 r
  U44/Y (XOR2X1TS)                         0.07       0.20 f
  ux22/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[13] (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[13] (in)                              0.00       0.00 r
  U586/Y (INVXLTS)                         0.05       0.05 f
  U214/Y (INVX1TS)                         0.09       0.13 r
  U43/Y (XOR2X1TS)                         0.07       0.20 f
  ux22/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[14] (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[14] (in)                              0.00       0.00 r
  U584/Y (INVXLTS)                         0.05       0.05 f
  U206/Y (INVX1TS)                         0.09       0.13 r
  U42/Y (XOR2X1TS)                         0.07       0.20 f
  ux22/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[15] (input port clocked by clk)
  Endpoint: ux22/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[15] (in)                              0.00       0.00 r
  U582/Y (INVXLTS)                         0.05       0.05 f
  U202/Y (INVX1TS)                         0.09       0.13 r
  U41/Y (XOR2X1TS)                         0.07       0.20 f
  ux22/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux22/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[8] (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[8] (in)                               0.00       0.00 r
  U660/Y (INVXLTS)                         0.05       0.05 f
  U284/Y (INVX1TS)                         0.09       0.13 r
  U40/Y (XOR2X1TS)                         0.07       0.20 f
  ux23/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[9] (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[9] (in)                               0.00       0.00 r
  U658/Y (INVXLTS)                         0.05       0.05 f
  U250/Y (INVX1TS)                         0.09       0.13 r
  U39/Y (XOR2X1TS)                         0.07       0.20 f
  ux23/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[10] (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[10] (in)                              0.00       0.00 r
  U656/Y (INVXLTS)                         0.05       0.05 f
  U283/Y (INVX1TS)                         0.09       0.13 r
  U38/Y (XOR2X1TS)                         0.07       0.20 f
  ux23/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[11] (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[11] (in)                              0.00       0.00 r
  U654/Y (INVXLTS)                         0.05       0.05 f
  U325/Y (INVX1TS)                         0.09       0.13 r
  U37/Y (XOR2X1TS)                         0.07       0.20 f
  ux23/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[12] (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[12] (in)                              0.00       0.00 r
  U652/Y (INVXLTS)                         0.05       0.05 f
  U189/Y (INVX1TS)                         0.09       0.13 r
  U36/Y (XOR2X1TS)                         0.07       0.20 f
  ux23/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[13] (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[13] (in)                              0.00       0.00 r
  U650/Y (INVXLTS)                         0.05       0.05 f
  U233/Y (INVX1TS)                         0.09       0.13 r
  U35/Y (XOR2X1TS)                         0.07       0.20 f
  ux23/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[14] (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[14] (in)                              0.00       0.00 r
  U648/Y (INVXLTS)                         0.05       0.05 f
  U389/Y (INVX1TS)                         0.09       0.13 r
  U34/Y (XOR2X1TS)                         0.07       0.20 f
  ux23/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[15] (input port clocked by clk)
  Endpoint: ux23/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[15] (in)                              0.00       0.00 r
  U646/Y (INVXLTS)                         0.05       0.05 f
  U346/Y (INVX1TS)                         0.09       0.13 r
  U33/Y (XOR2X1TS)                         0.07       0.20 f
  ux23/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux23/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[0] (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[0] (in)                               0.00       0.00 r
  U613/Y (INVXLTS)                         0.05       0.05 f
  U184/Y (INVX1TS)                         0.09       0.13 r
  U32/Y (XOR2X1TS)                         0.07       0.20 f
  ux30/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[1] (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[1] (in)                               0.00       0.00 r
  U615/Y (INVXLTS)                         0.05       0.05 f
  U190/Y (INVX1TS)                         0.09       0.13 r
  U31/Y (XOR2X1TS)                         0.07       0.20 f
  ux30/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[2] (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[2] (in)                               0.00       0.00 r
  U617/Y (INVXLTS)                         0.05       0.05 f
  U194/Y (INVX1TS)                         0.09       0.13 r
  U30/Y (XOR2X1TS)                         0.07       0.20 f
  ux30/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[3] (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[3] (in)                               0.00       0.00 r
  U619/Y (INVXLTS)                         0.05       0.05 f
  U199/Y (INVX1TS)                         0.09       0.13 r
  U29/Y (XOR2X1TS)                         0.07       0.20 f
  ux30/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[4] (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[4] (in)                               0.00       0.00 r
  U621/Y (INVXLTS)                         0.05       0.05 f
  U203/Y (INVX1TS)                         0.09       0.13 r
  U28/Y (XOR2X1TS)                         0.07       0.20 f
  ux30/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[5] (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[5] (in)                               0.00       0.00 r
  U623/Y (INVXLTS)                         0.05       0.05 f
  U207/Y (INVX1TS)                         0.09       0.13 r
  U27/Y (XOR2X1TS)                         0.07       0.20 f
  ux30/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[6] (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[6] (in)                               0.00       0.00 r
  U625/Y (INVXLTS)                         0.05       0.05 f
  U210/Y (INVX1TS)                         0.09       0.13 r
  U26/Y (XOR2X1TS)                         0.07       0.20 f
  ux30/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w0[7] (input port clocked by clk)
  Endpoint: ux30/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w0[7] (in)                               0.00       0.00 r
  U627/Y (INVXLTS)                         0.05       0.05 f
  U215/Y (INVX1TS)                         0.09       0.13 r
  U25/Y (XOR2X1TS)                         0.07       0.20 f
  ux30/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux30/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[0] (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[0] (in)                               0.00       0.00 r
  U549/Y (INVXLTS)                         0.05       0.05 f
  U371/Y (INVX1TS)                         0.09       0.13 r
  U24/Y (XOR2X1TS)                         0.07       0.20 f
  ux31/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[1] (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[1] (in)                               0.00       0.00 r
  U551/Y (INVXLTS)                         0.05       0.05 f
  U411/Y (INVX1TS)                         0.09       0.13 r
  U23/Y (XOR2X1TS)                         0.07       0.20 f
  ux31/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[2] (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[2] (in)                               0.00       0.00 r
  U553/Y (INVXLTS)                         0.05       0.05 f
  U409/Y (INVX1TS)                         0.09       0.13 r
  U22/Y (XOR2X1TS)                         0.07       0.20 f
  ux31/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[3] (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[3] (in)                               0.00       0.00 r
  U555/Y (INVXLTS)                         0.05       0.05 f
  U379/Y (INVX1TS)                         0.09       0.13 r
  U21/Y (XOR2X1TS)                         0.07       0.20 f
  ux31/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[4] (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[4] (in)                               0.00       0.00 r
  U557/Y (INVXLTS)                         0.05       0.05 f
  U355/Y (INVX1TS)                         0.09       0.13 r
  U20/Y (XOR2X1TS)                         0.07       0.20 f
  ux31/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[5] (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[5] (in)                               0.00       0.00 r
  U559/Y (INVXLTS)                         0.05       0.05 f
  U338/Y (INVX1TS)                         0.09       0.13 r
  U19/Y (XOR2X1TS)                         0.07       0.20 f
  ux31/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[6] (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[6] (in)                               0.00       0.00 r
  U561/Y (INVXLTS)                         0.05       0.05 f
  U354/Y (INVX1TS)                         0.09       0.13 r
  U18/Y (XOR2X1TS)                         0.07       0.20 f
  ux31/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w1[7] (input port clocked by clk)
  Endpoint: ux31/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w1[7] (in)                               0.00       0.00 r
  U563/Y (INVXLTS)                         0.05       0.05 f
  U364/Y (INVX1TS)                         0.09       0.13 r
  U17/Y (XOR2X1TS)                         0.07       0.20 f
  ux31/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux31/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[0] (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[0] (in)                               0.00       0.00 r
  U612/Y (INVXLTS)                         0.05       0.05 f
  U193/Y (INVX1TS)                         0.09       0.13 r
  U16/Y (XOR2X1TS)                         0.07       0.20 f
  ux32/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[1] (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[1] (in)                               0.00       0.00 r
  U610/Y (INVXLTS)                         0.05       0.05 f
  U183/Y (INVX1TS)                         0.09       0.13 r
  U15/Y (XOR2X1TS)                         0.07       0.20 f
  ux32/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[2] (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[2] (in)                               0.00       0.00 r
  U608/Y (INVXLTS)                         0.05       0.05 f
  U200/Y (INVX1TS)                         0.09       0.13 r
  U14/Y (XOR2X1TS)                         0.07       0.20 f
  ux32/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[3] (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[3] (in)                               0.00       0.00 r
  U606/Y (INVXLTS)                         0.05       0.05 f
  U171/Y (INVX1TS)                         0.09       0.13 r
  U13/Y (XOR2X1TS)                         0.07       0.20 f
  ux32/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[4] (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[4] (in)                               0.00       0.00 r
  U604/Y (INVXLTS)                         0.05       0.05 f
  U173/Y (INVX1TS)                         0.09       0.13 r
  U12/Y (XOR2X1TS)                         0.07       0.20 f
  ux32/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[5] (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[5] (in)                               0.00       0.00 r
  U602/Y (INVXLTS)                         0.05       0.05 f
  U163/Y (INVX1TS)                         0.09       0.13 r
  U11/Y (XOR2X1TS)                         0.07       0.20 f
  ux32/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[6] (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[6] (in)                               0.00       0.00 r
  U600/Y (INVXLTS)                         0.05       0.05 f
  U330/Y (INVX1TS)                         0.09       0.13 r
  U10/Y (XOR2X1TS)                         0.07       0.20 f
  ux32/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w2[7] (input port clocked by clk)
  Endpoint: ux32/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w2[7] (in)                               0.00       0.00 r
  U598/Y (INVXLTS)                         0.05       0.05 f
  U322/Y (INVX1TS)                         0.09       0.13 r
  U9/Y (XOR2X1TS)                          0.07       0.20 f
  ux32/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux32/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[0] (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[0] (in)                               0.00       0.00 r
  U676/Y (INVXLTS)                         0.05       0.05 f
  U176/Y (INVX1TS)                         0.09       0.13 r
  U1/Y (XOR2X1TS)                          0.07       0.20 f
  ux33/sa_o_reg[0]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[1] (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[1] (in)                               0.00       0.00 r
  U674/Y (INVXLTS)                         0.05       0.05 f
  U252/Y (INVX1TS)                         0.09       0.13 r
  U2/Y (XOR2X1TS)                          0.07       0.20 f
  ux33/sa_o_reg[1]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[2] (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[2] (in)                               0.00       0.00 r
  U672/Y (INVXLTS)                         0.05       0.05 f
  U256/Y (INVX1TS)                         0.09       0.13 r
  U3/Y (XOR2X1TS)                          0.07       0.20 f
  ux33/sa_o_reg[2]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[3] (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[3] (in)                               0.00       0.00 r
  U670/Y (INVXLTS)                         0.05       0.05 f
  U258/Y (INVX1TS)                         0.09       0.13 r
  U4/Y (XOR2X1TS)                          0.07       0.20 f
  ux33/sa_o_reg[3]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[4] (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[4] (in)                               0.00       0.00 r
  U668/Y (INVXLTS)                         0.05       0.05 f
  U262/Y (INVX1TS)                         0.09       0.13 r
  U5/Y (XOR2X1TS)                          0.07       0.20 f
  ux33/sa_o_reg[4]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[5] (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[5] (in)                               0.00       0.00 r
  U666/Y (INVXLTS)                         0.05       0.05 f
  U266/Y (INVX1TS)                         0.09       0.13 r
  U6/Y (XOR2X1TS)                          0.07       0.20 f
  ux33/sa_o_reg[5]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[6] (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[6] (in)                               0.00       0.00 r
  U664/Y (INVXLTS)                         0.05       0.05 f
  U270/Y (INVX1TS)                         0.09       0.13 r
  U7/Y (XOR2X1TS)                          0.07       0.20 f
  ux33/sa_o_reg[6]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: w3[7] (input port clocked by clk)
  Endpoint: ux33/sa_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  w3[7] (in)                               0.00       0.00 r
  U662/Y (INVXLTS)                         0.05       0.05 f
  U273/Y (INVX1TS)                         0.09       0.13 r
  U8/Y (XOR2X1TS)                          0.07       0.20 f
  ux33/sa_o_reg[7]/SI (SDFFQXLTS)          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux33/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  library hold time                        0.21       0.21
  data required time                                  0.21
  -----------------------------------------------------------
  data required time                                  0.21
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


    Net: text_in_r[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[14]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[15]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[16]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[17]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[18]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[19]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[20]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[21]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[22]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[23]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[24]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[25]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[26]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[27]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[28]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[29]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[30]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[31]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[32]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[33]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[34]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[35]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[36]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[37]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[38]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[39]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[40]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[41]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[42]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[43]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[44]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[45]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[46]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[47]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[48]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[49]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[50]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[51]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[52]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[53]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[54]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[55]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[56]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[57]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[58]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[59]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[60]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[61]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[62]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[63]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[64]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[65]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[66]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[67]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[68]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[69]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[70]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[71]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[72]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[73]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[74]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[75]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[76]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[77]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[78]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[79]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[80]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[81]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[82]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[83]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[84]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[85]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[86]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[87]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[88]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[89]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[90]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[91]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[92]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[93]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[94]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[95]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[96]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[97]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[98]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[99]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[100]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[101]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[102]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[103]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[104]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[105]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[106]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[107]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[108]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[109]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[110]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[111]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[112]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[113]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[114]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[115]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[116]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[117]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[118]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[119]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[120]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[121]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[122]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[123]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[124]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[125]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[126]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: text_in_r[127]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: ux33/n10

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[14]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[15]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[16]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[17]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[18]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[19]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[20]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[21]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[22]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[23]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[24]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[25]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[26]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[27]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[28]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[29]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[30]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w0[31]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[14]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[15]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[16]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[17]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[18]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[19]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[20]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[21]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[22]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[23]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[24]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[25]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[26]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[27]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[28]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[29]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[30]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w1[31]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[14]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[15]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[16]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[17]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[18]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[19]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[20]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[21]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[22]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[23]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[24]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[25]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[26]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[27]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[28]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[29]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[30]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w2[31]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[8]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[9]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[10]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[11]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[12]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[13]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[14]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[15]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[16]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[17]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[18]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[19]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[20]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[21]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[22]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[23]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[24]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[25]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[26]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[27]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[28]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[29]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[30]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: w3[31]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa00_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa00_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa00_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa00_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa00_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa00_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa00_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa00_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa01_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa01_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa01_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa01_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa01_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa01_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa01_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa01_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa02_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa02_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa02_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa02_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa02_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa02_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa02_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa02_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa03_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa03_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa03_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa03_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa03_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa03_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa03_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa03_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa10_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa10_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa10_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa10_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa10_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa10_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa10_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa10_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa11_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa11_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa11_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa11_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa11_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa11_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa11_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa11_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa12_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa12_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa12_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa12_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa12_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa12_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa12_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa12_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa13_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa13_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa13_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa13_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa13_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa13_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa13_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa13_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa20_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa20_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa20_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa20_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa20_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa20_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa20_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa20_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa21_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa21_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa21_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa21_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa21_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa21_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa21_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa21_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa22_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa22_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa22_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa22_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa22_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa22_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa22_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa22_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa23_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa23_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa23_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa23_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa23_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa23_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa23_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa23_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa30_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa30_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa30_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa30_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa30_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa30_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa30_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa30_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa31_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa31_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa31_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa31_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa31_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa31_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa31_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa31_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa32_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa32_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa32_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa32_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa32_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa32_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa32_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa32_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa33_next[0]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa33_next[1]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa33_next[2]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa33_next[3]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa33_next[4]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa33_next[5]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa33_next[6]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Net: sa33_next[7]

    max_capacitance        0.00
  - Capacitance            0.00
  ------------------------------
    Slack                  0.00  (VIOLATED: increase signficant digits)


    Design: aes_addroundkey

    max_area               0.00
  - Current Area        7992.00
  ------------------------------
    Slack              -7992.00  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : aes_addroundkey
Version: A-2007.12-SP4
Date   : Mon Mar 11 19:10:35 2013
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: ux00/sa_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa00[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  ux00/sa_o_reg[0]/Q (SDFFQXLTS)           1.19       1.19 f
  sa00[0] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux00/sa_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa00[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  ux00/sa_o_reg[1]/Q (SDFFQXLTS)           1.19       1.19 f
  sa00[1] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux00/sa_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa00[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  ux00/sa_o_reg[2]/Q (SDFFQXLTS)           1.19       1.19 f
  sa00[2] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux00/sa_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa00[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  ux00/sa_o_reg[3]/Q (SDFFQXLTS)           1.19       1.19 f
  sa00[3] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux00/sa_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa00[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  ux00/sa_o_reg[4]/Q (SDFFQXLTS)           1.19       1.19 f
  sa00[4] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux00/sa_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa00[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  ux00/sa_o_reg[5]/Q (SDFFQXLTS)           1.19       1.19 f
  sa00[5] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux00/sa_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa00[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  ux00/sa_o_reg[6]/Q (SDFFQXLTS)           1.19       1.19 f
  sa00[6] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux00/sa_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa00[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux00/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  ux00/sa_o_reg[7]/Q (SDFFQXLTS)           1.19       1.19 f
  sa00[7] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux01/sa_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa01[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  ux01/sa_o_reg[0]/Q (SDFFQXLTS)           1.19       1.19 f
  sa01[0] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux01/sa_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa01[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  ux01/sa_o_reg[1]/Q (SDFFQXLTS)           1.19       1.19 f
  sa01[1] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux01/sa_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa01[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  ux01/sa_o_reg[2]/Q (SDFFQXLTS)           1.19       1.19 f
  sa01[2] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux01/sa_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa01[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  ux01/sa_o_reg[3]/Q (SDFFQXLTS)           1.19       1.19 f
  sa01[3] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux01/sa_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa01[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[4]/CK (SDFFQXLTS)          0.00       0.00 r
  ux01/sa_o_reg[4]/Q (SDFFQXLTS)           1.19       1.19 f
  sa01[4] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux01/sa_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa01[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[5]/CK (SDFFQXLTS)          0.00       0.00 r
  ux01/sa_o_reg[5]/Q (SDFFQXLTS)           1.19       1.19 f
  sa01[5] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux01/sa_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa01[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[6]/CK (SDFFQXLTS)          0.00       0.00 r
  ux01/sa_o_reg[6]/Q (SDFFQXLTS)           1.19       1.19 f
  sa01[6] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux01/sa_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa01[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux01/sa_o_reg[7]/CK (SDFFQXLTS)          0.00       0.00 r
  ux01/sa_o_reg[7]/Q (SDFFQXLTS)           1.19       1.19 f
  sa01[7] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux02/sa_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa02[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[0]/CK (SDFFQXLTS)          0.00       0.00 r
  ux02/sa_o_reg[0]/Q (SDFFQXLTS)           1.19       1.19 f
  sa02[0] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux02/sa_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa02[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[1]/CK (SDFFQXLTS)          0.00       0.00 r
  ux02/sa_o_reg[1]/Q (SDFFQXLTS)           1.19       1.19 f
  sa02[1] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux02/sa_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa02[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[2]/CK (SDFFQXLTS)          0.00       0.00 r
  ux02/sa_o_reg[2]/Q (SDFFQXLTS)           1.19       1.19 f
  sa02[2] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: ux02/sa_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa02[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ux02/sa_o_reg[3]/CK (SDFFQXLTS)          0.00       0.00 r
  ux02/sa_o_reg[3]/Q (SDFFQXLTS)           1.19       1.19 f
  sa02[3] (out)                            0.00       1.19 f
  data arrival time                                   1.19

  clock clk (rise edge)                   12.00      12.00
  clock network delay (ideal)              0.00      12.00
  output external delay                   -3.00       9.00
  data required time                                  9.00
  -----------------------------------------------------------
  data required time                                  9.00
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         7.81


1
