# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: E:\Altera\A500\nano\src\fpga\de0_nano\out\minimig_de0_nano.csv
# Generated on: Sat Apr 28 17:54:52 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
AUDIOLEFT,Output,PIN_R10,4,B4_N0,PIN_R10,3.3-V LVTTL,,,,,
AUDIORIGHT,Output,PIN_T13,4,B4_N0,PIN_T13,3.3-V LVTTL,,,,,
CLOCK_50,Input,PIN_R8,3,B3_N0,PIN_R8,3.3-V LVTTL,,,,,
DRAM_ADDR[12],Output,PIN_L4,2,B2_N0,PIN_L4,3.3-V LVTTL,,,,,
DRAM_ADDR[11],Output,PIN_N1,2,B2_N0,PIN_N1,3.3-V LVTTL,,,,,
DRAM_ADDR[10],Output,PIN_N2,2,B2_N0,PIN_N2,3.3-V LVTTL,,,,,
DRAM_ADDR[9],Output,PIN_P1,2,B2_N0,PIN_P1,3.3-V LVTTL,,,,,
DRAM_ADDR[8],Output,PIN_R1,2,B2_N0,PIN_R1,3.3-V LVTTL,,,,,
DRAM_ADDR[7],Output,PIN_T6,3,B3_N0,PIN_T6,3.3-V LVTTL,,,,,
DRAM_ADDR[6],Output,PIN_N8,3,B3_N0,PIN_N8,3.3-V LVTTL,,,,,
DRAM_ADDR[5],Output,PIN_T7,3,B3_N0,PIN_T7,3.3-V LVTTL,,,,,
DRAM_ADDR[4],Output,PIN_P8,3,B3_N0,PIN_P8,3.3-V LVTTL,,,,,
DRAM_ADDR[3],Output,PIN_M8,3,B3_N0,PIN_M8,3.3-V LVTTL,,,,,
DRAM_ADDR[2],Output,PIN_N6,3,B3_N0,PIN_N6,3.3-V LVTTL,,,,,
DRAM_ADDR[1],Output,PIN_N5,3,B3_N0,PIN_N5,3.3-V LVTTL,,,,,
DRAM_ADDR[0],Output,PIN_P2,2,B2_N0,PIN_P2,3.3-V LVTTL,,,,,
DRAM_BA_0,Output,PIN_M7,3,B3_N0,PIN_M7,3.3-V LVTTL,,,,,
DRAM_BA_1,Output,PIN_M6,3,B3_N0,PIN_M6,3.3-V LVTTL,,,,,
DRAM_CAS_N,Output,PIN_L1,2,B2_N0,PIN_L1,3.3-V LVTTL,,,,,
DRAM_CKE,Output,PIN_L7,3,B3_N0,PIN_L7,3.3-V LVTTL,,,,,
DRAM_CLK,Output,PIN_R4,3,B3_N0,PIN_R4,3.3-V LVTTL,,,,,
DRAM_CS_N,Output,PIN_P6,3,B3_N0,PIN_P6,3.3-V LVTTL,,,,,
DRAM_DQ[15],Bidir,PIN_K1,2,B2_N0,PIN_K1,3.3-V LVTTL,,,,,
DRAM_DQ[14],Bidir,PIN_N3,3,B3_N0,PIN_N3,3.3-V LVTTL,,,,,
DRAM_DQ[13],Bidir,PIN_P3,3,B3_N0,PIN_P3,3.3-V LVTTL,,,,,
DRAM_DQ[12],Bidir,PIN_R5,3,B3_N0,PIN_R5,3.3-V LVTTL,,,,,
DRAM_DQ[11],Bidir,PIN_R3,3,B3_N0,PIN_R3,3.3-V LVTTL,,,,,
DRAM_DQ[10],Bidir,PIN_T3,3,B3_N0,PIN_T3,3.3-V LVTTL,,,,,
DRAM_DQ[9],Bidir,PIN_T2,3,B3_N0,PIN_T2,3.3-V LVTTL,,,,,
DRAM_DQ[8],Bidir,PIN_T4,3,B3_N0,PIN_T4,3.3-V LVTTL,,,,,
DRAM_DQ[7],Bidir,PIN_R7,3,B3_N0,PIN_R7,3.3-V LVTTL,,,,,
DRAM_DQ[6],Bidir,PIN_J1,2,B2_N0,PIN_J1,3.3-V LVTTL,,,,,
DRAM_DQ[5],Bidir,PIN_J2,2,B2_N0,PIN_J2,3.3-V LVTTL,,,,,
DRAM_DQ[4],Bidir,PIN_K2,2,B2_N0,PIN_K2,3.3-V LVTTL,,,,,
DRAM_DQ[3],Bidir,PIN_K5,2,B2_N0,PIN_K5,3.3-V LVTTL,,,,,
DRAM_DQ[2],Bidir,PIN_L8,3,B3_N0,PIN_L8,3.3-V LVTTL,,,,,
DRAM_DQ[1],Bidir,PIN_G1,1,B1_N0,PIN_G1,3.3-V LVTTL,,,,,
DRAM_DQ[0],Bidir,PIN_G2,1,B1_N0,PIN_G2,3.3-V LVTTL,,,,,
DRAM_LDQM,Output,PIN_R6,3,B3_N0,PIN_R6,3.3-V LVTTL,,,,,
DRAM_RAS_N,Output,PIN_L2,2,B2_N0,PIN_L2,3.3-V LVTTL,,,,,
DRAM_UDQM,Output,PIN_T5,3,B3_N0,PIN_T5,3.3-V LVTTL,,,,,
DRAM_WE_N,Output,PIN_C2,1,B1_N0,PIN_C2,3.3-V LVTTL,,,,,
Joya[5],Input,PIN_P11,4,B4_N0,PIN_P11,3.3-V LVTTL,,,,,
Joya[4],Input,PIN_M10,4,B4_N0,PIN_M10,3.3-V LVTTL,,,,,
Joya[3],Input,PIN_N12,4,B4_N0,PIN_N12,3.3-V LVTTL,,,,,
Joya[2],Input,PIN_T14,4,B4_N0,PIN_T14,3.3-V LVTTL,,,,,
Joya[1],Input,PIN_R12,4,B4_N0,PIN_R12,3.3-V LVTTL,,,,,
Joya[0],Input,PIN_J16,5,B5_N0,PIN_J16,3.3-V LVTTL,,,,,
Joyb[5],Input,PIN_L14,5,B5_N0,PIN_L14,3.3-V LVTTL,,,,,
Joyb[4],Input,PIN_L16,5,B5_N0,PIN_L16,3.3-V LVTTL,,,,,
Joyb[3],Input,PIN_N9,4,B4_N0,PIN_N9,3.3-V LVTTL,,,,,
Joyb[2],Input,PIN_R16,5,B5_N0,PIN_R16,3.3-V LVTTL,,,,,
Joyb[1],Input,PIN_R14,4,B4_N0,PIN_R14,3.3-V LVTTL,,,,,
Joyb[0],Input,PIN_N15,5,B5_N0,PIN_N15,3.3-V LVTTL,,,,,
KEY[1],Input,PIN_E1,1,B1_N0,PIN_E1,3.3-V LVTTL,,,,,
KEY[0],Input,PIN_J15,5,B5_N0,PIN_J15,3.3-V LVTTL,,,,,
LEDG[7],Output,PIN_L3,2,B2_N0,PIN_L3,3.3-V LVTTL,,,,,
LEDG[6],Output,PIN_B1,1,B1_N0,PIN_B1,3.3-V LVTTL,,,,,
LEDG[5],Output,PIN_F3,1,B1_N0,PIN_F3,3.3-V LVTTL,,,,,
LEDG[4],Output,PIN_D1,1,B1_N0,PIN_D1,3.3-V LVTTL,,,,,
LEDG[3],Output,PIN_A11,7,B7_N0,PIN_A11,3.3-V LVTTL,,,,,
LEDG[2],Output,PIN_B13,7,B7_N0,PIN_B13,3.3-V LVTTL,,,,,
LEDG[1],Output,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVTTL,,,,,
LEDG[0],Output,PIN_A15,7,B7_N0,PIN_A15,3.3-V LVTTL,,,,,
PS2_CLK,Bidir,PIN_N16,5,B5_N0,PIN_N16,3.3-V LVTTL,,,,,
PS2_DAT,Bidir,PIN_K16,5,B5_N0,PIN_K16,3.3-V LVTTL,,,,,
PS2_MCLK,Bidir,PIN_L15,5,B5_N0,PIN_L15,3.3-V LVTTL,,,,,
PS2_MDAT,Bidir,PIN_P16,5,B5_N0,PIN_P16,3.3-V LVTTL,,,,,
SD_CLK,Output,PIN_L13,5,B5_N0,PIN_L13,3.3-V LVTTL,,,,,
SD_CMD,Output,PIN_K15,5,B5_N0,PIN_K15,3.3-V LVTTL,,,,,
SD_DAT,Input,PIN_N14,5,B5_N0,PIN_N14,3.3-V LVTTL,,,,,
SD_DAT3,Output,PIN_J14,5,B5_N0,PIN_J14,3.3-V LVTTL,,,,,
SW[3],Input,PIN_M15,5,B5_N0,PIN_M15,3.3-V LVTTL,,,,,
SW[2],Input,PIN_B9,7,B7_N0,PIN_B9,3.3-V LVTTL,,,,,
SW[1],Input,PIN_T8,3,B3_N0,PIN_T8,3.3-V LVTTL,,,,,
SW[0],Input,PIN_M1,2,B2_N0,PIN_M1,3.3-V LVTTL,,,,,
UART_RXD,Input,PIN_C16,6,B6_N0,PIN_C16,3.3-V LVTTL,,,,,
UART_TXD,Output,PIN_D15,6,B6_N0,PIN_D15,3.3-V LVTTL,,,,,
VGA_B[7],Output,PIN_A7,8,B8_N0,PIN_A7,3.3-V LVTTL,,,,,
VGA_B[6],Output,PIN_D6,8,B8_N0,PIN_D6,3.3-V LVTTL,,,,,
VGA_B[5],Output,PIN_B7,8,B8_N0,PIN_B7,3.3-V LVTTL,,,,,
VGA_B[4],Output,PIN_A6,8,B8_N0,PIN_A6,3.3-V LVTTL,,,,,
VGA_B[3],Output,PIN_A3,8,B8_N0,PIN_A3,3.3-V LVTTL,,,,,
VGA_B[2],Output,PIN_B3,8,B8_N0,PIN_B3,3.3-V LVTTL,,,,,
VGA_B[1],Output,PIN_B4,8,B8_N0,PIN_B4,3.3-V LVTTL,,,,,
VGA_B[0],Output,PIN_A4,8,B8_N0,PIN_A4,3.3-V LVTTL,,,,,
VGA_DEN,Output,PIN_A5,8,B8_N0,PIN_A5,3.3-V LVTTL,,,,,
VGA_G[7],Output,PIN_F9,7,B7_N0,PIN_F9,3.3-V LVTTL,,,,,
VGA_G[6],Output,PIN_F8,8,B8_N0,PIN_F8,3.3-V LVTTL,,,,,
VGA_G[5],Output,PIN_E8,8,B8_N0,PIN_E8,3.3-V LVTTL,,,,,
VGA_G[4],Output,PIN_D8,8,B8_N0,PIN_D8,3.3-V LVTTL,,,,,
VGA_G[3],Output,PIN_E7,8,B8_N0,PIN_E7,3.3-V LVTTL,,,,,
VGA_G[2],Output,PIN_E6,8,B8_N0,PIN_E6,3.3-V LVTTL,,,,,
VGA_G[1],Output,PIN_C8,8,B8_N0,PIN_C8,3.3-V LVTTL,,,,,
VGA_G[0],Output,PIN_C6,8,B8_N0,PIN_C6,3.3-V LVTTL,,,,,
VGA_HS,Output,PIN_D5,8,B8_N0,PIN_D5,3.3-V LVTTL,,,,,
VGA_PCLK,Output,PIN_B5,8,B8_N0,PIN_B5,3.3-V LVTTL,,,,,
VGA_R[7],Output,PIN_A12,7,B7_N0,PIN_A12,3.3-V LVTTL,,,,,
VGA_R[6],Output,PIN_B11,7,B7_N0,PIN_B11,3.3-V LVTTL,,,,,
VGA_R[5],Output,PIN_C11,7,B7_N0,PIN_C11,3.3-V LVTTL,,,,,
VGA_R[4],Output,PIN_E10,7,B7_N0,PIN_E10,3.3-V LVTTL,,,,,
VGA_R[3],Output,PIN_E11,7,B7_N0,PIN_E11,3.3-V LVTTL,,,,,
VGA_R[2],Output,PIN_D9,7,B7_N0,PIN_D9,3.3-V LVTTL,,,,,
VGA_R[1],Output,PIN_C9,7,B7_N0,PIN_C9,3.3-V LVTTL,,,,,
VGA_R[0],Output,PIN_E9,7,B7_N0,PIN_E9,3.3-V LVTTL,,,,,
VGA_RST,Output,PIN_D11,7,B7_N0,PIN_D11,3.3-V LVTTL,,,,,
VGA_VS,Output,PIN_B6,8,B8_N0,PIN_B6,3.3-V LVTTL,,,,,
