;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	SPL @300, 90
	SUB -207, <-120
	MOV -9, <-31
	JMP @0, #-13
	SUB -600, -1
	SUB 32, @70
	JMP @0, #-13
	SPL 0, <402
	SUB <9, @503
	SUB <9, @503
	MOV 0, 906
	SPL 0, <402
	JMP <-127, 100
	ADD 30, 9
	SLT <129, 106
	JMP @72, <200
	SPL 0, <402
	ADD #270, 1
	SUB @-327, 700
	SLT 0, @12
	MOV 0, 906
	SUB <72, 200
	SUB -207, <-126
	SPL 0, <402
	SLT <129, 106
	JMN 0, <402
	ADD 210, 66
	ADD -295, 30
	SUB @127, 106
	CMP <5, 703
	ADD 30, 9
	SLT 30, 9
	MOV @-127, 100
	SLT 0, @12
	MOV -0, 6
	SLT 0, @12
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <402
	SUB <72, 200
	ADD -295, 30
	ADD 30, 9
	ADD 30, 9
	MOV -1, <-20
