Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb  8 16:06:46 2023
| Host         : DESKTOP-0UHKSPI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sorter_wrapper_timing_summary_routed.rpt -pb sorter_wrapper_timing_summary_routed.pb -rpx sorter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sorter_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.668        0.000                      0                  175        0.132        0.000                      0                  175        3.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               3.668        0.000                      0                  175        0.132        0.000                      0                  175        3.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.280ns (33.462%)  route 2.545ns (66.538%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.456     5.881 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/Q
                         net (fo=4, routed)           0.972     6.854    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_1[3]
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.978    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_2[1]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           1.000     8.528    sorter_i/GEN[1].MIDDLE.CELL_MID/CO[0]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.150     8.678 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__1/O
                         net (fo=8, routed)           0.573     9.251    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_5[0]
    SLICE_X39Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    12.970    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X39Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[0]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X39Y3          FDCE (Setup_fdce_C_CE)      -0.407    12.919    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.280ns (33.462%)  route 2.545ns (66.538%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.456     5.881 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/Q
                         net (fo=4, routed)           0.972     6.854    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_1[3]
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.978    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_2[1]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           1.000     8.528    sorter_i/GEN[1].MIDDLE.CELL_MID/CO[0]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.150     8.678 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__1/O
                         net (fo=8, routed)           0.573     9.251    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_5[0]
    SLICE_X39Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    12.970    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X39Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[1]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X39Y3          FDCE (Setup_fdce_C_CE)      -0.407    12.919    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.280ns (33.462%)  route 2.545ns (66.538%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.456     5.881 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/Q
                         net (fo=4, routed)           0.972     6.854    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_1[3]
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.978    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_2[1]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           1.000     8.528    sorter_i/GEN[1].MIDDLE.CELL_MID/CO[0]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.150     8.678 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__1/O
                         net (fo=8, routed)           0.573     9.251    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_5[0]
    SLICE_X39Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    12.970    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X39Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[4]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X39Y3          FDCE (Setup_fdce_C_CE)      -0.407    12.919    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.280ns (33.830%)  route 2.504ns (66.170%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.456     5.881 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/Q
                         net (fo=4, routed)           0.972     6.854    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_1[3]
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.978    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_2[1]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           1.000     8.528    sorter_i/GEN[1].MIDDLE.CELL_MID/CO[0]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.150     8.678 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__1/O
                         net (fo=8, routed)           0.531     9.209    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_5[0]
    SLICE_X40Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.579    12.971    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y3          FDCE (Setup_fdce_C_CE)      -0.407    12.958    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.280ns (35.252%)  route 2.351ns (64.748%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.456     5.881 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/Q
                         net (fo=4, routed)           0.972     6.854    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_1[3]
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.978    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_2[1]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           1.000     8.528    sorter_i/GEN[1].MIDDLE.CELL_MID/CO[0]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.150     8.678 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__1/O
                         net (fo=8, routed)           0.378     9.056    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_5[0]
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    12.970    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[2]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X36Y4          FDCE (Setup_fdce_C_CE)      -0.407    12.919    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.280ns (35.252%)  route 2.351ns (64.748%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.456     5.881 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/Q
                         net (fo=4, routed)           0.972     6.854    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_1[3]
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.978    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_2[1]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           1.000     8.528    sorter_i/GEN[1].MIDDLE.CELL_MID/CO[0]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.150     8.678 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__1/O
                         net (fo=8, routed)           0.378     9.056    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_5[0]
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    12.970    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[3]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X36Y4          FDCE (Setup_fdce_C_CE)      -0.407    12.919    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.280ns (35.252%)  route 2.351ns (64.748%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.456     5.881 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/Q
                         net (fo=4, routed)           0.972     6.854    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_1[3]
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.978    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_2[1]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           1.000     8.528    sorter_i/GEN[1].MIDDLE.CELL_MID/CO[0]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.150     8.678 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__1/O
                         net (fo=8, routed)           0.378     9.056    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_5[0]
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    12.970    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[5]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X36Y4          FDCE (Setup_fdce_C_CE)      -0.407    12.919    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.280ns (35.252%)  route 2.351ns (64.748%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.456     5.881 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/Q
                         net (fo=4, routed)           0.972     6.854    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_1[3]
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_7__1/O
                         net (fo=1, routed)           0.000     6.978    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_2[1]
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           1.000     8.528    sorter_i/GEN[1].MIDDLE.CELL_MID/CO[0]
    SLICE_X39Y3          LUT5 (Prop_lut5_I3_O)        0.150     8.678 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__1/O
                         net (fo=8, routed)           0.378     9.056    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[7]_5[0]
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    12.970    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[6]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X36Y4          FDCE (Setup_fdce_C_CE)      -0.407    12.919    sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.167ns (30.623%)  route 2.644ns (69.377%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[0].FIRST.CELL_HEAD/clk_IBUF_BUFG
    SLICE_X42Y5          FDCE                                         r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDCE (Prop_fdce_C_Q)         0.518     5.943 r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[6]/Q
                         net (fo=4, routed)           1.090     7.033    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_3[6]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.157    sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_5__0_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.558 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           0.936     8.495    sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I3_O)        0.124     8.619 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__0/O
                         net (fo=8, routed)           0.617     9.236    sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__0_n_0
    SLICE_X40Y5          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.579    12.971    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y5          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data_reg[1]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y5          FDCE (Setup_fdce_C_CE)      -0.205    13.160    sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.167ns (30.623%)  route 2.644ns (69.377%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.757     5.425    sorter_i/GEN[0].FIRST.CELL_HEAD/clk_IBUF_BUFG
    SLICE_X42Y5          FDCE                                         r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDCE (Prop_fdce_C_Q)         0.518     5.943 r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[6]/Q
                         net (fo=4, routed)           1.090     7.033    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_3[6]
    SLICE_X41Y5          LUT4 (Prop_lut4_I1_O)        0.124     7.157 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.157    sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_i_5__0_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.558 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry/CO[3]
                         net (fo=9, routed)           0.936     8.495    sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data0_carry_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I3_O)        0.124     8.619 r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__0/O
                         net (fo=8, routed)           0.617     9.236    sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data[7]_i_1__0_n_0
    SLICE_X40Y5          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.579    12.971    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y5          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data_reg[2]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y5          FDCE (Setup_fdce_C_CE)      -0.205    13.160    sorter_i/GEN[1].MIDDLE.CELL_MID/curr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  3.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.504    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X39Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[1]/Q
                         net (fo=4, routed)           0.079     1.724    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_4[1]
    SLICE_X38Y3          LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.769    sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[7]_0[1]
    SLICE_X38Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     2.020    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X38Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[1]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X38Y3          FDCE (Hold_fdce_C_D)         0.120     1.637    sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/read_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.506    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y6          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/read_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  sorter_i/GEN[1].MIDDLE.CELL_MID/read_out_reg[3]/Q
                         net (fo=4, routed)           0.076     1.723    sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[7]_1[3]
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.045     1.768 r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.768    sorter_i/GEN[0].FIRST.CELL_HEAD/write_out[3]_i_1_n_0
    SLICE_X41Y6          FDCE                                         r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     2.022    sorter_i/GEN[0].FIRST.CELL_HEAD/clk_IBUF_BUFG
    SLICE_X41Y6          FDCE                                         r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[3]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X41Y6          FDCE (Hold_fdce_C_D)         0.092     1.611    sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.504    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[6]/Q
                         net (fo=4, routed)           0.108     1.753    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_4[6]
    SLICE_X37Y4          LUT5 (Prop_lut5_I2_O)        0.045     1.798 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.798    sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[7]_0[6]
    SLICE_X37Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     2.020    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X37Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[6]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.092     1.609    sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sorter_i/GEN[3].LAST.CELL_TAIL/curr_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[3].LAST.CELL_TAIL/read_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.215ns (69.526%)  route 0.094ns (30.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.504    sorter_i/GEN[3].LAST.CELL_TAIL/clk_IBUF_BUFG
    SLICE_X38Y5          FDCE                                         r  sorter_i/GEN[3].LAST.CELL_TAIL/curr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  sorter_i/GEN[3].LAST.CELL_TAIL/curr_data_reg[6]/Q
                         net (fo=3, routed)           0.094     1.762    sorter_i/GEN[3].LAST.CELL_TAIL/Q[6]
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.051     1.813 r  sorter_i/GEN[3].LAST.CELL_TAIL/read_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    sorter_i/GEN[3].LAST.CELL_TAIL/read_out[6]_i_1_n_0
    SLICE_X39Y5          FDCE                                         r  sorter_i/GEN[3].LAST.CELL_TAIL/read_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     2.020    sorter_i/GEN[3].LAST.CELL_TAIL/clk_IBUF_BUFG
    SLICE_X39Y5          FDCE                                         r  sorter_i/GEN[3].LAST.CELL_TAIL/read_out_reg[6]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X39Y5          FDCE (Hold_fdce_C_D)         0.107     1.624    sorter_i/GEN[3].LAST.CELL_TAIL/read_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.504    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X36Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.141     1.645 r  sorter_i/GEN[2].MIDDLE.CELL_MID/curr_data_reg[2]/Q
                         net (fo=4, routed)           0.109     1.754    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_4[2]
    SLICE_X37Y4          LUT5 (Prop_lut5_I2_O)        0.045     1.799 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.799    sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[7]_0[2]
    SLICE_X37Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     2.020    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X37Y4          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[2]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X37Y4          FDCE (Hold_fdce_C_D)         0.091     1.608    sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/read_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.506    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y6          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/read_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  sorter_i/GEN[1].MIDDLE.CELL_MID/read_out_reg[1]/Q
                         net (fo=4, routed)           0.109     1.756    sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[7]_1[1]
    SLICE_X41Y6          LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    sorter_i/GEN[0].FIRST.CELL_HEAD/write_out[1]_i_1_n_0
    SLICE_X41Y6          FDCE                                         r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     2.022    sorter_i/GEN[0].FIRST.CELL_HEAD/clk_IBUF_BUFG
    SLICE_X41Y6          FDCE                                         r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[1]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X41Y6          FDCE (Hold_fdce_C_D)         0.091     1.610    sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sorter_i/GEN[3].LAST.CELL_TAIL/curr_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[3].LAST.CELL_TAIL/read_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.205%)  route 0.093ns (30.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.504    sorter_i/GEN[3].LAST.CELL_TAIL/clk_IBUF_BUFG
    SLICE_X38Y5          FDCE                                         r  sorter_i/GEN[3].LAST.CELL_TAIL/curr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  sorter_i/GEN[3].LAST.CELL_TAIL/curr_data_reg[0]/Q
                         net (fo=3, routed)           0.093     1.761    sorter_i/GEN[3].LAST.CELL_TAIL/Q[0]
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.045     1.806 r  sorter_i/GEN[3].LAST.CELL_TAIL/read_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    sorter_i/GEN[3].LAST.CELL_TAIL/read_out[0]_i_1_n_0
    SLICE_X39Y5          FDCE                                         r  sorter_i/GEN[3].LAST.CELL_TAIL/read_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     2.020    sorter_i/GEN[3].LAST.CELL_TAIL/clk_IBUF_BUFG
    SLICE_X39Y5          FDCE                                         r  sorter_i/GEN[3].LAST.CELL_TAIL/read_out_reg[0]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X39Y5          FDCE (Hold_fdce_C_D)         0.091     1.608    sorter_i/GEN[3].LAST.CELL_TAIL/read_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.688%)  route 0.131ns (41.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.506    sorter_i/GEN[0].FIRST.CELL_HEAD/clk_IBUF_BUFG
    SLICE_X41Y6          FDCE                                         r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  sorter_i/GEN[0].FIRST.CELL_HEAD/write_out_reg[3]/Q
                         net (fo=4, routed)           0.131     1.778    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_3[3]
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out[3]_i_1__0_n_0
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     2.022    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X40Y4          FDCE (Hold_fdce_C_D)         0.091     1.613    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sorter_i/GEN[2].MIDDLE.CELL_MID/read_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.180%)  route 0.164ns (46.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.505    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X39Y2          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/read_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  sorter_i/GEN[2].MIDDLE.CELL_MID/read_out_reg[1]/Q
                         net (fo=4, routed)           0.164     1.809    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_5[1]
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out[1]_i_1__0_n_0
    SLICE_X41Y3          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     2.022    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X41Y3          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X41Y3          FDCE (Hold_fdce_C_D)         0.092     1.634    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.346%)  route 0.191ns (50.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.506    sorter_i/GEN[1].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X40Y4          FDCE                                         r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[4]/Q
                         net (fo=4, routed)           0.191     1.838    sorter_i/GEN[1].MIDDLE.CELL_MID/write_out_reg[7]_1[4]
    SLICE_X38Y3          LUT5 (Prop_lut5_I4_O)        0.045     1.883 r  sorter_i/GEN[1].MIDDLE.CELL_MID/write_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.883    sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[7]_0[4]
    SLICE_X38Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     2.020    sorter_i/GEN[2].MIDDLE.CELL_MID/clk_IBUF_BUFG
    SLICE_X38Y3          FDCE                                         r  sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[4]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X38Y3          FDCE (Hold_fdce_C_D)         0.121     1.661    sorter_i/GEN[2].MIDDLE.CELL_MID/write_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/occupied_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/occupied_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y5     sorter_i/GEN[0].FIRST.CELL_HEAD/push_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/read_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/read_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/read_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/read_out_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y7     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y6     sorter_i/GEN[0].FIRST.CELL_HEAD/curr_data_reg[6]/C



