lbl_801088C8:
/* 801088C8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801088CC  7C 08 02 A6 */	mflr r0
/* 801088D0  90 01 00 14 */	stw r0, 0x14(r1)
/* 801088D4  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801088D8  93 C1 00 08 */	stw r30, 8(r1)
/* 801088DC  80 83 28 04 */	lwz r4, 0x2804(r3)
/* 801088E0  28 04 00 00 */	cmplwi r4, 0
/* 801088E4  40 82 00 20 */	bne lbl_80108904
/* 801088E8  80 03 27 EC */	lwz r0, 0x27ec(r3)
/* 801088EC  28 00 00 00 */	cmplwi r0, 0
/* 801088F0  41 82 00 0C */	beq lbl_801088FC
/* 801088F4  90 03 28 04 */	stw r0, 0x2804(r3)
/* 801088F8  48 00 00 1C */	b lbl_80108914
lbl_801088FC:
/* 801088FC  90 63 28 04 */	stw r3, 0x2804(r3)
/* 80108900  48 00 00 14 */	b lbl_80108914
lbl_80108904:
/* 80108904  80 03 27 EC */	lwz r0, 0x27ec(r3)
/* 80108908  7C 04 00 40 */	cmplw r4, r0
/* 8010890C  41 82 00 08 */	beq lbl_80108914
/* 80108910  90 63 28 04 */	stw r3, 0x2804(r3)
lbl_80108914:
/* 80108914  80 83 27 EC */	lwz r4, 0x27ec(r3)
/* 80108918  28 04 00 00 */	cmplwi r4, 0
/* 8010891C  41 82 00 48 */	beq lbl_80108964
/* 80108920  AB C4 00 08 */	lha r30, 8(r4)
/* 80108924  3B E0 00 00 */	li r31, 0
/* 80108928  80 03 28 04 */	lwz r0, 0x2804(r3)
/* 8010892C  7C 00 20 40 */	cmplw r0, r4
/* 80108930  40 82 00 2C */	bne lbl_8010895C
/* 80108934  48 00 00 B5 */	bl checkBossOctaIealRoom__9daAlink_cFv
/* 80108938  2C 03 00 00 */	cmpwi r3, 0
/* 8010893C  40 82 00 1C */	bne lbl_80108958
/* 80108940  2C 1E 00 AA */	cmpwi r30, 0xaa
/* 80108944  41 82 00 14 */	beq lbl_80108958
/* 80108948  2C 1E 00 F7 */	cmpwi r30, 0xf7
/* 8010894C  41 82 00 0C */	beq lbl_80108958
/* 80108950  2C 1E 00 E4 */	cmpwi r30, 0xe4
/* 80108954  40 82 00 08 */	bne lbl_8010895C
lbl_80108958:
/* 80108958  3B E0 00 01 */	li r31, 1
lbl_8010895C:
/* 8010895C  57 E3 06 3E */	clrlwi r3, r31, 0x18
/* 80108960  48 00 00 08 */	b lbl_80108968
lbl_80108964:
/* 80108964  38 60 00 00 */	li r3, 0
lbl_80108968:
/* 80108968  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8010896C  83 C1 00 08 */	lwz r30, 8(r1)
/* 80108970  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80108974  7C 08 03 A6 */	mtlr r0
/* 80108978  38 21 00 10 */	addi r1, r1, 0x10
/* 8010897C  4E 80 00 20 */	blr 
