$date
  Thu Jun  6 22:12:28 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module killer_ckt $end
$var reg 1 ! life_in1 $end
$var reg 1 " life_in2 $end
$var reg 1 # ctrl_a $end
$var reg 1 $ ctrl_b $end
$var reg 1 % kill_a $end
$var reg 1 & kill_b $end
$var reg 1 ' kill_c $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
U%
U&
U'
