Name,Slice LUTs,Slice Registers,F7 Muxes,F8 Muxes,Slice,LUT as Logic,LUT as Memory,Block RAM Tile,DSPs,Bonded IOB,Bonded IPADs,PHY_CONTROL,PHASER_REF,OUT_FIFO,IN_FIFO,IDELAYCTRL,IBUFDS,PHASER_OUT/PHASER_OUT_PHY,PHASER_IN/PHASER_IN_PHY,IDELAYE2/IDELAYE2_FINEDELAY,ILOGIC,OLOGIC,BUFGCTRL,BUFIO,MMCME2_ADV,PLLE2_ADV,BUFMRCE,BUFHCE,BUFR,BSCANE2,CAPTUREE2,DNA_PORT,EFUSE_USR,FRAME_ECCE2,ICAPE2,PCIE_2_1,STARTUPE2,XADC
fpga,9.09%,4.93%,0.68%,0.00%,9.88%,8.43%,1.43%,4.93%,72.00%,17.78%,11.43%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,9.38%,0.00%,20.00%,0.00%,0.00%,0.00%,0.00%,25.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%
dsp_inst (dsp),1.38%,0.56%,0.00%,0.00%,1.79%,1.38%,0.00%,0.56%,56.00%,17.78%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%
u_fir_channel (fir_channel),0.16%,0.10%,0.00%,0.00%,0.26%,0.15%,0.01%,0.10%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%
u_micro (design_1),7.42%,4.04%,0.68%,0.00%,7.69%,6.77%,1.42%,4.04%,16.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,9.38%,0.00%,20.00%,0.00%,0.00%,0.00%,0.00%,25.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%
u_prbsx (prbsx),<0.01%,0.02%,0.00%,0.00%,0.04%,<0.01%,0.00%,0.02%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%
u_register_file (register_file),0.10%,0.19%,0.00%,0.00%,0.67%,0.10%,0.00%,0.19%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%,0.00%
