read_verilog UART_RX.v
read_verilog UART_TX.v
read_verilog Binary_To_7Segment.v
read_verilog main.v
synth_ice40 -blif main.blif
