// Seed: 1237864487
module module_0;
  always @(posedge id_1) $display;
  assign id_1[1] = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
);
  always @(1'b0 or 1) begin
    assert (1);
  end
  module_0();
  assign id_3 = id_3;
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand id_3
);
  always @(1) begin
    if (1 && 1) begin
      cover (id_3);
    end
  end
  module_0();
endmodule
