#### Build Steps

Full Build:
`iverilog -o prog_name -c file_list.txt`

Run:
`vvp prog_name`

Single File Build:
`iverilog -o prog_name file.v`

Run:
`vvp prog_name`

##### Notes

Should this folder be renamed to `design` (where test files belong in simulation)?
