Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 15 10:41:11 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_sw2LED_timing_summary_routed.rpt -pb my_sw2LED_timing_summary_routed.pb -rpx my_sw2LED_timing_summary_routed.rpx -warn_on_violation
| Design       : my_sw2LED
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.548ns  (logic 5.235ns (54.830%)  route 4.313ns (45.170%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.049     3.541    SW_IBUF[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.124     3.665 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.264     5.928    LED_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.620     9.548 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.548    LED[5]
    T11                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.438ns  (logic 5.146ns (54.528%)  route 4.292ns (45.472%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           1.826     3.318    SW_IBUF[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.124     3.442 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.465     5.907    LED_OBUF[2]
    W16                  OBUF (Prop_obuf_I_O)         3.531     9.438 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.438    LED[2]
    W16                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.395ns  (logic 5.456ns (58.071%)  route 3.939ns (41.929%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           1.826     3.318    SW_IBUF[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.150     3.468 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.113     5.581    LED_OBUF[4]
    T10                  OBUF (Prop_obuf_I_O)         3.814     9.395 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.395    LED[4]
    T10                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.207ns  (logic 5.489ns (59.616%)  route 3.718ns (40.384%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 f  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.049     3.541    SW_IBUF[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.154     3.695 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.669     5.364    LED_OBUF[6]
    Y14                  OBUF (Prop_obuf_I_O)         3.843     9.207 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.207    LED[6]
    Y14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.188ns  (logic 5.439ns (59.194%)  route 3.749ns (40.806%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           1.679     3.170    SW_IBUF[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.152     3.322 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.071     5.393    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.795     9.188 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.188    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.131ns  (logic 5.141ns (56.310%)  route 3.989ns (43.690%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 f  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           1.679     3.170    SW_IBUF[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.294 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.310     5.605    LED_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         3.526     9.131 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.131    LED[3]
    V16                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.967ns  (logic 5.253ns (58.582%)  route 3.714ns (41.418%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.051     3.543    SW_IBUF[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.124     3.667 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.663     5.329    LED_OBUF[7]
    W14                  OBUF (Prop_obuf_I_O)         3.638     8.967 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.967    LED[7]
    W14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.710ns (68.345%)  route 0.792ns (31.655%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.461     0.788    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.833 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.164    LED_OBUF[7]
    W14                  OBUF (Prop_obuf_I_O)         1.337     2.501 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.501    LED[7]
    W14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.783ns (71.210%)  route 0.721ns (28.790%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.385     0.712    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.051     0.763 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.099    LED_OBUF[6]
    Y14                  OBUF (Prop_obuf_I_O)         1.405     2.504 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.504    LED[6]
    Y14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.692ns (63.878%)  route 0.957ns (36.122%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.385     0.712    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.757 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.572     1.329    LED_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.320     2.649 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.649    LED[5]
    T11                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.604ns (59.239%)  route 1.104ns (40.761%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.449     0.776    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.821 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.654     1.476    LED_OBUF[2]
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.708 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.708    LED[2]
    W16                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.599ns (58.732%)  route 1.124ns (41.268%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.502     0.829    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.874 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.621     1.496    LED_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         1.227     2.722 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.722    LED[3]
    V16                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.749ns (64.209%)  route 0.975ns (35.791%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.449     0.776    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.048     0.824 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.350    LED_OBUF[4]
    T10                  OBUF (Prop_obuf_I_O)         1.374     2.725 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.725    LED[4]
    T10                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.727ns (63.124%)  route 1.009ns (36.876%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 f  SW_IBUF[0]_inst/O
                         net (fo=7, routed)           0.502     0.829    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.874 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.381    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.355     2.736 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.736    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





