multiline_comment|/*&n; * Definition of platform feature hooks for PowerMacs&n; *&n; * This file is subject to the terms and conditions of the GNU General Public&n; * License.  See the file &quot;COPYING&quot; in the main directory of this archive&n; * for more details.&n; *&n; * Copyright (C) 1998 Paul Mackerras &amp;&n; *                    Ben. Herrenschmidt.&n; *&n; *&n; * Note: I removed media-bay details from the feature stuff, I believe it&squot;s&n; *       not worth it, the media-bay driver can directly use the mac-io&n; *       ASIC registers.&n; *&n; * Implementation note: Currently, none of these functions will block.&n; * However, they may internally protect themselves with a spinlock&n; * for way too long. Be prepared for at least some of these to block&n; * in the future.&n; *&n; * Unless specifically defined, the result code is assumed to be an&n; * error when negative, 0 is the default success result. Some functions&n; * may return additional positive result values.&n; *&n; * To keep implementation simple, all feature calls are assumed to have&n; * the prototype parameters (struct device_node* node, int value).&n; * When either is not used, pass 0.&n; */
macro_line|#ifdef __KERNEL__
macro_line|#ifndef __PPC_ASM_PMAC_FEATURE_H
DECL|macro|__PPC_ASM_PMAC_FEATURE_H
mdefine_line|#define __PPC_ASM_PMAC_FEATURE_H
macro_line|#include &lt;asm/macio.h&gt;
multiline_comment|/*&n; * Known Mac motherboard models&n; *&n; * Please, report any error here to benh@kernel.crashing.org, thanks !&n; *&n; * Note that I don&squot;t fully maintain this list for Core99 &amp; MacRISC2&n; * and I&squot;m considering removing all NewWorld entries from it and&n; * entirely rely on the model string.&n; */
multiline_comment|/* PowerSurge are the first generation of PCI Pmacs. This include&n; * all of the Grand-Central based machines. We currently don&squot;t&n; * differenciate most of them.&n; */
DECL|macro|PMAC_TYPE_PSURGE
mdefine_line|#define PMAC_TYPE_PSURGE&t;&t;0x10&t;/* PowerSurge */
DECL|macro|PMAC_TYPE_ANS
mdefine_line|#define PMAC_TYPE_ANS&t;&t;&t;0x11&t;/* Apple Network Server */
multiline_comment|/* Here is the infamous serie of OHare based machines&n; */
DECL|macro|PMAC_TYPE_COMET
mdefine_line|#define PMAC_TYPE_COMET&t;&t;&t;0x20&t;/* Beleived to be PowerBook 2400 */
DECL|macro|PMAC_TYPE_HOOPER
mdefine_line|#define PMAC_TYPE_HOOPER&t;&t;0x21&t;/* Beleived to be PowerBook 3400 */
DECL|macro|PMAC_TYPE_KANGA
mdefine_line|#define PMAC_TYPE_KANGA&t;&t;&t;0x22&t;/* PowerBook 3500 (first G3) */
DECL|macro|PMAC_TYPE_ALCHEMY
mdefine_line|#define PMAC_TYPE_ALCHEMY&t;&t;0x23&t;/* Alchemy motherboard base */
DECL|macro|PMAC_TYPE_GAZELLE
mdefine_line|#define PMAC_TYPE_GAZELLE&t;&t;0x24&t;/* Spartacus, some 5xxx/6xxx */
DECL|macro|PMAC_TYPE_UNKNOWN_OHARE
mdefine_line|#define PMAC_TYPE_UNKNOWN_OHARE&t;&t;0x2f&t;/* Unknown, but OHare based */
multiline_comment|/* Here are the Heathrow based machines&n; * FIXME: Differenciate wallstreet,mainstreet,wallstreetII&n; */
DECL|macro|PMAC_TYPE_GOSSAMER
mdefine_line|#define PMAC_TYPE_GOSSAMER&t;&t;0x30&t;/* Gossamer motherboard */
DECL|macro|PMAC_TYPE_SILK
mdefine_line|#define PMAC_TYPE_SILK&t;&t;&t;0x31&t;/* Desktop PowerMac G3 */
DECL|macro|PMAC_TYPE_WALLSTREET
mdefine_line|#define PMAC_TYPE_WALLSTREET&t;&t;0x32&t;/* Wallstreet/Mainstreet PowerBook*/
DECL|macro|PMAC_TYPE_UNKNOWN_HEATHROW
mdefine_line|#define PMAC_TYPE_UNKNOWN_HEATHROW&t;0x3f&t;/* Unknown but heathrow based */
multiline_comment|/* Here are newworld machines based on Paddington (heathrow derivative)&n; */
DECL|macro|PMAC_TYPE_101_PBOOK
mdefine_line|#define PMAC_TYPE_101_PBOOK&t;&t;0x40&t;/* 101 PowerBook (aka Lombard) */
DECL|macro|PMAC_TYPE_ORIG_IMAC
mdefine_line|#define PMAC_TYPE_ORIG_IMAC&t;&t;0x41&t;/* First generation iMac */
DECL|macro|PMAC_TYPE_YOSEMITE
mdefine_line|#define PMAC_TYPE_YOSEMITE&t;&t;0x42&t;/* B&amp;W G3 */
DECL|macro|PMAC_TYPE_YIKES
mdefine_line|#define PMAC_TYPE_YIKES&t;&t;&t;0x43&t;/* Yikes G4 (PCI graphics) */
DECL|macro|PMAC_TYPE_UNKNOWN_PADDINGTON
mdefine_line|#define PMAC_TYPE_UNKNOWN_PADDINGTON&t;0x4f&t;/* Unknown but paddington based */
multiline_comment|/* Core99 machines based on UniNorth 1.0 and 1.5&n; *&n; * Note: A single entry here may cover several actual models according&n; * to the device-tree. (Sawtooth is most tower G4s, FW_IMAC is most&n; * FireWire based iMacs, etc...). Those machines are too similar to be&n; * distinguished here, when they need to be differencied, use the&n; * device-tree &quot;model&quot; or &quot;compatible&quot; property.&n; */
DECL|macro|PMAC_TYPE_ORIG_IBOOK
mdefine_line|#define PMAC_TYPE_ORIG_IBOOK&t;&t;0x40&t;/* First iBook model (no firewire) */
DECL|macro|PMAC_TYPE_SAWTOOTH
mdefine_line|#define PMAC_TYPE_SAWTOOTH&t;&t;0x41&t;/* Desktop G4s */
DECL|macro|PMAC_TYPE_FW_IMAC
mdefine_line|#define PMAC_TYPE_FW_IMAC&t;&t;0x42&t;/* FireWire iMacs (except Pangea based) */
DECL|macro|PMAC_TYPE_FW_IBOOK
mdefine_line|#define PMAC_TYPE_FW_IBOOK&t;&t;0x43&t;/* FireWire iBooks (except iBook2) */
DECL|macro|PMAC_TYPE_CUBE
mdefine_line|#define PMAC_TYPE_CUBE&t;&t;&t;0x44&t;/* Cube PowerMac */
DECL|macro|PMAC_TYPE_QUICKSILVER
mdefine_line|#define PMAC_TYPE_QUICKSILVER&t;&t;0x45&t;/* QuickSilver G4s */
DECL|macro|PMAC_TYPE_PISMO
mdefine_line|#define PMAC_TYPE_PISMO&t;&t;&t;0x46&t;/* Pismo PowerBook */
DECL|macro|PMAC_TYPE_TITANIUM
mdefine_line|#define PMAC_TYPE_TITANIUM&t;&t;0x47&t;/* Titanium PowerBook */
DECL|macro|PMAC_TYPE_TITANIUM2
mdefine_line|#define PMAC_TYPE_TITANIUM2&t;&t;0x48&t;/* Titanium II PowerBook (no L3, M6) */
DECL|macro|PMAC_TYPE_TITANIUM3
mdefine_line|#define PMAC_TYPE_TITANIUM3&t;&t;0x49&t;/* Titanium III PowerBook (with L3 &amp; M7) */
DECL|macro|PMAC_TYPE_TITANIUM4
mdefine_line|#define PMAC_TYPE_TITANIUM4&t;&t;0x50&t;/* Titanium IV PowerBook (with L3 &amp; M9) */
DECL|macro|PMAC_TYPE_EMAC
mdefine_line|#define PMAC_TYPE_EMAC&t;&t;&t;0x50&t;/* eMac */
DECL|macro|PMAC_TYPE_UNKNOWN_CORE99
mdefine_line|#define PMAC_TYPE_UNKNOWN_CORE99&t;0x5f
multiline_comment|/* MacRisc2 with UniNorth 2.0 */
DECL|macro|PMAC_TYPE_RACKMAC
mdefine_line|#define PMAC_TYPE_RACKMAC&t;&t;0x80&t;/* XServe */
DECL|macro|PMAC_TYPE_WINDTUNNEL
mdefine_line|#define PMAC_TYPE_WINDTUNNEL&t;&t;0x81
multiline_comment|/* MacRISC2 machines based on the Pangea chipset&n; */
DECL|macro|PMAC_TYPE_PANGEA_IMAC
mdefine_line|#define PMAC_TYPE_PANGEA_IMAC&t;&t;0x100&t;/* Flower Power iMac */
DECL|macro|PMAC_TYPE_IBOOK2
mdefine_line|#define PMAC_TYPE_IBOOK2&t;&t;0x101&t;/* iBook2 (polycarbonate) */
DECL|macro|PMAC_TYPE_FLAT_PANEL_IMAC
mdefine_line|#define PMAC_TYPE_FLAT_PANEL_IMAC&t;0x102&t;/* Flat panel iMac */
DECL|macro|PMAC_TYPE_UNKNOWN_PANGEA
mdefine_line|#define PMAC_TYPE_UNKNOWN_PANGEA&t;0x10f
multiline_comment|/* MacRISC2 machines based on the Intrepid chipset&n; */
DECL|macro|PMAC_TYPE_UNKNOWN_INTREPID
mdefine_line|#define PMAC_TYPE_UNKNOWN_INTREPID&t;0x11f&t;/* Generic */
multiline_comment|/* MacRISC4 / G5 machines. We don&squot;t have per-machine selection here anymore,&n; * but rather machine families&n; */
DECL|macro|PMAC_TYPE_POWERMAC_G5
mdefine_line|#define PMAC_TYPE_POWERMAC_G5&t;&t;0x150&t;/* U3 &amp; U3H based */
DECL|macro|PMAC_TYPE_POWERMAC_G5_U3L
mdefine_line|#define PMAC_TYPE_POWERMAC_G5_U3L&t;0x151&t;/* U3L based desktop */
DECL|macro|PMAC_TYPE_IMAC_G5
mdefine_line|#define PMAC_TYPE_IMAC_G5&t;&t;0x152&t;/* iMac G5 */
DECL|macro|PMAC_TYPE_XSERVE_G5
mdefine_line|#define PMAC_TYPE_XSERVE_G5&t;&t;0x153&t;/* Xserve G5 */
DECL|macro|PMAC_TYPE_UNKNOWN_K2
mdefine_line|#define PMAC_TYPE_UNKNOWN_K2&t;&t;0x19f&t;/* Any other K2 based */
multiline_comment|/*&n; * Motherboard flags&n; */
DECL|macro|PMAC_MB_CAN_SLEEP
mdefine_line|#define PMAC_MB_CAN_SLEEP&t;&t;0x00000001
DECL|macro|PMAC_MB_HAS_FW_POWER
mdefine_line|#define PMAC_MB_HAS_FW_POWER&t;&t;0x00000002
DECL|macro|PMAC_MB_OLD_CORE99
mdefine_line|#define PMAC_MB_OLD_CORE99&t;&t;0x00000004
DECL|macro|PMAC_MB_MOBILE
mdefine_line|#define PMAC_MB_MOBILE&t;&t;&t;0x00000008
DECL|macro|PMAC_MB_MAY_SLEEP
mdefine_line|#define PMAC_MB_MAY_SLEEP&t;&t;0x00000010
multiline_comment|/*&n; * Feature calls supported on pmac&n; *&n; */
multiline_comment|/*&n; * Use this inline wrapper&n; */
r_struct
id|device_node
suffix:semicolon
DECL|function|pmac_call_feature
r_static
r_inline
r_int
id|pmac_call_feature
c_func
(paren
r_int
id|selector
comma
r_struct
id|device_node
op_star
id|node
comma
r_int
id|param
comma
r_int
id|value
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|ppc_md.feature_call
)paren
r_return
op_minus
id|ENODEV
suffix:semicolon
r_return
id|ppc_md
dot
id|feature_call
c_func
(paren
id|selector
comma
id|node
comma
id|param
comma
id|value
)paren
suffix:semicolon
)brace
multiline_comment|/* PMAC_FTR_SERIAL_ENABLE&t;(struct device_node* node, int param, int value)&n; * enable/disable an SCC side. Pass the node corresponding to the&n; * channel side as a parameter.&n; * param is the type of port&n; * if param is ored with PMAC_SCC_FLAG_XMON, then the SCC is locked enabled&n; * for use by xmon.&n; */
DECL|macro|PMAC_FTR_SCC_ENABLE
mdefine_line|#define PMAC_FTR_SCC_ENABLE&t;&t;PMAC_FTR_DEF(0)
DECL|macro|PMAC_SCC_ASYNC
mdefine_line|#define PMAC_SCC_ASYNC&t;&t;0
DECL|macro|PMAC_SCC_IRDA
mdefine_line|#define PMAC_SCC_IRDA&t;&t;1
DECL|macro|PMAC_SCC_I2S1
mdefine_line|#define PMAC_SCC_I2S1&t;&t;2
DECL|macro|PMAC_SCC_FLAG_XMON
mdefine_line|#define PMAC_SCC_FLAG_XMON&t;0x00001000
multiline_comment|/* PMAC_FTR_MODEM_ENABLE&t;(struct device_node* node, 0, int value)&n; * enable/disable the internal modem.&n; */
DECL|macro|PMAC_FTR_MODEM_ENABLE
mdefine_line|#define PMAC_FTR_MODEM_ENABLE&t;&t;PMAC_FTR_DEF(1)
multiline_comment|/* PMAC_FTR_SWIM3_ENABLE&t;(struct device_node* node, 0,int value)&n; * enable/disable the swim3 (floppy) cell of a mac-io ASIC&n; */
DECL|macro|PMAC_FTR_SWIM3_ENABLE
mdefine_line|#define PMAC_FTR_SWIM3_ENABLE&t;&t;PMAC_FTR_DEF(2)
multiline_comment|/* PMAC_FTR_MESH_ENABLE&t;&t;(struct device_node* node, 0, int value)&n; * enable/disable the mesh (scsi) cell of a mac-io ASIC&n; */
DECL|macro|PMAC_FTR_MESH_ENABLE
mdefine_line|#define PMAC_FTR_MESH_ENABLE&t;&t;PMAC_FTR_DEF(3)
multiline_comment|/* PMAC_FTR_IDE_ENABLE&t;&t;(struct device_node* node, int busID, int value)&n; * enable/disable an IDE port of a mac-io ASIC&n; * pass the busID parameter&n; */
DECL|macro|PMAC_FTR_IDE_ENABLE
mdefine_line|#define PMAC_FTR_IDE_ENABLE&t;&t;PMAC_FTR_DEF(4)
multiline_comment|/* PMAC_FTR_IDE_RESET&t;&t;(struct device_node* node, int busID, int value)&n; * assert(1)/release(0) an IDE reset line (mac-io IDE only)&n; */
DECL|macro|PMAC_FTR_IDE_RESET
mdefine_line|#define PMAC_FTR_IDE_RESET&t;&t;PMAC_FTR_DEF(5)
multiline_comment|/* PMAC_FTR_BMAC_ENABLE&t;&t;(struct device_node* node, 0, int value)&n; * enable/disable the bmac (ethernet) cell of a mac-io ASIC, also drive&n; * it&squot;s reset line&n; */
DECL|macro|PMAC_FTR_BMAC_ENABLE
mdefine_line|#define PMAC_FTR_BMAC_ENABLE&t;&t;PMAC_FTR_DEF(6)
multiline_comment|/* PMAC_FTR_GMAC_ENABLE&t;&t;(struct device_node* node, 0, int value)&n; * enable/disable the gmac (ethernet) cell of an uninorth ASIC. This&n; * control the cell&squot;s clock.&n; */
DECL|macro|PMAC_FTR_GMAC_ENABLE
mdefine_line|#define PMAC_FTR_GMAC_ENABLE&t;&t;PMAC_FTR_DEF(7)
multiline_comment|/* PMAC_FTR_GMAC_PHY_RESET&t;(struct device_node* node, 0, 0)&n; * Perform a HW reset of the PHY connected to a gmac controller.&n; * Pass the gmac device node, not the PHY node.&n; */
DECL|macro|PMAC_FTR_GMAC_PHY_RESET
mdefine_line|#define PMAC_FTR_GMAC_PHY_RESET&t;&t;PMAC_FTR_DEF(8)
multiline_comment|/* PMAC_FTR_SOUND_CHIP_ENABLE&t;(struct device_node* node, 0, int value)&n; * enable/disable the sound chip, whatever it is and provided it can&n; * acually be controlled&n; */
DECL|macro|PMAC_FTR_SOUND_CHIP_ENABLE
mdefine_line|#define PMAC_FTR_SOUND_CHIP_ENABLE&t;PMAC_FTR_DEF(9)
multiline_comment|/* -- add various tweaks related to sound routing -- */
multiline_comment|/* PMAC_FTR_AIRPORT_ENABLE&t;(struct device_node* node, 0, int value)&n; * enable/disable the airport card&n; */
DECL|macro|PMAC_FTR_AIRPORT_ENABLE
mdefine_line|#define PMAC_FTR_AIRPORT_ENABLE&t;&t;PMAC_FTR_DEF(10)
multiline_comment|/* PMAC_FTR_RESET_CPU&t;&t;(NULL, int cpu_nr, 0)&n; * toggle the reset line of a CPU on an uninorth-based SMP machine&n; */
DECL|macro|PMAC_FTR_RESET_CPU
mdefine_line|#define PMAC_FTR_RESET_CPU&t;&t;PMAC_FTR_DEF(11)
multiline_comment|/* PMAC_FTR_USB_ENABLE&t;&t;(struct device_node* node, 0, int value)&n; * enable/disable an USB cell, along with the power of the USB &quot;pad&quot;&n; * on keylargo based machines&n; */
DECL|macro|PMAC_FTR_USB_ENABLE
mdefine_line|#define PMAC_FTR_USB_ENABLE&t;&t;PMAC_FTR_DEF(12)
multiline_comment|/* PMAC_FTR_1394_ENABLE&t;&t;(struct device_node* node, 0, int value)&n; * enable/disable the firewire cell of an uninorth ASIC.&n; */
DECL|macro|PMAC_FTR_1394_ENABLE
mdefine_line|#define PMAC_FTR_1394_ENABLE&t;&t;PMAC_FTR_DEF(13)
multiline_comment|/* PMAC_FTR_1394_CABLE_POWER&t;(struct device_node* node, 0, int value)&n; * enable/disable the firewire cable power supply of the uninorth&n; * firewire cell&n; */
DECL|macro|PMAC_FTR_1394_CABLE_POWER
mdefine_line|#define PMAC_FTR_1394_CABLE_POWER&t;PMAC_FTR_DEF(14)
multiline_comment|/* PMAC_FTR_SLEEP_STATE&t;&t;(struct device_node* node, 0, int value)&n; * set the sleep state of the motherboard.&n; *&n; * Pass -1 as value to query for sleep capability&n; * Pass 1 to set IOs to sleep&n; * Pass 0 to set IOs to wake&n; */
DECL|macro|PMAC_FTR_SLEEP_STATE
mdefine_line|#define PMAC_FTR_SLEEP_STATE&t;&t;PMAC_FTR_DEF(15)
multiline_comment|/* PMAC_FTR_GET_MB_INFO&t;&t;(NULL, selector, 0)&n; *&n; * returns some motherboard infos.&n; * selector: 0  - model id&n; *           1  - model flags (capabilities)&n; *           2  - model name (cast to const char *)&n; */
DECL|macro|PMAC_FTR_GET_MB_INFO
mdefine_line|#define PMAC_FTR_GET_MB_INFO&t;&t;PMAC_FTR_DEF(16)
DECL|macro|PMAC_MB_INFO_MODEL
mdefine_line|#define   PMAC_MB_INFO_MODEL&t;0
DECL|macro|PMAC_MB_INFO_FLAGS
mdefine_line|#define   PMAC_MB_INFO_FLAGS&t;1
DECL|macro|PMAC_MB_INFO_NAME
mdefine_line|#define   PMAC_MB_INFO_NAME&t;2
multiline_comment|/* PMAC_FTR_READ_GPIO&t;&t;(NULL, int index, 0)&n; *&n; * read a GPIO from a mac-io controller of type KeyLargo or Pangea.&n; * the value returned is a byte (positive), or a negative error code&n; */
DECL|macro|PMAC_FTR_READ_GPIO
mdefine_line|#define PMAC_FTR_READ_GPIO&t;&t;PMAC_FTR_DEF(17)
multiline_comment|/* PMAC_FTR_WRITE_GPIO&t;&t;(NULL, int index, int value)&n; *&n; * write a GPIO of a mac-io controller of type KeyLargo or Pangea.&n; */
DECL|macro|PMAC_FTR_WRITE_GPIO
mdefine_line|#define PMAC_FTR_WRITE_GPIO&t;&t;PMAC_FTR_DEF(18)
multiline_comment|/* PMAC_FTR_ENABLE_MPIC&n; *&n; * Enable the MPIC cell&n; */
DECL|macro|PMAC_FTR_ENABLE_MPIC
mdefine_line|#define PMAC_FTR_ENABLE_MPIC&t;&t;PMAC_FTR_DEF(19)
multiline_comment|/* PMAC_FTR_AACK_DELAY_ENABLE&t;(NULL, int enable, 0)&n; *&n; * Enable/disable the AACK delay on the northbridge for systems using DFS&n; */
DECL|macro|PMAC_FTR_AACK_DELAY_ENABLE
mdefine_line|#define PMAC_FTR_AACK_DELAY_ENABLE     &t;PMAC_FTR_DEF(20)
multiline_comment|/* PMAC_FTR_DEVICE_CAN_WAKE&n; *&n; * Used by video drivers to inform system that they can actually perform&n; * wakeup from sleep&n; */
DECL|macro|PMAC_FTR_DEVICE_CAN_WAKE
mdefine_line|#define PMAC_FTR_DEVICE_CAN_WAKE&t;PMAC_FTR_DEF(22)
multiline_comment|/* Don&squot;t use those directly, they are for the sake of pmac_setup.c */
r_extern
r_int
id|pmac_do_feature_call
c_func
(paren
r_int
r_int
id|selector
comma
dot
dot
dot
)paren
suffix:semicolon
r_extern
r_void
id|pmac_feature_init
c_func
(paren
r_void
)paren
suffix:semicolon
multiline_comment|/* Video suspend tweak */
r_extern
r_void
id|pmac_set_early_video_resume
c_func
(paren
r_void
(paren
op_star
id|proc
)paren
(paren
r_void
op_star
id|data
)paren
comma
r_void
op_star
id|data
)paren
suffix:semicolon
r_extern
r_void
id|pmac_call_early_video_resume
c_func
(paren
r_void
)paren
suffix:semicolon
DECL|macro|PMAC_FTR_DEF
mdefine_line|#define PMAC_FTR_DEF(x) ((_MACH_Pmac &lt;&lt; 16) | (x))
multiline_comment|/*&n; * The part below is for use by macio_asic.c only, do not rely&n; * on the data structures or constants below in a normal driver&n; *&n; */
DECL|macro|MAX_MACIO_CHIPS
mdefine_line|#define MAX_MACIO_CHIPS&t;&t;2
r_enum
(brace
DECL|enumerator|macio_unknown
id|macio_unknown
op_assign
l_int|0
comma
DECL|enumerator|macio_grand_central
id|macio_grand_central
comma
DECL|enumerator|macio_ohare
id|macio_ohare
comma
DECL|enumerator|macio_ohareII
id|macio_ohareII
comma
DECL|enumerator|macio_heathrow
id|macio_heathrow
comma
DECL|enumerator|macio_gatwick
id|macio_gatwick
comma
DECL|enumerator|macio_paddington
id|macio_paddington
comma
DECL|enumerator|macio_keylargo
id|macio_keylargo
comma
DECL|enumerator|macio_pangea
id|macio_pangea
comma
DECL|enumerator|macio_intrepid
id|macio_intrepid
comma
DECL|enumerator|macio_keylargo2
id|macio_keylargo2
comma
)brace
suffix:semicolon
DECL|struct|macio_chip
r_struct
id|macio_chip
(brace
DECL|member|of_node
r_struct
id|device_node
op_star
id|of_node
suffix:semicolon
DECL|member|type
r_int
id|type
suffix:semicolon
DECL|member|name
r_const
r_char
op_star
id|name
suffix:semicolon
DECL|member|rev
r_int
id|rev
suffix:semicolon
DECL|member|base
r_volatile
id|u32
id|__iomem
op_star
id|base
suffix:semicolon
DECL|member|flags
r_int
r_int
id|flags
suffix:semicolon
multiline_comment|/* For use by macio_asic PCI driver */
DECL|member|lbus
r_struct
id|macio_bus
id|lbus
suffix:semicolon
)brace
suffix:semicolon
r_extern
r_struct
id|macio_chip
id|macio_chips
(braket
id|MAX_MACIO_CHIPS
)braket
suffix:semicolon
DECL|macro|MACIO_FLAG_SCCA_ON
mdefine_line|#define MACIO_FLAG_SCCA_ON&t;0x00000001
DECL|macro|MACIO_FLAG_SCCB_ON
mdefine_line|#define MACIO_FLAG_SCCB_ON&t;0x00000002
DECL|macro|MACIO_FLAG_SCC_LOCKED
mdefine_line|#define MACIO_FLAG_SCC_LOCKED&t;0x00000004
DECL|macro|MACIO_FLAG_AIRPORT_ON
mdefine_line|#define MACIO_FLAG_AIRPORT_ON&t;0x00000010
DECL|macro|MACIO_FLAG_FW_SUPPORTED
mdefine_line|#define MACIO_FLAG_FW_SUPPORTED&t;0x00000020
r_extern
r_struct
id|macio_chip
op_star
id|macio_find
c_func
(paren
r_struct
id|device_node
op_star
id|child
comma
r_int
id|type
)paren
suffix:semicolon
DECL|macro|MACIO_FCR32
mdefine_line|#define MACIO_FCR32(macio, r)&t;((macio)-&gt;base + ((r) &gt;&gt; 2))
DECL|macro|MACIO_FCR8
mdefine_line|#define MACIO_FCR8(macio, r)&t;(((volatile u8 __iomem *)((macio)-&gt;base)) + (r))
DECL|macro|MACIO_IN32
mdefine_line|#define MACIO_IN32(r)&t;&t;(in_le32(MACIO_FCR32(macio,r)))
DECL|macro|MACIO_OUT32
mdefine_line|#define MACIO_OUT32(r,v)&t;(out_le32(MACIO_FCR32(macio,r), (v)))
DECL|macro|MACIO_BIS
mdefine_line|#define MACIO_BIS(r,v)&t;&t;(MACIO_OUT32((r), MACIO_IN32(r) | (v)))
DECL|macro|MACIO_BIC
mdefine_line|#define MACIO_BIC(r,v)&t;&t;(MACIO_OUT32((r), MACIO_IN32(r) &amp; ~(v)))
DECL|macro|MACIO_IN8
mdefine_line|#define MACIO_IN8(r)&t;&t;(in_8(MACIO_FCR8(macio,r)))
DECL|macro|MACIO_OUT8
mdefine_line|#define MACIO_OUT8(r,v)&t;&t;(out_8(MACIO_FCR8(macio,r), (v)))
macro_line|#endif /* __PPC_ASM_PMAC_FEATURE_H */
macro_line|#endif /* __KERNEL__ */
eof
