{"add": {"doc": {"field": [{"@name": "docid", "#text": "BR-TU.09620"}, {"@name": "filename", "#text": "14599_arquivo8463_1.pdf"}, {"@name": "filetype", "#text": "PDF"}, {"@name": "text", "#text": "P\u00f3s-Gradua\u00e7\u00e3o em Ci\u00eancia da Computa\u00e7\u00e3o \n\n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n\n\u201cDESENVOLVIMENTO DE UMA PLATAFORMA \nRECONFIGUR\u00c1VEL PARA MODELAGEM 2D, EM \n\nS\u00cdSMICA, UTILIZANDO FPGAS\u201d \n \n\nPor \n \n\nRodrigo Camarotti Ferreira da Rocha \n \n\nDisserta\u00e7\u00e3o de Mestrado \n \n \n \n \n \n \n\nUniversidade Federal de Pernambuco \nposgraduacao@cin.ufpe.br \n\nwww.cin.ufpe.br/~posgraduacao \n \n \n\nRECIFE, AGOSTO/2010 \n\u00a0 \u00a0\n\n \n\n\n\n ii\n\n UNIVERSIDADE\u00a0FEDERAL\u00a0DE\u00a0PERNAMBUCO\u00a0\n\nCENTRO\u00a0DE\u00a0INFORM\u00c1TICA\u00a0\n\nP\u00d3S?GRADUA\u00c7\u00c3O\u00a0EM\u00a0CI\u00caNCIA\u00a0DA\u00a0COMPUTA\u00c7\u00c3O\u00a0\n\n \n \n \n \n \n \n \n \n \n \n \n \n\u00a0\n\nRODRIGO\u00a0CAMAROTTI\u00a0FERREIRA\u00a0DA\u00a0ROCHA\u00a0\n \n \n \n \n\n\u201cDESENVOLVIMENTO\u00a0DE\u00a0UMA\u00a0PLATAFORMA\u00a0RECONFIGUR\u00c1VEL\u00a0\nPARA\u00a0MODELAGEM\u00a02D,\u00a0EM\u00a0S\u00cdSMICA,\u00a0UTILIZANDO\u00a0FPGAS\"\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\nESTE TRABALHO   FOI   APRESENTADO  \u00c0   P\u00d3S-GRADUA\u00c7\u00c3O  EM \nCI\u00caNCIA  DA  COMPUTA\u00c7\u00c3O  DO  CENTRO  DE  INFORM\u00c1TICA   DA \nUNIVERSIDADE  FEDERAL   DE  PERNAMBUCO  COMO  REQUISITO \nPARCIAL PARA OBTEN\u00c7\u00c3O DO GRAU DE  MESTRE  EM CI\u00caNCIA DA  \nCOMPUTA\u00c7\u00c3O. \n\n \n \n \n \n                                                                             ORIENTADOR(A): MANOEL EUS\u00c9BIO DE LIMA \n \n \n \n \n \n \n \n \n\nRECIFE, AGOSTO/2010 \n\u00a0\n\u00a0\n\n\n\n\u00a0\n \n \n \n \n \n \n \n \n \n \n \n\n \n \n \n\n \n \n \n \n\n \n \n \n\n \n                      Cataloga\u00e7\u00e3o na fonte \n       Bibliotec\u00e1ria Jane Souto Maior, CRB4-571  \n  \n\n \nRocha, Rodrigo Camarotti Ferreira da              \n       Desenvolvimento de uma plataforma reconfigur\u00e1vel para modelagem 2D, em \ns\u00edsmica, utilizando FPGAS / Rodrigo Camarotti Ferreira da Rocha - Recife: O \nAutor, 2011. \n        x, 123  folhas : il., fig., tab. \n \n       Orientador: Manoel Eus\u00e9bio de Lima. \n       Disserta\u00e7\u00e3o (mestrado) - Universidade Federal de Pernambuco. CIn, Ci\u00eancia da \nComputa\u00e7\u00e3o, 2011. \n \n        Inclui bibliografia. \n \n        1. Engenharia da computa\u00e7\u00e3o. 2. Arquitetura de computador. 3. FPGA.  4. \nComputa\u00e7\u00e3o de alto desempenho. I. Lima, Manoel Eus\u00e9bio de (orientador).  II. T\u00edtulo. \n         \n        621.39                     CDD (22. ed.)                      MEI2011 \u2013 190 \n  \n \n \n\n\u00a0\n\u00a0\n\n\n\n\n\n \n\n \n\niv\n\nResumo\u00a0\n\nA\u00a0 explora\u00e7\u00e3o\u00a0 s\u00edsmica\u00a0 \u00e9\u00a0 uma\u00a0 t\u00e9cnica\u00a0 explorat\u00f3ria,\u00a0 que\u00a0 tem\u00a0 como\u00a0 objetivos\u00a0 localizar\u00a0\n\ndep\u00f3sitos\u00a0 de\u00a0 minerais,\u00a0 hidrocarbonetos\u00a0 (ex:\u00a0 petr\u00f3leo\u00a0 e\u00a0 g\u00e1s\u00a0 natural),\u00a0 e\u00a0 s\u00edtios\u00a0 arqueol\u00f3gicos,\u00a0\n\ncapturando\u00a0informa\u00e7\u00f5es\u00a0geol\u00f3gicas\u00a0do\u00a0ambiente\u00a0que\u00a0comporta\u00a0estes\u00a0elementos.\u00a0A\u00a0maioria\u00a0das\u00a0\n\ncompanhias\u00a0de\u00a0petr\u00f3leo\u00a0apoia?se\u00a0na\u00a0interpreta\u00e7\u00e3o\u00a0s\u00edsmica\u00a0para\u00a0definir\u00a0os\u00a0lugares\u00a0de\u00a0explora\u00e7\u00e3o\u00a0\n\ndos\u00a0po\u00e7os.\u00a0\n\nOs\u00a0 m\u00e9todos\u00a0 s\u00edsmicos\u00a0 utilizados\u00a0 na\u00a0 explora\u00e7\u00e3o\u00a0 s\u00edsmica\u00a0 t\u00eam\u00a0 como\u00a0 objetivo\u00a0 gerar\u00a0 uma\u00a0\n\nimagem\u00a0do\u00a0terreno\u00a0que\u00a0se\u00a0tem\u00a0interesse.\u00a0Esses\u00a0m\u00e9todos\u00a0geralmente\u00a0requerem\u00a0sistemas\u00a0com\u00a0\n\nalto\u00a0poder\u00a0computacional,\u00a0devido\u00a0\u00e0\u00a0quantidade\u00a0massiva\u00a0de\u00a0dados\u00a0e\u00a0de\u00a0computa\u00e7\u00f5es\u00a0necess\u00e1ria\u00a0\n\npara\u00a0a\u00a0resolu\u00e7\u00e3o\u00a0dos\u00a0mesmos.\u00a0\n\nA\u00a0Migra\u00e7\u00e3o\u00a0Reversa\u00a0no\u00a0Tempo\u00a0(Reverse\u00a0Time\u00a0Migration\u00a0?\u00a0RTM)\u00a0\u00e9\u00a0um\u00a0m\u00e9todo\u00a0s\u00edsmico\u00a0\n\nque\u00a0resolve\u00a0a\u00a0equa\u00e7\u00e3o\u00a0de\u00a0onda\u00a0assumindo\u00a0que\u00a0seus\u00a0campos\u00a0de\u00a0press\u00e3o\u00a0podem\u00a0se\u00a0propagar\u00a0da\u00a0\n\nfonte\u00a0 de\u00a0 ondas\u00a0 s\u00edsmicas\u00a0 para\u00a0 os\u00a0 hidrofones,\u00a0 est\u00e1gio\u00a0 denominado\u00a0 de\u00a0 modelagem,\u00a0 e\u00a0 dos\u00a0\n\nhidrofones\u00a0para\u00a0a\u00a0fonte\u00a0de\u00a0ondas\u00a0s\u00edsmicas,\u00a0o\u00a0que\u00a0\u00e9\u00a0definido\u00a0como\u00a0migra\u00e7\u00e3o.\u00a0O\u00a0RTM\u00a0consegue\u00a0\n\ngerar\u00a0 boas\u00a0 imagens\u00a0 em\u00a0 terrenos\u00a0 bastante\u00a0 complexos,\u00a0 por\u00e9m\u00a0 seu\u00a0 custo\u00a0 computacional\u00a0 \u00e9\u00a0\n\nbastante\u00a0elevado.\u00a0Sua\u00a0utiliza\u00e7\u00e3o\u00a0vem\u00a0aumentando\u00a0nos\u00a0\u00faltimos\u00a0anos,\u00a0devido\u00a0a\u00a0grande\u00a0melhora\u00a0\n\nno\u00a0 desempenho\u00a0 das\u00a0 CPUs\u00a0 e\u00a0 o\u00a0 surgimento\u00a0 de\u00a0 ambientes\u00a0 de\u00a0 computa\u00e7\u00e3o\u00a0 paralela,\u00a0 como\u00a0\n\nclusters,\u00a0GPU,\u00a0e\u00a0FPGA.\u00a0\n\nEsta\u00a0 disserta\u00e7\u00e3o\u00a0 ir\u00e1\u00a0 explorar\u00a0 a\u00a0 possibilidade\u00a0 de\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 FPGAs\u00a0 para\u00a0 realizar\u00a0 a\u00a0\n\nacelera\u00e7\u00e3o\u00a0 do\u00a0 problema\u00a0 de\u00a0 modelagem\u00a0 s\u00edsmica\u00a0 em\u00a0 2D,\u00a0 primeiro\u00a0 passo\u00a0 computacional\u00a0 do\u00a0\n\nm\u00e9todo\u00a0 RTM.\u00a0 Para\u00a0 realizar\u00a0 essa\u00a0 explora\u00e7\u00e3o\u00a0 foi\u00a0 desenvolvida\u00a0 uma\u00a0 plataforma\u00a0 reconfigur\u00e1vel\u00a0\n\nbaseada\u00a0em\u00a0FPGA\u00a0que\u00a0utiliza\u00a0uma\u00a0plataforma\u00a0da\u00a0GiDEL,\u00a0denominada\u00a0PROCe?III.\u00a0O\u00a0sistema\u00a0a\u00a0ser\u00a0\n\napresentado\u00a0 como\u00a0 proposta\u00a0 adota\u00a0 um\u00a0 modelo\u00a0 co?design,\u00a0 tendo\u00a0 a\u00a0 unidade\u00a0 de\u00a0 software\u00a0\n\nrepresentada\u00a0por\u00a0uma\u00a0CPU\u00a0e,\u00a0um\u00a0FPGA,\u00a0representando\u00a0o\u00a0componente\u00a0de\u00a0hardware,\u00a0como\u00a0um\u00a0\n\ncoprocessador.\u00a0\n\nPalavras?chave:\u00a0FPGA,\u00a0computa\u00e7\u00e3o\u00a0de\u00a0alto\u00a0desempenho,\u00a0explora\u00e7\u00e3o\u00a0s\u00edsmica,\u00a0RTM.\u00a0\n\n\u00a0\n\n\u00a0\n\n\n\n \n\n \n\nv\n\nAbstract\u00a0\n\nThe\u00a0seismic\u00a0exploration\u00a0is\u00a0an\u00a0exploratory\u00a0technique\u00a0that\u00a0aims\u00a0to\u00a0locate\u00a0mineral\u00a0deposits,\u00a0\n\nhydrocarbons\u00a0 (e.g.\u00a0 oil\u00a0 and\u00a0 natural\u00a0 gas),\u00a0 and\u00a0 archaeological\u00a0 sites,\u00a0 capturing\u00a0 geological\u00a0\n\ninformation\u00a0of\u00a0the\u00a0environment\u00a0that\u00a0includes\u00a0these\u00a0elements.\u00a0Most\u00a0oil\u00a0companies\u00a0are\u00a0based\u00a0on\u00a0\n\nseismic\u00a0interpretation\u00a0to\u00a0define\u00a0the\u00a0places\u00a0of\u00a0exploration\u00a0wells.\u00a0\n\nSeismic\u00a0methods\u00a0used\u00a0in\u00a0seismic\u00a0exploration\u00a0are\u00a0intended\u00a0to\u00a0generate\u00a0an\u00a0image\u00a0of\u00a0the\u00a0\n\nterrain\u00a0that\u00a0has\u00a0an\u00a0interest.\u00a0These\u00a0methods\u00a0typically\u00a0require\u00a0systems\u00a0with\u00a0high\u00a0computational\u00a0\n\npower,\u00a0due\u00a0to\u00a0the\u00a0massive\u00a0amount\u00a0of\u00a0data\u00a0and\u00a0computations\u00a0required\u00a0to\u00a0solve\u00a0them.\u00a0\u00a0\n\nThe\u00a0Reverse\u00a0Time\u00a0Migration\u00a0(Reverse\u00a0Time\u00a0Migration\u00a0?\u00a0RTM)\u00a0is\u00a0a\u00a0seismic\u00a0method\u00a0that\u00a0\n\nsolves\u00a0the\u00a0wave\u00a0equation\u00a0assuming\u00a0that\u00a0their\u00a0pressure\u00a0fields\u00a0can\u00a0propagate\u00a0from\u00a0the\u00a0source\u00a0of\u00a0\n\nseismic\u00a0waves\u00a0to\u00a0the\u00a0geophones,\u00a0called\u00a0the\u00a0modeling\u00a0stage,\u00a0and\u00a0from\u00a0the\u00a0geophones\u00a0to\u00a0source\u00a0\n\nof\u00a0seismic\u00a0waves,\u00a0which\u00a0 is\u00a0defined\u00a0as\u00a0migration.\u00a0The\u00a0RTM\u00a0can\u00a0produce\u00a0good\u00a0 images\u00a0 in\u00a0very\u00a0\n\ncomplex\u00a0terrain,\u00a0but\u00a0its\u00a0computational\u00a0cost\u00a0is\u00a0quite\u00a0high.\u00a0Its\u00a0use\u00a0has\u00a0increased\u00a0in\u00a0recent\u00a0years\u00a0\n\ndue\u00a0 to\u00a0 great\u00a0 improvement\u00a0 in\u00a0 the\u00a0 performance\u00a0 of\u00a0 CPUs\u00a0 and\u00a0 the\u00a0 emergence\u00a0 of\u00a0 parallel\u00a0\n\ncomputing\u00a0environments\u00a0such\u00a0as\u00a0clusters,\u00a0GPU\u00a0and\u00a0FPGA.\u00a0\u00a0\n\nThis\u00a0dissertation\u00a0will\u00a0explore\u00a0the\u00a0possibility\u00a0of\u00a0using\u00a0FPGAs\u00a0to\u00a0perform\u00a0the\u00a0acceleration\u00a0\n\nof\u00a0 the\u00a0 problem\u00a0 of\u00a0 2D\u00a0 seismic\u00a0 modeling,\u00a0 the\u00a0 first\u00a0 step\u00a0 of\u00a0 the\u00a0 RTM\u00a0 method.\u00a0 To\u00a0 perform\u00a0 this\u00a0\n\noperation,\u00a0 a\u00a0 reconfigurable\u00a0 FPGA?based\u00a0 platform\u00a0 was\u00a0 developed\u00a0 using\u00a0 a\u00a0 platform\u00a0 called\u00a0\n\nPROCe?III\u00a0from\u00a0GiDEL.\u00a0The\u00a0system\u00a0to\u00a0be\u00a0submitted\u00a0as\u00a0a\u00a0proposal\u00a0adopts\u00a0a\u00a0co?design\u00a0model,\u00a0with\u00a0\n\nthe\u00a0software\u00a0unit\u00a0represented\u00a0by\u00a0a\u00a0CPU\u00a0and\u00a0an\u00a0FPGA,\u00a0representing\u00a0the\u00a0hardware\u00a0component,\u00a0\n\nsuch\u00a0as\u00a0a\u00a0coprocessor.\u00a0\n\nKeywords:\u00a0FPGA,\u00a0high?performance\u00a0computing,\u00a0seismic\u00a0exploration,\u00a0RTM\u00a0\n\n\n\n \n\n \n\nvi\n\nSum\u00e1rio\u00a0\n\u00a0\n\u00a0\n\n1\u00a0 INTRODU\u00c7\u00c3O\u00a0............................................................................................................................................\u00a01\u00a0\n\n1.1\u00a0 CONTEXTO\u00a0E\u00a0MOTIVA\u00c7\u00c3O\u00a0.....................................................................................................................................\u00a02\u00a0\n1.1.1\u00a0 Arquiteturas\u00a0para\u00a0processamento\u00a0de\u00a0alto\u00a0desempenho\u00a0.......................................................................\u00a05\u00a0\n\n1.2\u00a0 ESTRUTURA\u00a0DA\u00a0DISSERTA\u00c7\u00c3O\u00a0.................................................................................................................................\u00a08\u00a0\n\n2\u00a0 FUNDAMENTA\u00c7\u00c3O\u00a0TE\u00d3RICA\u00a0......................................................................................................................\u00a09\u00a0\n\n2.1\u00a0 PROCESSAMENTO\u00a0DE\u00a0DADOS\u00a0S\u00cdSMICOS\u00a0..................................................................................................................\u00a010\u00a0\n2.1.1\u00a0 Modelagem\u00a0e\u00a0Migra\u00e7\u00e3o\u00a0s\u00edsmicas\u00a0........................................................................................................\u00a011\u00a0\n2.1.2\u00a0 Migra\u00e7\u00e3o\u00a0reversa\u00a0no\u00a0tempo\u00a0................................................................................................................\u00a013\u00a0\n2.1.3\u00a0 Sismograma.........................................................................................................................................\u00a017\u00a0\n\n2.2\u00a0 FPGA\u00a0E\u00a0SUA\u00a0UTILIZA\u00c7\u00c3O\u00a0EM\u00a0SISTEMAS\u00a0HPC\u00a0...........................................................................................................\u00a019\u00a0\n2.2.1\u00a0 FPGA\u00a0....................................................................................................................................................\u00a019\u00a0\n2.2.2\u00a0 Computa\u00e7\u00e3o\u00a0de\u00a0alto\u00a0desempenho\u00a0(HPC)\u00a0.............................................................................................\u00a022\u00a0\n2.2.3\u00a0 Utiliza\u00e7\u00e3o\u00a0de\u00a0FPGAs\u00a0em\u00a0sistemas\u00a0HPC\u00a0................................................................................................\u00a025\u00a0\n\n2.3\u00a0 CONCLUS\u00d5ES\u00a0....................................................................................................................................................\u00a029\u00a0\n\n3\u00a0 TRABALHOS\u00a0RELACIONADOS\u00a0...................................................................................................................\u00a031\u00a0\n\n3.1\u00a0 OPTIMIZED\u00a0HIGH?ORDER\u00a0FINITE\u00a0DIFFERENCE\u00a0WAVE\u00a0EQUATIONS\u00a0MODELING\u00a0ON\u00a0RECONFIGURABLE\u00a0COMPUTING\u00a0PLATFORM.\u00a0\nCHUAN\u00a0HE,\u00a0GUAN\u00a0QIN,\u00a0MI\u00a0LU,\u00a0WEI\u00a0ZHAO,\u00a02007\u00a0............................................................................................................\u00a032\u00a0\n\n3.1.1\u00a0 Conclus\u00f5es\u00a0...........................................................................................................................................\u00a041\u00a0\n3.2\u00a0 FPGA?BASED\u00a0ACCELERATION\u00a0OF\u00a0THE\u00a03D\u00a0FINITE?DIFFERENCE\u00a0TIME?DOMAIN\u00a0METHOD.\u00a0JAMES\u00a0P.\u00a0DURBANO,\u00a0FERNANDO\u00a0E.\u00a0\nORTIZ,\u00a0JOHN\u00a0R.\u00a0HUMPHREY,\u00a0PETERSEN\u00a0F.\u00a0CURT,\u00a0DENNIS\u00a0W.\u00a0PRATHER.2004\u00a0........................................................................\u00a042\u00a0\n\n3.2.1\u00a0 Conclus\u00f5es\u00a0...........................................................................................................................................\u00a045\u00a0\n3.3\u00a0 ACCELERATING\u00a03D\u00a0CONVOLUTION\u00a0USING\u00a0STREAMING\u00a0ARCHITECTURES\u00a0ON\u00a0FPGAS.\u00a0H.\u00a0FU,\u00a0R.\u00a0G.\u00a0CLAPP,\u00a0O.\u00a0MENCER\u00a0AND\u00a0O.\u00a0\nPELL\u00a0.OCTOBER\u00a02009.\u00a0.................................................................................................................................................\u00a046\u00a0\n\n3.3.1\u00a0 Arquitetura\u00a0em\u00a0Stream\u00a0para\u00a0computa\u00e7\u00e3o\u00a0da\u00a0convolu\u00e7\u00e3o\u00a0..................................................................\u00a046\u00a0\n3.3.2\u00a0 Explora\u00e7\u00e3o\u00a0de\u00a0op\u00e7\u00f5es\u00a0de\u00a0projeto\u00a0........................................................................................................\u00a047\u00a0\n3.3.3\u00a0 Resultados\u00a0da\u00a0acelera\u00e7\u00e3o\u00a0....................................................................................................................\u00a052\u00a0\n3.3.4\u00a0 Conclus\u00f5es\u00a0...........................................................................................................................................\u00a052\u00a0\n\n3.4\u00a0 CONCLUS\u00d5ES\u00a0....................................................................................................................................................\u00a053\u00a0\n\n4\u00a0 PLATAFORMA\u00a0PROCE?III\u00a0..........................................................................................................................\u00a055\u00a0\n\n4.1\u00a0 O\u00a0SISTEMA\u00a0PROCE\u00a0III\u00a0........................................................................................................................................\u00a056\u00a0\n4.2\u00a0 INFRAESTRUTURA\u00a0DE\u00a0HARDWARE\u00a0\u2013\u00a0M\u00d3DULO\u00a0PROCMULTIPORT\u00a0...............................................................................\u00a057\u00a0\n4.3\u00a0 INFRAESTRUTURA\u00a0DE\u00a0SOFTWARE\u00a0...........................................................................................................................\u00a059\u00a0\n\n4.3.1\u00a0 A\u00a0PROCWizard\u00a0.....................................................................................................................................\u00a059\u00a0\n4.3.2\u00a0 O\u00a0Device\u00a0driver\u00a0....................................................................................................................................\u00a060\u00a0\n\n4.4\u00a0 CONCLUS\u00d5ES\u00a0....................................................................................................................................................\u00a061\u00a0\n\n5\u00a0 PLATAFORMA\u00a0DESENVOLVIDA\u00a0.................................................................................................................\u00a062\u00a0\n\n5.1\u00a0 VIS\u00c3O\u00a0GERAL\u00a0DA\u00a0PLATAFORMA\u00a0DESENVOLVIDA\u00a0........................................................................................................\u00a063\u00a0\n5.2\u00a0 APLICA\u00c7\u00c3O\u00a0DE\u00a0CONTROLE\u00a0E\u00a0COMUNICA\u00c7\u00c3O\u00a0...........................................................................................................\u00a065\u00a0\n5.3\u00a0 ARQUITETURA\u00a0PARA\u00a0PROCESSAMENTO\u00a0EM\u00a0STREAM\u00a0..................................................................................................\u00a069\u00a0\n\n5.3.1\u00a0 Vis\u00e3o\u00a0geral\u00a0da\u00a0Arquitetura\u00a0..................................................................................................................\u00a069\u00a0\n5.3.2\u00a0 Organiza\u00e7\u00e3o\u00a0de\u00a0dados\u00a0na\u00a0mem\u00f3ria\u00a0....................................................................................................\u00a071\u00a0\n5.3.3\u00a0 A\u00a0Utiliza\u00e7\u00e3o\u00a0do\u00a0PROCMultiPort\u00a0...........................................................................................................\u00a073\u00a0\n5.3.4\u00a0 FIFOs,\u00a0Shift\u00a0Registers\u00a0e\u00a0o\u00a0reuso\u00a0de\u00a0dados\u00a0............................................................................................\u00a077\u00a0\n5.3.5\u00a0 Inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0S\u00edsmico\u00a0....................................................................................................................\u00a080\u00a0\n\n5.3.5.1\u00a0 M\u00f3dulo\u00a0Ricker\u00a0............................................................................................................................................\u00a080\u00a0\n5.3.5.2\u00a0 M\u00f3dulo\u00a0Ricker\u00a0PPF\u00a0......................................................................................................................................\u00a083\u00a0\n\n5.3.6\u00a0 N\u00facleo\u00a0de\u00a0Processamento\u00a0...................................................................................................................\u00a086\u00a0\n\n\n\n \n\n \n\nvii\n\n5.3.7\u00a0 Unidade\u00a0de\u00a0Controle\u00a0............................................................................................................................\u00a086\u00a0\n5.3.7.1\u00a0 Fluxo\u00a0dos\u00a0dados\u00a0lidos\u00a0da\u00a0mem\u00f3ria.\u00a0............................................................................................................\u00a087\u00a0\n5.3.7.2\u00a0 Fluxo\u00a0dos\u00a0dados\u00a0gerados\u00a0pelos\u00a0N\u00facleos\u00a0de\u00a0Processamento\u00a0......................................................................\u00a091\u00a0\n5.3.7.3\u00a0 Controle\u00a0da\u00a0inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0.......................................................................................................\u00a096\u00a0\n\n5.4\u00a0 CONCLUS\u00d5ES\u00a0....................................................................................................................................................\u00a098\u00a0\n\n6\u00a0 EXEMPLOS\u00a0E\u00a0RESULTADOS\u00a0.......................................................................................................................\u00a099\u00a0\n\n6.1.1\u00a0 Resultados\u00a0.........................................................................................................................................\u00a0100\u00a0\n6.1.1.1\u00a0 Modelo\u00a0Constante\u00a0....................................................................................................................................\u00a0101\u00a0\n6.1.1.2\u00a0 Modelo\u00a0de\u00a0Marmousi\u00a0...............................................................................................................................\u00a0104\u00a0\n\n7\u00a0 CONCLUS\u00d5ES\u00a0E\u00a0TRABALHOS\u00a0FUTUROS\u00a0...................................................................................................\u00a0110\u00a0\n\n7.1\u00a0 CONTRIBUI\u00c7\u00d5ES\u00a0E\u00a0CONSIDERA\u00c7\u00d5ES\u00a0FINAIS............................................................................................................\u00a0111\u00a0\n7.2\u00a0 TRABALHOS\u00a0FUTUROS\u00a0.......................................................................................................................................\u00a0113\u00a0\n\n8\u00a0 REFER\u00caNCIAS\u00a0BIBLIOGR\u00c1FICAS\u00a0..............................................................................................................\u00a0115\u00a0\n\n\u00a0\n\n\u00a0\n\n\n\n \n\n \n\nviii\n\nLista\u00a0de\u00a0Figuras\u00a0\n\u00a0\n\nFIGURA\u00a01\u00a0M\u00c9TODO\u00a0DE\u00a0REFLEX\u00c3O\u00a0S\u00cdSMICA\u00a0............................................................................................................................\u00a011\u00a0\nFIGURA\u00a02\u00a0FLUXOGRAMA\u00a0DO\u00a0PROCESSAMENTO\u00a0DE\u00a0DADOS\u00a0S\u00cdSMICOS.\u00a0..........................................................................................\u00a012\u00a0\nFIGURA\u00a03\u00a0FLUXOGRAMA\u00a0DA\u00a0MIGRA\u00c7\u00c3O\u00a0REVERSA\u00a0NO\u00a0TEMPO.\u00a0...................................................................................................\u00a014\u00a0\nFIGURA\u00a04\u00a0DADOS\u00a0NECESS\u00c1RIOS\u00a0PARA\u00a0COMPUTA\u00c7\u00c3O\u00a0DA\u00a0EQUA\u00c7\u00c3O\u00a0(2.2).\u00a0...................................................................................\u00a016\u00a0\nFIGURA\u00a05\u00a0PSEUDOC\u00d3DIGO\u00a0DO\u00a0M\u00c9TODO\u00a0RTM.\u00a0......................................................................................................................\u00a017\u00a0\nFIGURA\u00a06\u00a0REPRESENTA\u00c7\u00c3O\u00a0GR\u00c1FICA\u00a0DE\u00a0UM\u00a0SISMOGRAMA\u00a0COMPOSTO\u00a0POR\u00a04\u00a0TRA\u00c7OS\u00a0S\u00cdSMICOS\u00a0E\u00a01EVENTO\u00a0S\u00cdSMICO.\u00a0O\u00a0EVENTO\u00a0\n\nCORRESPONDE\u00a0\u00c0\u00a0CURVA\u00a0SEMELHANTE\u00a0A\u00a0UMA\u00a0SEMI?HIP\u00c9RBOLE\u00a0REPRESENTADA\u00a0PELA\u00a0LINHA\u00a0AZUL.\u00a0...........................................\u00a018\u00a0\nFIGURA\u00a07\u00a0ESTRUTURA\u00a0DO\u00a0FPGA.\u00a0........................................................................................................................................\u00a020\u00a0\nFIGURA\u00a08\u00a0ESTRUTURA\u00a0DO\u00a0CLB.\u00a0..........................................................................................................................................\u00a021\u00a0\nFIGURA\u00a09\u00a0ESTRUTURA\u00a0DE\u00a0UMA\u00a0SWITCH\u00a0MATRIX.\u00a0...................................................................................................................\u00a022\u00a0\nFIGURA\u00a010\u00a0GAP\u00a0TECNOL\u00d3GICO.\u00a0..........................................................................................................................................\u00a023\u00a0\nFIGURA\u00a011\u00a0EVOLU\u00c7\u00c3O\u00a0DA\u00a0ARQUITETURA\u00a0DOS\u00a0SISTEMAS\u00a0HPC.\u00a0..................................................................................................\u00a024\u00a0\nFIGURA\u00a012\u00a0APLICA\u00c7\u00d5ES\u00a0QUE\u00a0REQUISITAM\u00a0SISTEMAS\u00a0HPC.\u00a0.......................................................................................................\u00a025\u00a0\nFIGURA\u00a013\u00a0FORMAS\u00a0DE\u00a0ACOPLAR\u00a0O\u00a0FPGA\u00a0COM\u00a0UMA\u00a0CPU.\u00a0.....................................................................................................\u00a029\u00a0\nFIGURA\u00a014\u00a0EST\u00caNCEIS\u00a02D\u00a0PARA\u00a0OS\u00a0ESQUEMA\u00a0DE\u00a0DIFEREN\u00c7AS\u00a0FINITAS\u00a0(2,2),\u00a0EM\u00a0CIMA,\u00a0E\u00a0(2,4),\u00a0EM\u00a0BAIXO.\u00a0.......................................\u00a033\u00a0\nFIGURA\u00a015\u00a0OPERADOR\u00a0LAPLACIANO\u00a0PARA\u00a0O\u00a0ESQUEMA\u00a0DE\u00a0DIFEREN\u00c7AS\u00a0FINITAS\u00a0DE\u00a0QUARTA\u00a0ORDEM\u00a0ESPACIAL\u00a0(2,4)\u00a0............................\u00a034\u00a0\nFIGURA\u00a016\u00a0OPERADOR\u00a0LAPLACIANO\u00a0DE\u00a0QUARTA\u00a0ORDEM\u00a0PARA\u00a0O\u00a0ESQUEMA\u00a0OTIMIZADO.\u00a0................................................................\u00a035\u00a0\nFIGURA\u00a017\u00a0COMPARA\u00c7\u00c3O\u00a0ENTRE\u00a0AS\u00a0RELA\u00c7\u00d5ES\u00a0DE\u00a0DISPERS\u00c3O\u00a0ENTRE\u00a0AS\u00a0DIFERENTES\u00a0APROXIMA\u00c7\u00d5ES\u00a0DO\u00a0M\u00c9TODO\u00a0DE\u00a0DIFEREN\u00c7AS\u00a0FINITAS.\n\n\u00a0...........................................................................................................................................................................\u00a036\u00a0\nFIGURA\u00a018\u00a0ERROS\u00a0DE\u00a0DISPERS\u00c3O\u00a0CAUSADOS\u00a0PELAS\u00a0APROXIMA\u00c7\u00d5ES\u00a0DO\u00a0M\u00c9TODO\u00a0DE\u00a0DIFEREN\u00c7AS\u00a0FINITAS\u00a0COMPARADOS\u00a0COM\u00a0A\u00a0EQUA\u00c7\u00c3O\u00a0\n\nDE\u00a0ONDA\u00a0ORIGINAL.\u00a0................................................................................................................................................\u00a037\u00a0\nFIGURA\u00a019\u00a0JANELA\u00a0SE\u00a0DESLOCANDO\u00a0NO\u00a0ESPA\u00c7O\u00a02D.\u00a0..............................................................................................................\u00a038\u00a0\nFIGURA\u00a020\u00a0DIAGRAMA\u00a0DE\u00a0BLOCOS\u00a0DO\u00a0SISTEMA\u00a0DE\u00a0BUFFERIZA\u00c7\u00c3O\u00a0PARA\u00a0O\u00a0ESQUEMA\u00a0(2,4)\u00a0NO\u00a0ESPA\u00c7O\u00a02D.\u00a0......................................\u00a040\u00a0\nFIGURA\u00a021\u00a0(A)\u00a0ESSA\u00a0FIGURA\u00a0MOSTRA,\u00a0EM\u00a0ALTO\u00a0N\u00cdVEL,\u00a0COMO\u00a0\u00c9\u00a0O\u00a0FLUXO\u00a0DE\u00a0DADOS\u00a0ENTRE\u00a0A\u00a0DRAM\u00a0E\u00a0O\u00a0FPGA.\u00a0(B)\u00a0ESSA\u00a0FIGURA\u00a0MOSTRA\u00a0\n\nO\u00a0MESMO\u00a0FLUXO\u00a0DOS\u00a0DADOS,\u00a0POREM\u00a0COM\u00a0MAIS\u00a0DETALHES\u00a0NOS\u00a0SISTEMAS\u00a0DE\u00a0CACHE\u00a0E\u00a0ENGENHO\u00a0DE\u00a0COMPUTA\u00c7\u00c3O.\u00a0.................\u00a043\u00a0\nFIGURA\u00a022\u00a0DIAGRAMA\u00a0DE\u00a0BLOCOS\u00a0DA\u00a0PLACA\u00a0(ESQUERDA)\u00a0E\u00a0A\u00a0PLACA\u00a0UTILIZADA\u00a0(DIREITA).\u00a0.............................................................\u00a044\u00a0\nFIGURA\u00a023\u00a0COMPARA\u00c7\u00c3O\u00a0DE\u00a0DESEMPENHO\u00a0ENTRE\u00a0PC,\u00a0CLUSTER\u00a0DE\u00a030\u00a0N\u00d3S\u00a0E\u00a0A\u00a0ARQUITETURA\u00a0PROPOSTA.\u00a0.......................................\u00a045\u00a0\nFIGURA\u00a024\u00a0COMPUTA\u00c7\u00c3O\u00a0DOS\u00a0DADOS\u00a0EM\u00a0STREAM\u00a0DA\u00a0CONVOLU\u00c7\u00c3O\u00a02D.\u00a0..................................................................................\u00a047\u00a0\nFIGURA\u00a025\u00a0EST\u00caNCIL\u00a0'ESTRELA'\u00a0(A)\u00a0E\u00a0O\u00a0EST\u00caNCIL\u00a0'CUBO'\u00a0(B).\u00a0....................................................................................................\u00a047\u00a0\nFIGURA\u00a026\u00a0SPEEDUP\u00a0PARA\u00a0O\u00a0PROCESSAMENTO\u00a0DE\u00a0UMA\u00a0CONVOLU\u00c7\u00c3O\u00a03D\u00a0..................................................................................\u00a049\u00a0\nFIGURA\u00a027\u00a0ESTRUTURA\u00a0DE\u00a0UM\u00a0CIRCUITO\u00a0B\u00c1SICO\u00a0UTILIZADO\u00a0PARA\u00a0PROCESSAR\u00a0MULTIPLOS\u00a0PASSOS\u00a0DE\u00a0PROCESSAMENTO\u00a0( \u00a0REPRESENTA\u00a0O\u00a0\n\nCAMPO\u00a0DE\u00a0PRESSAO\u00a0NO\u00a0PASSO\u00a0DE\u00a0PROCESSAMENTO\u00a0I).\u00a0..................................................................................................\u00a050\u00a0\nFIGURA\u00a028\u00a0SPEEDUP\u00a0DA\u00a0COMPUTA\u00c7\u00c3O\u00a0DE\u00a0M\u00daLTIPLOS\u00a0PASSOS\u00a0DE\u00a0PROCESSAMENTO\u00a0SIMULT\u00c2NEOS.\u00a0.................................................\u00a051\u00a0\nFIGURA\u00a029\u00a0SPEEDUP\u00a0PARA\u00a0PRECIS\u00c3O\u00a0REDUZIDA.\u00a0....................................................................................................................\u00a051\u00a0\nFIGURA\u00a030\u00a0PLACA\u00a0PROCE\u00a0III.\u00a0............................................................................................................................................\u00a056\u00a0\nFIGURA\u00a031\u00a0DIAGRAMA\u00a0DE\u00a0BLOCOS\u00a0DA\u00a0ARQUITETURA\u00a0DA\u00a0PROCE\u00a0III.\u00a0.........................................................................................\u00a057\u00a0\nFIGURA\u00a032\u00a0DIAGRAMA\u00a0DE\u00a0BLOCOS\u00a0DO\u00a0PROCMULTIPORT.\u00a0......................................................................................................\u00a058\u00a0\nFIGURA\u00a033\u00a0VIS\u00c3O\u00a0GERAL\u00a0DO\u00a0SISTEMA\u00a0GERADO\u00a0NA\u00a0PROCWIZARD.\u00a0...........................................................................................\u00a060\u00a0\nFIGURA\u00a034\u00a0DIAGRAMA\u00a0DE\u00a0BLOCOS\u00a0DA\u00a0PLATAFORMA\u00a0DESENVOLVIDA.\u00a0.........................................................................................\u00a064\u00a0\nFIGURA\u00a035\u00a0FLUXO\u00a0DE\u00a0PROCESSAMENTO\u00a0DA\u00a0PLATAFORMA.\u00a0.......................................................................................................\u00a065\u00a0\nFIGURA\u00a036\u00a0ARQUITETURA\u00a0INTERNA\u00a0DO\u00a0APLICATIVO\u00a0DE\u00a0CONTROLE\u00a0E\u00a0COMUNICA\u00c7\u00c3O.\u00a0...................................................................\u00a066\u00a0\nFIGURA\u00a037\u00a0TRANSFORMA\u00c7\u00c3O\u00a0DE\u00a0UMA\u00a0MATRIZ\u00a0EM\u00a0UM\u00a0VETOR\u00a0UNIDIMENSIONAL.\u00a0.........................................................................\u00a067\u00a0\nFIGURA\u00a038\u00a0DIAGRAMA\u00a0DE\u00a0BLOCOS\u00a0DA\u00a0ARQUITETURA\u00a0PARA\u00a0PROCESSAMENTO\u00a0EM\u00a0STREAM.\u00a0...........................................................\u00a070\u00a0\nFIGURA\u00a039\u00a0DIAGRAMA\u00a0DE\u00a0BLOCOS\u00a0DA\u00a0ARQUITETURA\u00a0INTERNA\u00a0DO\u00a0ARCH\u00a02D.\u00a0.............................................................................\u00a071\u00a0\nFIGURA\u00a040\u00a0ORGANIZA\u00c7\u00c3O\u00a0DE\u00a0DADOS\u00a0NA\u00a0MEM\u00d3RIA.\u00a0...............................................................................................................\u00a073\u00a0\nFIGURA\u00a041\u00a0PORTAS\u00a0DE\u00a0PAR\u00c2METROS,\u00a0CLOCK\u00a0E\u00a0RESET.\u00a0.............................................................................................................\u00a074\u00a0\nFIGURA\u00a042\u00a0CONJUNTO\u00a0DE\u00a0PORTAS\u00a0QUE\u00a0FORMA\u00a0AS\u00a0PORTAS\u00a0DE\u00a0LEITURA\u00a0SEQUENCIAL\u00a0DAS\u00a0MATRIZES\u00a0DE\u00a0PRESS\u00c3O\u00a0ATUAL,\u00a0ANTERIOR\u00a0E\u00a0DE\u00a0\n\nVELOCIDADE.\u00a0.........................................................................................................................................................\u00a075\u00a0\nFIGURA\u00a043\u00a0CONJUNTO\u00a0DE\u00a0PORTAS\u00a0QUE\u00a0FORMAM\u00a0A\u00a0PORTA\u00a0DE\u00a0LEITURA\u00a0SEQUENCIAL\u00a0DO\u00a0VETOR\u00a0DE\u00a0PULSO\u00a0S\u00cdSMICO\u00a0E\u00a0A\u00a0PORTA\u00a0DE\u00a0ESCRITA\u00a0\n\nSEQUENCIAL\u00a0DA\u00a0MATRIZ\u00a0DO\u00a0CAMPO\u00a0DE\u00a0PRESS\u00c3O\u00a0FUTURO.\u00a0..............................................................................................\u00a076\u00a0\nFIGURA\u00a044\u00a0ARQUITETURA\u00a0INTERNA\u00a0DO\u00a0FIFO_SR.\u00a0.................................................................................................................\u00a078\u00a0\nFIGURA\u00a045\u00a0MOVIMENTA\u00c7\u00c3O\u00a0DA\u00a0JANELA\u00a0DE\u00a0REGISTRADORES.\u00a0...................................................................................................\u00a079\u00a0\nFIGURA\u00a046\u00a0FLUXOGRAMA\u00a0DA\u00a0M\u00c1QUINA\u00a0DE\u00a0ESTADOS\u00a0DO\u00a0M\u00d3DULO\u00a0FIFO\u00a0SHIFT\u00a0REGISTERS.\u00a0............................................................\u00a079\u00a0\nFIGURA\u00a047\u00a0ARQUITETURA\u00a0INTERNA\u00a0DO\u00a0M\u00d3DULO\u00a0RICKER.\u00a0........................................................................................................\u00a082\u00a0\n\n\n\n \n\n \n\nix\n\nFIGURA\u00a048\u00a0ARQUITETURA\u00a0INTERNA\u00a0DO\u00a0M\u00d3DULO\u00a0RICKER\u00a0PPF.\u00a0..................................................................................................\u00a083\u00a0\nFIGURA\u00a049\u00a0M\u00c1QUINA\u00a0DE\u00a0ESTADOS\u00a0QUE\u00a0ATUALIZA\u00a0OS\u00a0REGISTRADORES\u00a0LIGADOS\u00a0AO\u00a0MULTIPLEXADOR.\u00a0...............................................\u00a084\u00a0\nFIGURA\u00a050\u00a0FLUXOGRAMA\u00a0IMPLEMENTADO\u00a0PELA\u00a0FSM\u00a0QUE\u00a0REALIZA\u00a0A\u00a0LEITURA\u00a0DOS\u00a0DADOS.\u00a0...........................................................\u00a087\u00a0\nFIGURA\u00a051\u00a0DADOS\u00a0LIDOS\u00a0DAS\u00a0MATRIZES\u00a0DE\u00a0ENTRADAS\u00a0NA\u00a0INICIALIZA\u00c7\u00c3O.\u00a0..................................................................................\u00a089\u00a0\nFIGURA\u00a052\u00a0DADOS\u00a0LIDOS\u00a0DAS\u00a0MATRIZES\u00a0DE\u00a0ENTRADA\u00a0NO\u00a01\u00b0\u00a0INIT\u00a0SLICE.\u00a0......................................................................................\u00a089\u00a0\nFIGURA\u00a053\u00a0DADOS\u00a0LIDOS\u00a0DAS\u00a0MATRIZES\u00a0DE\u00a0ENTRADA\u00a0NO\u00a01\u00b0\u00a0PASSO\u00a0DE\u00a0PROCESSAMENTO.\u00a0..............................................................\u00a090\u00a0\nFIGURA\u00a054\u00a0LEITURA\u00a0DOS\u00a0DADOS\u00a0DAS\u00a0MATRIZES\u00a0DE\u00a0ENTRADA\u00a0EM\u00a0UM\u00a0PASSO\u00a0DE\u00a0TEMPO.\u00a0.................................................................\u00a091\u00a0\nFIGURA\u00a055\u00a0FLUXOGRAMA\u00a0DA\u00a0FSM\u00a0QUE\u00a0IMPLEMENTA\u00a0A\u00a0ESCRITA\u00a0DOS\u00a0RESULTADOS\u00a0NA\u00a0MEM\u00d3RIA.\u00a0...................................................\u00a092\u00a0\nFIGURA\u00a056\u00a0ESCRITAS\u00a0DAS\u00a0DUAS\u00a0PRIMEIRAS\u00a0LINHAS\u00a0DO\u00a0SEGUNDO\u00a0SLICE.\u00a0......................................................................................\u00a093\u00a0\nFIGURA\u00a057\u00a0DADOS\u00a0DO\u00a0PRIMEIRO\u00a0SLICE\u00a0GERADO\u00a0PELOS\u00a0N\u00daCLEOS\u00a0DE\u00a0PROCESSAMENTO\u00a0QUE\u00a0S\u00c3O\u00a0ESCRITOS\u00a0NA\u00a0MEM\u00d3RIA.\u00a0.....................\u00a094\u00a0\nFIGURA\u00a058\u00a0ESCRITAS\u00a0DAS\u00a0BORDAS\u00a0ENTRE\u00a0SLICES\u00a0ADJACENTES.\u00a0..................................................................................................\u00a095\u00a0\nFIGURA\u00a059\u00a0TODAS\u00a0AS\u00a0ESCRITAS\u00a0REALIZAS\u00a0EM\u00a0UM\u00a0PASSO\u00a0DE\u00a0TEMPO.\u00a0...........................................................................................\u00a096\u00a0\nFIGURA\u00a060\u00a0M\u00c1QUINA\u00a0DE\u00a0ESTADOS\u00a0QUE\u00a0CONTROLA\u00a0A\u00a0INSER\u00c7\u00c3O\u00a0DO\u00a0PULSO\u00a0S\u00cdSMICO.\u00a0.....................................................................\u00a097\u00a0\nFIGURA\u00a061\u00a0TEMPO\u00a0DE\u00a0PROCESSAMENTO\u00a0DA\u00a0PLATAFORMA\u00a0PROPOSTA\u00a0E\u00a0DO\u00a0SOFTWARE\u00a0COMPILADO\u00a0PELO\u00a0COMPILADOR\u00a0DA\u00a0INTEL.\u00a0......\u00a0102\u00a0\nFIGURA\u00a062\u00a0SPEEDUP\u00a0PARA\u00a0O\u00a0MODELO\u00a0CONSTANTE\u00a0UTILIZANDO\u00a0O\u00a0COMPILADOR\u00a0DA\u00a0INTEL.\u00a0...........................................................\u00a0103\u00a0\nFIGURA\u00a063\u00a0DESLOCAMENTO\u00a0DO\u00a0PULSO\u00a0ATRAV\u00c9S\u00a0DE\u00a0UM\u00a0MODELO\u00a0CONSTANTE\u00a0NOS\u00a0PASSOS\u00a0DE\u00a0PROCESSAMENTO\u00a01000\u00a0(ESQUERDA)\u00a0E\u00a0\n\n3000\u00a0(DIREITA).\u00a0..................................................................................................................................................\u00a0104\u00a0\nFIGURA\u00a064\u00a0DESLOCAMENTO\u00a0DO\u00a0PULSO\u00a0ATRAV\u00c9S\u00a0DE\u00a0UM\u00a0MODELO\u00a0CONSTANTE\u00a0NOS\u00a0PASSOS\u00a0DE\u00a0PROCESSAMENTO\u00a05000\u00a0(ESQUERDA)\u00a0E\u00a0\n\n7000\u00a0(DIREITA).\u00a0..................................................................................................................................................\u00a0104\u00a0\nFIGURA\u00a065\u00a0MODELO\u00a0DE\u00a0MARMOUSI.\u00a0................................................................................................................................\u00a0105\u00a0\nFIGURA\u00a066\u00a0TEMPO\u00a0DE\u00a0PROCESSAMENTO\u00a0DA\u00a0PLATAFORMA\u00a0E\u00a0DO\u00a0SOFTWARE\u00a0COMPILADO\u00a0NO\u00a0VISUAL\u00a0STUDIO\u00a02008\u00a0PARA\u00a0O\u00a0MODELO\u00a0DE\u00a0\n\nMARMOUSI.\u00a0........................................................................................................................................................\u00a0106\u00a0\nFIGURA\u00a067\u00a0SPEEDUP\u00a0ALCAN\u00c7ADO\u00a0PELA\u00a0PLATAFORMA\u00a0QUANDO\u00a0COMPARADA\u00a0COM\u00a0O\u00a0SOFTWARE\u00a0COMPILADO\u00a0E\u00a0EXECUTADO\u00a0NO\u00a0VISUAL\u00a0\n\nSTUDIO.\u00a0..............................................................................................................................................................\u00a0106\u00a0\nFIGURA\u00a068\u00a0DESLOCAMENTO\u00a0DO\u00a0PULSO\u00a0ATRAV\u00c9S\u00a0DO\u00a0MODELO\u00a0DE\u00a0MARMOUSI\u00a0NO\u00a0PASSO\u00a0DE\u00a0PROCESSAMENTO\u00a03000.\u00a0.......................\u00a0108\u00a0\nFIGURA\u00a069\u00a0DO\u00a0PULSO\u00a0ATRAV\u00c9S\u00a0DO\u00a0MODELO\u00a0DE\u00a0MARMOUSI\u00a0NO\u00a0PASSO\u00a0DE\u00a0PROCESSAMENTO\u00a05000.\u00a0..............................................\u00a0108\u00a0\nFIGURA\u00a070\u00a0DO\u00a0PULSO\u00a0ATRAV\u00c9S\u00a0DO\u00a0MODELO\u00a0DE\u00a0MARMOUSI\u00a0NO\u00a0PASSO\u00a0DE\u00a0PROCESSAMENTO\u00a07000.\u00a0..............................................\u00a0108\u00a0\nFIGURA\u00a071\u00a0DO\u00a0PULSO\u00a0ATRAV\u00c9S\u00a0DO\u00a0MODELO\u00a0DE\u00a0MARMOUSI\u00a0NO\u00a0PASSO\u00a0DE\u00a0PROCESSAMENTO\u00a09500.\u00a0..............................................\u00a0109\u00a0\n\u00a0\n\n\n\n \n\n \n\nx\n\nLista\u00a0de\u00a0Tabelas\u00a0\n\u00a0\n\nTABELA\u00a01\u00a0EXEMPLO\u00a0DE\u00a0UM\u00a0SISMOGRAMA\u00a0CONTENDO\u00a0AS\u00a0AMPLITUDES\u00a0DA\u00a0ONDA\u00a0LIDAS\u00a0..................................................................\u00a018\u00a0\nTABELA\u00a02\u00a0SUPERCOMPUTADORES\u00a0RECONFIGUR\u00c1VEIS\u00a0BASEADOS\u00a0EM\u00a0FPGA.\u00a0................................................................................\u00a028\u00a0\nTABELA\u00a03\u00a0COEFICIENTES\u00a0PARA\u00a0OS\u00a0DIFERENTES\u00a0ESQUEMAS\u00a0DE\u00a0DIFEREN\u00c7AS\u00a0FINITAS\u00a0PARA\u00a0O\u00a0EST\u00caNCIL\u00a0COM\u00a0NOVE\u00a0PONTOS.\u00a0.....................\u00a036\u00a0\nTABELA\u00a04\u00a0COMPARA\u00c7\u00c3O\u00a0DE\u00a0DESEMPENHO.\u00a0...........................................................................................................................\u00a041\u00a0\nTABELA\u00a05\u00a0CUSTO\u00a0DOS\u00a0RECURSOS\u00a0PARA\u00a0OS\u00a0EST\u00caNCEIS\u00a0'ESTRELA'\u00a0E\u00a0'CUBO'\u00a0.....................................................................................\u00a048\u00a0\nTABELA\u00a06\u00a0N\u00daMERO\u00a0DE\u00a0LINHAS\u00a0DA\u00a0PLATAFORMA.\u00a0.................................................................................................................\u00a0101\u00a0\nTABELA\u00a07\u00a0RESUMO\u00a0DA\u00a0UTILIZA\u00c7\u00c3O\u00a0DOS\u00a0RECURSOS\u00a0DO\u00a0FPGA.\u00a0................................................................................................\u00a0101\u00a0\nTABELA\u00a08\u00a0N\u00daMERO\u00a0DE\u00a0PASSOS\u00a0DE\u00a0PROCESSAMENTOS\u00a0PARA\u00a0CADA\u00a0TAMANHO\u00a0DE\u00a0MATRIZ.\u00a0.............................................................\u00a0102\u00a0\n \n\u00a0\n\n\u00a0 \u00a0\n\n\n\nCap\u00edtulo\u00a01\u00a0\u2013\u00a0Introdu\u00e7\u00e3o\u00a0\n\n\u00a0\n\n \n\n1\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\nCap\u00edtulo\u00a0\u00a0\n\n1\u00a0\n1 Introdu\u00e7\u00e3o\u00a0\n\n\u00a0\n\nEste\u00a0cap\u00edtulo\u00a0relata\u00a0as\u00a0principais\u00a0motiva\u00e7\u00f5es\u00a0que\u00a0levaram\u00a0ao\u00a0desenvolvimento\u00a0desta\u00a0\n\ndisserta\u00e7\u00e3o,\u00a0qual\u00a0seja,\u00a0uma\u00a0plataforma\u00a0reconfigur\u00e1vel\u00a0para\u00a0problemas\u00a0de\u00a0modelagem?2D,\u00a0em\u00a0\n\ns\u00edsmica.\u00a0 Nesse\u00a0 cap\u00edtulo\u00a0 s\u00e3o\u00a0 apresentadas\u00a0 as\u00a0 principais\u00a0 caracter\u00edsticas\u00a0 do\u00a0 problema\u00a0 a\u00a0 ser\u00a0\n\nresolvido,\u00a0 assim\u00a0 como,\u00a0 poss\u00edveis\u00a0 sistemas\u00a0 que\u00a0 visam\u00a0 solucion\u00e1?lo.\u00a0 Neste\u00a0 capitulo\u00a0 tamb\u00e9m\u00a0 \u00e9\u00a0\n\napresentada\u00a0em\u00a0detalhes\u00a0a\u00a0estruturada\u00a0desta\u00a0disserta\u00e7\u00e3o.\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\n\n\nCap\u00edtulo\u00a01\u00a0\u2013\u00a0Introdu\u00e7\u00e3o\u00a0\n\n\u00a0\n\n \n\n2\n\n1.1 Contexto\u00a0e\u00a0Motiva\u00e7\u00e3o\u00a0\n\nO\u00a0setor\u00a0de\u00a0energia\u00a0nos\u00a0dias\u00a0de\u00a0hoje,\u00a0em\u00a0qualquer\u00a0na\u00e7\u00e3o,\u00a0\u00e9\u00a0um\u00a0dos\u00a0fatores\u00a0estrat\u00e9gicos\u00a0\n\nmais\u00a0 importantes\u00a0 para\u00a0 seu\u00a0 desenvolvimento.\u00a0 Esta\u00a0 energia\u00a0 pode\u00a0 ser\u00a0 identificada\u00a0 de\u00a0 v\u00e1rias\u00a0\n\nformas,\u00a0tais\u00a0como:\u00a0energia\u00a0de\u00a0fonte\u00a0hidr\u00e1ulica,\u00a0e\u00f3lica,\u00a0mar\u00e9s,\u00a0al\u00e9m\u00a0daquelas\u00a0fontes\u00a0oriundas\u00a0de\u00a0\n\nmaterial\u00a0F\u00f3ssil,\u00a0como\u00a0carv\u00e3o\u00a0e\u00a0petr\u00f3leo.\u00a0\n\nO\u00a0Brasil,\u00a0um\u00a0dos\u00a0pa\u00edses\u00a0mais\u00a0ricos\u00a0do\u00a0mundo,\u00a0membro\u00a0do\u00a0seleto\u00a0grupo\u00a0G20\u00a0[71]\u00a0e\u00a0do\u00a0\n\nBRIC\u00a0 [72],\u00a0 possui\u00a0 hoje\u00a0 em\u00a0 seu\u00a0 portf\u00f3lio,\u00a0 com\u00a0 uma\u00a0 de\u00a0 suas\u00a0 principais\u00a0 fontes\u00a0 energ\u00e9tica,\u00a0 a\u00a0\n\nextra\u00e7\u00e3o\u00a0e\u00a0refinamento\u00a0do\u00a0petr\u00f3leo.\u00a0Este\u00a0hidrocarboneto\u00a0encontra?se\u00a0concentrado\u00a0em\u00a0v\u00e1rios\u00a0\n\npontos\u00a0do\u00a0continente\u00a0e\u00a0costa\u00a0brasileira,\u00a0em\u00a0po\u00e7os\u00a0subterr\u00e2neos,\u00a0com\u00a0diferentes\u00a0profundidades,\u00a0\n\ndesde\u00a0centenas\u00a0a\u00a0milhares\u00a0de\u00a0metros,\u00a0em\u00a0terra,\u00a0ou\u00a0abaixo\u00a0do\u00a0n\u00edvel\u00a0do\u00a0mar.\u00a0Empresas\u00a0brasileiras\u00a0\n\ncomo\u00a0a\u00a0Petrobr\u00e1s,\u00a0exploram\u00a0hoje\u00a0com\u00a0sucesso\u00a0po\u00e7os\u00a0a\u00a0quil\u00f4metros\u00a0de\u00a0profundidade,\u00a0como\u00a0o\u00a0\n\nprojeto\u00a0pr\u00e9?sal\u00a0[73],\u00a0um\u00a0desafio\u00a0de\u00a0bilh\u00f5es\u00a0de\u00a0d\u00f3lares\u00a0em\u00a0investimento.\u00a0\n\nObserva?se\u00a0tamb\u00e9m\u00a0que\u00a0a\u00a0explora\u00e7\u00e3o\u00a0de\u00a0riquezas\u00a0com\u00a0o\u00a0petr\u00f3leo\u00a0em\u00a0regi\u00f5es\u00a0de\u00a0dif\u00edcil\u00a0\n\nacesso,\u00a0exige\u00a0um\u00a0alto\u00a0investimento\u00a0em\u00a0equipamentos\u00a0e\u00a0t\u00e9cnicas\u00a0de\u00a0explora\u00e7\u00e3o,\u00a0para\u00a0avaliar\u00a0e\u00a0\n\ndefinir\u00a0potencial\u00a0e\u00a0posi\u00e7\u00f5es\u00a0 ideais\u00a0para\u00a0perfura\u00e7\u00e3o\u00a0de\u00a0po\u00e7os\u00a0e\u00a0por\u00a0conseguinte,\u00a0extra\u00e7\u00e3o\u00a0de\u00a0\n\npetr\u00f3leo.\u00a0\n\nA\u00a0 explora\u00e7\u00e3o\u00a0 s\u00edsmica,\u00a0 tema\u00a0 principal\u00a0 desta\u00a0 disserta\u00e7\u00e3o,\u00a0 \u00e9\u00a0 uma\u00a0 das\u00a0 t\u00e9cnicas\u00a0\n\nexplorat\u00f3rias,\u00a0 que\u00a0 tem\u00a0 como\u00a0 objetivos\u00a0 localizar\u00a0 dep\u00f3sitos\u00a0 de\u00a0 minerais,\u00a0 hidrocarbonetos\u00a0 (ex:\u00a0\n\npetr\u00f3leo\u00a0e\u00a0g\u00e1s\u00a0natural),\u00a0e\u00a0s\u00edtios\u00a0arqueol\u00f3gicos,\u00a0capturando\u00a0informa\u00e7\u00f5es\u00a0geol\u00f3gicas\u00a0do\u00a0ambiente\u00a0\n\nque\u00a0 comporta\u00a0 estes\u00a0 elementos.\u00a0 Este\u00a0 tipo\u00a0 de\u00a0 explora\u00e7\u00e3o\u00a0 fornece\u00a0 dados\u00a0 que,\u00a0 quando\u00a0 s\u00e3o\u00a0\n\nutilizados\u00a0 em\u00a0 conjunto\u00a0 com\u00a0 dados\u00a0 geof\u00edsicos,\u00a0 geol\u00f3gicos\u00a0 e\u00a0 dados\u00a0 obtidos\u00a0 atrav\u00e9s\u00a0 de\u00a0 po\u00e7os,\u00a0\n\npodem\u00a0fornecer\u00a0informa\u00e7\u00f5es\u00a0sobre\u00a0a\u00a0estrutura\u00a0e\u00a0distribui\u00e7\u00e3o\u00a0das\u00a0rochas\u00a0da\u00a0regi\u00e3o\u00a0em\u00a0an\u00e1lise.\u00a0\n\nEssencialmente\u00a0 a\u00a0 explora\u00e7\u00e3o\u00a0 s\u00edsmica\u00a0 consiste\u00a0 na\u00a0 gera\u00e7\u00e3o\u00a0 de\u00a0 ondas\u00a0 s\u00edsmicas\u00a0 e\u00a0 na\u00a0\n\nmedi\u00e7\u00e3o\u00a0do\u00a0tempo\u00a0requerido\u00a0para\u00a0que\u00a0estas\u00a0ondas\u00a0viajem\u00a0da\u00a0fonte\u00a0de\u00a0emiss\u00e3o\u00a0de\u00a0ondas\u00a0at\u00e9\u00a0\n\num\u00a0conjunto\u00a0de\u00a0hidrofones,\u00a0estes\u00a0geralmente\u00a0colocados\u00a0na\u00a0superf\u00edcie\u00a0do\u00a0terreno\u00a0em\u00a0an\u00e1lise.\u00a0\n\nHidrofones\u00a0s\u00e3o\u00a0equipamentos\u00a0que\u00a0captam\u00a0informa\u00e7\u00f5es\u00a0de\u00a0ondas\u00a0geof\u00edsicas.\u00a0\n\n\n\nCap\u00edtulo\u00a01\u00a0\u2013\u00a0Introdu\u00e7\u00e3o\u00a0\n\n\u00a0\n\n \n\n3\n\nAtrav\u00e9s\u00a0da\u00a0medi\u00e7\u00e3o\u00a0do\u00a0tempo\u00a0de\u00a0viagem\u00a0e\u00a0da\u00a0velocidade\u00a0das\u00a0ondas\u00a0s\u00edsmicas,\u00a0o\u00a0caminho\u00a0\n\npercorrido\u00a0por\u00a0essas\u00a0ondas\u00a0pode\u00a0ser\u00a0reconstru\u00eddo,\u00a0resultando\u00a0em\u00a0dados\u00a0que\u00a0s\u00e3o\u00a0utilizados\u00a0para\u00a0\n\nverificar\u00a0a\u00a0disposi\u00e7\u00e3o\u00a0das\u00a0rochas\u00a0no\u00a0terreno\u00a0e\u00a0a\u00a0exist\u00eancia\u00a0de\u00a0poss\u00edveis\u00a0reservas\u00a0de\u00a0\u00f3leo.\u00a0\n\nA\u00a0maioria\u00a0das\u00a0companhias\u00a0de\u00a0petr\u00f3leo\u00a0apoia?se\u00a0na\u00a0interpreta\u00e7\u00e3o\u00a0s\u00edsmica\u00a0para\u00a0definir\u00a0os\u00a0\n\nlugares\u00a0de\u00a0explora\u00e7\u00e3o\u00a0dos\u00a0po\u00e7os.\u00a0Apesar\u00a0dos\u00a0m\u00e9todos\u00a0s\u00edsmicos\u00a0serem\u00a0indiretos,\u00a0j\u00e1\u00a0que\u00a0eles\u00a0n\u00e3o\u00a0\n\nindicam\u00a0 onde\u00a0 est\u00e1\u00a0 o\u00a0 petr\u00f3leo,\u00a0 mas\u00a0 sim,\u00a0 como\u00a0 \u00e9\u00a0 a\u00a0 estrutura\u00a0 geol\u00f3gica\u00a0 do\u00a0 terreno,\u00a0 a\u00a0\n\nprobabilidade\u00a0de\u00a0localiza\u00e7\u00e3o\u00a0de\u00a0um\u00a0po\u00e7o\u00a0com\u00a0sucesso\u00a0\u00e9\u00a0bem\u00a0maior\u00a0quando\u00a0tais\u00a0m\u00e9todos\u00a0s\u00e3o\u00a0\n\nutilizados.\u00a0Por\u00a0isso,\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0dos\u00a0mesmos\u00a0\u00e9\u00a0de\u00a0grande\u00a0import\u00e2ncia\u00a0para\u00a0essas\u00a0empresas.\u00a0\n\nAtualmente,\u00a0a\u00a0maioria\u00a0dos\u00a0m\u00e9todos\u00a0s\u00edsmicos\u00a0utilizados\u00a0pelas\u00a0empresas\u00a0de\u00a0extra\u00e7\u00e3o\u00a0de\u00a0\n\ng\u00e1s\u00a0e\u00a0\u00f3leo\u00a0utilizam\u00a0m\u00e9todos\u00a0s\u00edsmicos\u00a0que\u00a0podem\u00a0ser\u00a0divididos\u00a0em\u00a0dois\u00a0conjuntos.\u00a0O\u00a0primeiro\u00a0\n\ns\u00e3o\u00a0 os\u00a0 m\u00e9todos\u00a0 que\u00a0 resolvem\u00a0 diretamente\u00a0 a\u00a0 equa\u00e7\u00e3o\u00a0 de\u00a0 propaga\u00e7\u00e3o\u00a0 de\u00a0 ondas,\u00a0 e\u00a0 utilizam\u00a0\n\naproxima\u00e7\u00f5es\u00a0 matem\u00e1ticas\u00a0 que\u00a0 assumem\u00a0 que\u00a0 os\u00a0 campos\u00a0 de\u00a0 press\u00e3o\u00a0 da\u00a0 onda\u00a0 se\u00a0 propagam\u00a0\n\napenas\u00a0em\u00a0uma\u00a0dire\u00e7\u00e3o:\u00a0da\u00a0fonte\u00a0de\u00a0ondas\u00a0s\u00edsmicas\u00a0para\u00a0o\u00a0hidrofones.\u00a0O\u00a0segundo\u00a0conjunto\u00a0s\u00e3o\u00a0\n\nos\u00a0m\u00e9todos\u00a0que\u00a0n\u00e3o\u00a0resolvem\u00a0diretamente\u00a0a\u00a0equa\u00e7\u00e3o\u00a0de\u00a0onda,\u00a0como\u00a0o\u00a0m\u00e9todo\u00a0de\u00a0Kirchhoff\u00a0\n\n[6],\u00a0que\u00a0\u00e9,\u00a0atualmente,\u00a0um\u00a0dos\u00a0m\u00e9todos\u00a0mais\u00a0utilizados\u00a0pelas\u00a0empresas\u00a0petrol\u00edferas\u00a0[74].\u00a0No\u00a0\n\nentanto,\u00a0a\u00a0imagem\u00a0resultante\u00a0destes\u00a0dois\u00a0conjuntos\u00a0de\u00a0m\u00e9todos\u00a0fica\u00a0bastante\u00a0comprometida\u00a0\n\nem\u00a0terrenos\u00a0muito\u00a0complexos,\u00a0com\u00a0grandes\u00a0inclina\u00e7\u00f5es\u00a0e\u00a0acidentados.\u00a0\n\nEm\u00a0 geral,\u00a0 para\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 destes\u00a0 m\u00e9todos,\u00a0 como\u00a0 o\u00a0 m\u00e9todo\u00a0 de\u00a0 Kirchhoff\u00a0 [6],\u00a0 nessas\u00a0\n\n\u00e1reas\u00a0 complexas,\u00a0 por\u00a0 exemplo,\u00a0 torna?se\u00a0 necess\u00e1rio\u00a0 a\u00a0 introdu\u00e7\u00e3o\u00a0 de\u00a0 v\u00e1rias\u00a0 restri\u00e7\u00f5es\u00a0 e\u00a0\n\ncompromissos\u00a0para\u00a0a\u00a0melhora\u00a0da\u00a0qualidade\u00a0das\u00a0imagens\u00a0geradas.\u00a0Mesmo\u00a0assim,\u00a0em\u00a0terrenos\u00a0\n\nque\u00a0 possuem\u00a0 forma\u00e7\u00f5es\u00a0 com\u00a0 inclina\u00e7\u00f5es\u00a0 superiores\u00a0 a\u00a0 70\u00b0,\u00a0 essas\u00a0 t\u00e9cnicas\u00a0 n\u00e3o\u00a0 conseguem\u00a0\n\nmostrar\u00a0em\u00a0suas\u00a0imagens\u00a0geradas\u00a0as\u00a0estruturas\u00a0que\u00a0est\u00e3o\u00a0abaixo\u00a0dessas\u00a0inclina\u00e7\u00f5es\u00a0[1].\u00a0\n\nA\u00a0Migra\u00e7\u00e3o\u00a0Reversa\u00a0no\u00a0Tempo\u00a0(Reverse\u00a0Time\u00a0Migration\u00a0?\u00a0RTM)\u00a0[1],\u00a0por\u00a0outro\u00a0lado,\u00a0\u00e9\u00a0um\u00a0\n\nm\u00e9todo\u00a0matem\u00e1tico\u00a0que\u00a0resolve\u00a0a\u00a0equa\u00e7\u00e3o\u00a0de\u00a0onda\u00a0assumindo\u00a0que\u00a0seus\u00a0campos\u00a0de\u00a0press\u00e3o\u00a0\n\npodem\u00a0 se\u00a0 propagar\u00a0 da\u00a0 fonte\u00a0 de\u00a0 ondas\u00a0 s\u00edsmicas\u00a0 para\u00a0 os\u00a0 hidrofones,\u00a0 est\u00e1gio\u00a0 denominado\u00a0 de\u00a0\n\nmodelagem,\u00a0e\u00a0dos\u00a0hidrofones\u00a0para\u00a0a\u00a0fonte\u00a0de\u00a0ondas\u00a0s\u00edsmicas,\u00a0o\u00a0que\u00a0\u00e9\u00a0definido\u00a0como\u00a0migra\u00e7\u00e3o.\u00a0\n\nO\u00a0 RTM,\u00a0 m\u00e9todo\u00a0 de\u00a0 modelagem\u00a0 utilizado\u00a0 neste\u00a0 projeto,\u00a0 consegue\u00a0 gerar\u00a0 boas\u00a0 imagens\u00a0 em\u00a0\n\nterrenos\u00a0bastante\u00a0complexos,\u00a0por\u00e9m\u00a0seu\u00a0custo\u00a0computacional\u00a0\u00e9\u00a0muito\u00a0mais\u00a0elevado,\u00a0 j\u00e1\u00a0que\u00a0\n\neste\u00a0 m\u00e9todo\u00a0 realiza\u00a0 dois\u00a0 passos\u00a0 computacionais\u00a0 massivo\u00a0 em\u00a0 dados.\u00a0 Neste\u00a0 fluxo\u00a0 de\u00a0\n\nprocessamento,\u00a0no\u00a0segundo\u00a0est\u00e1gio,\u00a0a\u00a0migra\u00e7\u00e3o,\u00a0v\u00e1rias\u00a0compara\u00e7\u00f5es\u00a0s\u00e3o\u00a0realizadas\u00a0entre\u00a0os\u00a0\n\nresultados\u00a0do\u00a0primeiro\u00a0e\u00a0do\u00a0segundo\u00a0passo.\u00a0Ao\u00a0t\u00e9rmino\u00a0do\u00a0processo,\u00a0uma\u00a0soma\u00a0\u00e9\u00a0realizada\u00a0em\u00a0\n\n\n\nCap\u00edtulo\u00a01\u00a0\u2013\u00a0Introdu\u00e7\u00e3o\u00a0\n\n\u00a0\n\n \n\n4\n\nseus\u00a0resultados.\u00a0Apesar\u00a0desse\u00a0m\u00e9todo\u00a0n\u00e3o\u00a0ser\u00a0novo,\u00a0sua\u00a0utiliza\u00e7\u00e3o\u00a0tem\u00a0aumentado\u00a0nos\u00a0\u00faltimos\u00a0\n\nanos,\u00a0 devido\u00a0 a\u00a0 grande\u00a0 melhora\u00a0 no\u00a0 desempenho\u00a0 das\u00a0 CPUs\u00a0 e\u00a0 o\u00a0 surgimento\u00a0 de\u00a0 ambientes\u00a0 de\u00a0\n\ncomputa\u00e7\u00e3o\u00a0 paralela,\u00a0 como\u00a0 sistemas\u00a0 baseados\u00a0 em\u00a0 clusters,\u00a0 com\u00a0 centenas\u00a0 de\u00a0 milhares\u00a0 de\u00a0\n\nn\u00facleos\u00a0de\u00a0processamento\u00a0e\u00a0unidades\u00a0de\u00a0armazenamentos\u00a0de\u00a0dados.\u00a0Os\u00a0principais\u00a0problemas\u00a0\n\nque\u00a0tornam\u00a0o\u00a0RTM\u00a0extremamente\u00a0custoso\u00a0s\u00e3o\u00a0a\u00a0grande\u00a0quantidade\u00a0de\u00a0dados\u00a0necess\u00e1rios\u00a0para\u00a0\n\na\u00a0computa\u00e7\u00e3o\u00a0de\u00a0um\u00a0\u00fanico\u00a0ponto\u00a0e\u00a0a\u00a0computa\u00e7\u00e3o\u00a0para\u00a0tratamento\u00a0de\u00a0bordas\u00a0do\u00a0modelo,\u00a0j\u00e1\u00a0\n\nque\u00a0a\u00a0modelagem,\u00a0diferentemente\u00a0da\u00a0propaga\u00e7\u00e3o\u00a0das\u00a0ondas\u00a0no\u00a0terreno\u00a0f\u00edsico,\u00a0possui\u00a0reflex\u00f5es\u00a0\n\nartificiais\u00a0na\u00a0borda\u00a0do\u00a0modelo.\u00a0Um\u00a0outro\u00a0problema,\u00a0n\u00e3o\u00a0menos\u00a0relevante,\u00a0\u00e9\u00a0a\u00a0quantidade\u00a0de\u00a0\n\ndados\u00a0que\u00a0deve\u00a0ser\u00a0armazenado\u00a0para\u00a0a\u00a0computa\u00e7\u00e3o\u00a0do\u00a0RTM,\u00a0principalmente\u00a0nos\u00a0modelos\u00a03D,\u00a0\n\naonde\u00a0essa\u00a0quantidade\u00a0de\u00a0dados\u00a0chega\u00a0a\u00a0ordem\u00a0de\u00a0terabytes\u00a0[2].\u00a0\n\nPelo\u00a0 exposto\u00a0 acima,\u00a0 pode?se\u00a0 sugerir\u00a0 que\u00a0 otimiza\u00e7\u00f5es,\u00a0 tais\u00a0 como\u00a0 representa\u00e7\u00e3o\u00a0\n\nalgor\u00edtmica,\u00a0 t\u00e9cnicas\u00a0 de\u00a0 compacta\u00e7\u00e3o,\u00a0 etc.,\u00a0 para\u00a0 diminuir\u00a0 o\u00a0 n\u00famero\u00a0 total\u00a0 de\u00a0 opera\u00e7\u00f5es\u00a0 e\u00a0\n\nreduzir\u00a0a\u00a0coloca\u00e7\u00e3o\u00a0de\u00a0dados\u00a0em\u00a0disco\u00a0r\u00edgido\u00a0poderia\u00a0resolver\u00a0grande\u00a0parte\u00a0do\u00a0problema\u00a0de\u00a0\n\nexplora\u00e7\u00e3o\u00a0s\u00edsmica.\u00a0No\u00a0entanto,\u00a0apesar\u00a0da\u00a0redu\u00e7\u00e3o\u00a0do\u00a0n\u00famero\u00a0de\u00a0opera\u00e7\u00f5es\u00a0ser\u00a0importante,\u00a0na\u00a0\n\nmaioria\u00a0 dos\u00a0 sistemas\u00a0 que\u00a0 utilizam\u00a0 RTM,\u00a0 o\u00a0 grande\u00a0 custo\u00a0 ainda\u00a0 \u00e9\u00a0 o\u00a0 tempo\u00a0 necess\u00e1rio\u00a0 para\u00a0 a\u00a0\n\ntransfer\u00eancia\u00a0de\u00a0uma\u00a0grande\u00a0massa\u00a0de\u00a0dados\u00a0armazenados\u00a0em\u00a0dispositivos\u00a0de\u00a0mem\u00f3ria,\u00a0para\u00a0a\u00a0\n\nunidade\u00a0 de\u00a0 processamento.\u00a0 Esse\u00a0 custo\u00a0 est\u00e1\u00a0 em\u00a0 geral\u00a0 associado\u00a0 a\u00a0 aspectos\u00a0 como\u00a0 lat\u00eancia\u00a0 e\u00a0\n\nlargura\u00a0de\u00a0banda\u00a0da\u00a0mem\u00f3ria.\u00a0Lat\u00eancia\u00a0diz\u00a0respeito\u00a0ao\u00a0tempo\u00a0de\u00a0acesso\u00a0e\u00a0busca\u00a0de\u00a0dados\u00a0da\u00a0\n\nmem\u00f3ria,\u00a0 enquanto\u00a0 que,\u00a0 largura\u00a0 de\u00a0 banda,\u00a0 representa\u00a0 o\u00a0 n\u00famero\u00a0 de\u00a0 palavras\u00a0 que\u00a0 se\u00a0 pode\u00a0\n\ntransferir\u00a0por\u00a0unidade\u00a0de\u00a0tempo\u00a0entre\u00a0a\u00a0mem\u00f3ria\u00a0e\u00a0a\u00a0unidade\u00a0de\u00a0processamento.\u00a0\n\nUm\u00a0 outro\u00a0 aspecto\u00a0 importante\u00a0 em\u00a0 computa\u00e7\u00e3o\u00a0 cient\u00edfica,\u00a0 como\u00a0 o\u00a0 m\u00e9todo\u00a0 RTM,\u00a0 \u00e9\u00a0 a\u00a0\n\nrepresenta\u00e7\u00e3o\u00a0 de\u00a0 seus\u00a0 dados,\u00a0 inteiros,\u00a0 ponto\u00a0 fixo,\u00a0 ou\u00a0 ponto\u00a0 flutuante,\u00a0 dupla\u00a0 ou\u00a0 simples\u00a0\n\nprecis\u00e3o,\u00a0 etc.\u00a0 Particularmente\u00a0 em\u00a0 s\u00edsmica,\u00a0 os\u00a0 dados\u00a0 a\u00a0 serem\u00a0 processados\u00a0 s\u00e3o\u00a0 em\u00a0 geral\u00a0\n\nrepresentados\u00a0por\u00a0n\u00fameros\u00a0ponto\u00a0flutuante\u00a0com\u00a0precis\u00e3o\u00a0simples\u00a0(32\u00a0bits).\u00a0Assim,\u00a0a\u00a0medida\u00a0de\u00a0\n\ndesempenho\u00a0 mais\u00a0 utilizada\u00a0 para\u00a0 realizar\u00a0 compara\u00e7\u00f5es\u00a0 entre\u00a0 os\u00a0 diversos\u00a0 sistemas\u00a0\n\ncomputacionais\u00a0neste\u00a0tipo\u00a0de\u00a0representa\u00e7\u00e3o\u00a0\u00e9\u00a0dada\u00a0em\u00a0Megaflops\u00a0ou\u00a0Gigaflops.\u00a0Este\u00a0tipo\u00a0de\u00a0\n\nrepresenta\u00e7\u00e3o,\u00a0embora\u00a0necess\u00e1ria,\u00a0exige\u00a0um\u00a0grande\u00a0armazenamento\u00a0de\u00a0dados\u00a0em\u00a0estruturas\u00a0\n\nn\u00e3o\u00a0regulares\u00a0de\u00a0acesso,\u00a0dificultando\u00a0desempenho.\u00a0\n\nDevido\u00a0 \u00e0s\u00a0 caracter\u00edsticas\u00a0 citadas\u00a0 acima,\u00a0 o\u00a0 RTM\u00a0 \u00e9\u00a0 considerada\u00a0 uma\u00a0 aplica\u00e7\u00e3o\u00a0 que\u00a0\n\nnecessita\u00a0 de\u00a0 um\u00a0 sistema\u00a0 com\u00a0 um\u00a0 alto\u00a0 poder\u00a0 computacional,\u00a0 ou\u00a0 alto\u00a0 desempenho\u00a0\n\ncomputacional\u00a0 (high?performance\u00a0 computing\u00a0 ?\u00a0 HPC).\u00a0 Ou\u00a0 seja,\u00a0 para\u00a0 se\u00a0 processar\u00a0 de\u00a0 forma\u00a0\n\n\n\nCap\u00edtulo\u00a01\u00a0\u2013\u00a0Introdu\u00e7\u00e3o\u00a0\n\n\u00a0\n\n \n\n5\n\neficiente\u00a0 o\u00a0 algoritmo\u00a0 RTM\u00a0 s\u00e3o\u00a0 necess\u00e1rias\u00a0 plataformas\u00a0 computacionais\u00a0 com\u00a0 arquiteturas\u00a0\n\nvoltadas\u00a0para\u00a0processamento\u00a0de\u00a0problemas\u00a0de\u00a0alto\u00a0desempenho.\u00a0\n\n1.1.1 Arquiteturas\u00a0para\u00a0processamento\u00a0de\u00a0alto\u00a0desempenho\u00a0\n\nA\u00a0 r\u00e1pida\u00a0 melhora\u00a0 de\u00a0 desempenho\u00a0 que\u00a0 os\u00a0 computadores\u00a0 digitais\u00a0 v\u00eam\u00a0 sofrendo\u00a0 nos\u00a0\n\n\u00faltimos\u00a0 nos,\u00a0 tornaram\u00a0 as\u00a0 CPU\u00a0 multi?core\u00a0 [49],\u00a0 de\u00a0 prop\u00f3sito\u00a0 geral,\u00a0 arquiteturas\u00a0 flex\u00edveis,\u00a0 de\u00a0\n\nbaixo\u00a0 custo,\u00a0 e\u00a0 com\u00a0 grande\u00a0 potencial\u00a0 computacional,\u00a0 candidatas\u00a0 na\u00a0 resolu\u00e7\u00e3o\u00a0 de\u00a0 aplica\u00e7\u00f5es\u00a0\n\ncientificas\u00a0como\u00a0a\u00a0modelagem\u00a0em\u00a0s\u00edsmica,\u00a0processamento\u00a0de\u00a0imagens\u00a0m\u00e9dicas,\u00a0meteorologia,\u00a0\n\nfinan\u00e7as,\u00a0 etc.\u00a0 No\u00a0 entanto,\u00a0 mesmo\u00a0 com\u00a0 velocidades\u00a0 nominais\u00a0 bastante\u00a0 elevadas,\u00a0 com\u00a0\n\narquiteturas\u00a0 multi?core,\u00a0 estes\u00a0 dispositivos\u00a0 n\u00e3o\u00a0 conseguem\u00a0 atingir,\u00a0 em\u00a0 m\u00e9dia,\u00a0 um\u00a0 bom\u00a0\n\ndesempenho\u00a0 em\u00a0 opera\u00e7\u00f5es\u00a0 com\u00a0 aritm\u00e9tica\u00a0 ponto\u00a0 flutuante,\u00a0 ou\u00a0 quando\u00a0 os\u00a0 algoritmos\u00a0\n\nenvolvidos\u00a0apresentam\u00a0uma\u00a0alta\u00a0complexidade\u00a0computacional,\u00a0ou\u00a0ainda\u00a0quando\u00a0uma\u00a0grande\u00a0\n\nmassa\u00a0 de\u00a0 dados\u00a0 precisa\u00a0 ser\u00a0 acessada\u00a0 durante\u00a0 o\u00a0 processamento\u00a0 (acesso\u00a0 a\u00a0 mem\u00f3ria).\u00a0 No\u00a0\n\nentanto,\u00a0 t\u00e9cnicas\u00a0 de\u00a0 otimiza\u00e7\u00f5es\u00a0 com\u00a0 o\u00a0 particionamento\u00a0 do\u00a0 problema\u00a0 em\u00a0 m\u00f3dulos\u00a0 e\u00a0\n\ndistribui\u00e7\u00e3o\u00a0 de\u00a0 tarefas\u00a0 em\u00a0 clusters,\u00a0 ainda\u00a0 \u00e9\u00a0 uma\u00a0 das\u00a0 op\u00e7\u00f5es\u00a0 mais\u00a0 utilizadas\u00a0 por\u00a0 grandes\u00a0\n\ncorpora\u00e7\u00f5es\u00a0[26].\u00a0\n\nOutra\u00a0poss\u00edvel\u00a0arquitetura\u00a0que\u00a0poderia\u00a0ser\u00a0utilizada\u00a0para\u00a0a\u00a0resolu\u00e7\u00e3o\u00a0de\u00a0m\u00e9todos\u00a0como\u00a0\n\no\u00a0RTM\u00a0seria\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0dispositivos\u00a0eletr\u00f4nicos\u00a0customizados,\u00a0especialmente\u00a0desenvolvidos\u00a0\n\npara\u00a0 o\u00a0 problema,\u00a0 denominados\u00a0 de\u00a0 ASIC\u00a0 (Application?Specific\u00a0 Integrated\u00a0 Circuits)\u00a0 [50].\u00a0\n\nDiferentemente\u00a0 de\u00a0 CPUs\u00a0 convencionais,\u00a0 os\u00a0 ASICs\u00a0 s\u00e3o\u00a0 projetados\u00a0 com\u00a0 suas\u00a0 funcionalidades\u00a0\n\nespec\u00edficas,\u00a0 voltadas\u00a0 para\u00a0 a\u00a0 execu\u00e7\u00e3o\u00a0 do\u00a0 algoritmo\u00a0 em\u00a0 desenvolvimento.\u00a0 Esta\u00a0 customiza\u00e7\u00e3o\u00a0\n\npossibilita\u00a0melhora\u00a0de\u00a0desempenho,\u00a0que\u00a0pode\u00a0variar\u00a0de\u00a0100\u00a0a\u00a01000\u00a0ou\u00a0mais\u00a0vezes\u00a0daquelas\u00a0\n\natingidas\u00a0pelas\u00a0CPUs,\u00a0com\u00a0menos\u00a0\u00e1rea\u00a0em\u00a0sil\u00edcio\u00a0e\u00a0uma\u00a0melhor\u00a0efici\u00eancia\u00a0no\u00a0uso\u00a0de\u00a0energia.\u00a0No\u00a0\n\nentanto,\u00a0 esses\u00a0 sistemas\u00a0 n\u00e3o\u00a0 s\u00e3o\u00a0 flex\u00edveis,\u00a0 requerem\u00a0 um\u00a0 longo\u00a0 per\u00edodo\u00a0 de\u00a0 desenvolvimento,\u00a0\n\nal\u00e9m\u00a0de\u00a0um\u00a0alto\u00a0custo\u00a0de\u00a0fabrica\u00e7\u00e3o.\u00a0O\u00a0custo\u00a0do\u00a0projeto\u00a0pode\u00a0ser\u00a0amortizado\u00a0quando\u00a0uma\u00a0\n\ngrande\u00a0quantidade\u00a0de\u00a0chips\u00a0s\u00e3o\u00a0 implementados.\u00a0Qualquer\u00a0ajuste\u00a0no\u00a0algoritmo\u00a0 implicaria\u00a0em\u00a0\n\num\u00a0novo\u00a0projeto\u00a0e,\u00a0por\u00a0conseguinte,\u00a0a\u00a0confec\u00e7\u00e3o\u00a0de\u00a0um\u00a0novo\u00a0dispositivo.\u00a0\n\nUma\u00a0outra\u00a0arquitetura\u00a0bastante\u00a0interessante\u00a0que\u00a0vem\u00a0sendo\u00a0utilizada,\u00a0como\u00a0plataforma\u00a0\n\nde\u00a0 alto\u00a0 desempenho,\u00a0 na\u00a0 resolu\u00e7\u00e3o\u00a0 de\u00a0 m\u00e9todos\u00a0 cient\u00edficos\u00a0 como\u00a0 RTM\u00a0 \u00e9\u00a0 a\u00a0 GPU\u00a0 (Graphics\u00a0\n\nProcessing\u00a0Unit)[51]\u00a0[52].\u00a0Estes\u00a0dispositivos\u00a0s\u00e3o\u00a0verdadeiras\u00a0m\u00e1quinas\u00a0paralelas\u00a0com\u00a0dezenas\u00a0\n\nde\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0 interligados,\u00a0 possuem\u00a0 implementa\u00e7\u00e3o\u00a0 de\u00a0 aritm\u00e9tica\u00a0 ponto\u00a0\n\n\n\nCap\u00edtulo\u00a01\u00a0\u2013\u00a0Introdu\u00e7\u00e3o\u00a0\n\n\u00a0\n\n \n\n6\n\nflutuante,\u00a0 al\u00e9m\u00a0 de\u00a0 uma\u00a0 grande\u00a0 largura\u00a0 de\u00a0 banda\u00a0 de\u00a0 mem\u00f3ria,\u00a0 algumas\u00a0 vezes\u00a0 maior\u00a0 que\u00a0 a\u00a0\n\nlargura\u00a0encontrada\u00a0nas\u00a0CPUs\u00a0atuais.\u00a0A\u00a0maioria\u00a0das\u00a0GPUs\u00a0\u00e9\u00a0conectada\u00a0a\u00a0placas\u00a0m\u00e3e\u00a0atrav\u00e9s\u00a0do\u00a0\n\nslot\u00a0PCI?Express.\u00a0\n\nUma\u00a0 GPU\u00a0 \u00e9\u00a0 geralmente\u00a0 considerada\u00a0 dif\u00edcil\u00a0 de\u00a0 ser\u00a0 programada,\u00a0 embora\u00a0 novas\u00a0\n\nferramentas\u00a0como\u00a0o\u00a0CUDA\u00a0[75],\u00a0tenham\u00a0sido\u00a0lan\u00e7adas\u00a0com\u00a0o\u00a0intuito\u00a0de\u00a0tornar\u00a0seu\u00a0ambiente\u00a0de\u00a0\n\nprograma\u00e7\u00e3o\u00a0 mais\u00a0 amig\u00e1vel.\u00a0 Olhando\u00a0 simplesmente\u00a0 para\u00a0 a\u00a0 largura\u00a0 de\u00a0 banda\u00a0 da\u00a0 mem\u00f3ria\u00a0 e\u00a0\n\npara\u00a0o\u00a0poss\u00edvel\u00a0poder\u00a0computacional\u00a0oferecido,\u00a0as\u00a0GPUs\u00a0parecem\u00a0ser\u00a0o\u00a0melhor\u00a0sistema\u00a0para\u00a0\n\nresolver\u00a0um\u00a0m\u00e9todo\u00a0de\u00a0modelagem\u00a0como\u00a0o\u00a0RTM.\u00a0No\u00a0entanto,\u00a0algumas\u00a0limita\u00e7\u00f5es\u00a0no\u00a0modelo\u00a0\n\nde\u00a0 programa\u00e7\u00e3o\u00a0 e\u00a0 na\u00a0 hierarquia\u00a0 de\u00a0 mem\u00f3ria\u00a0 n\u00e3o\u00a0 tornam\u00a0 essas\u00a0 expectativas\u00a0 t\u00e3o\u00a0 reais.\u00a0 Em\u00a0\n\nrela\u00e7\u00e3o\u00a0ao\u00a0modelo\u00a0de\u00a0programa\u00e7\u00e3o,\u00a0para\u00a0se\u00a0atingir\u00a0o\u00a0m\u00e1ximo\u00a0desempenho\u00a0nestas\u00a0arquiteturas,\u00a0\n\ndeve?se\u00a0ter\u00a0o\u00a0maior\u00a0n\u00famero\u00a0de\u00a0threads\u00a0poss\u00edveis,\u00a0o\u00a0que\u00a0torna\u00a0algumas\u00a0otimiza\u00e7\u00f5es\u00a0invi\u00e1veis,\u00a0\n\nal\u00e9m\u00a0de\u00a0tornar\u00a0o\u00a0sistema\u00a0de\u00a0cache\u00a0complexo\u00a0de\u00a0ser\u00a0manipulado.\u00a0\n\nEm\u00a0rela\u00e7\u00e3o\u00a0\u00e0\u00a0hierarquia\u00a0de\u00a0mem\u00f3ria,\u00a0o\u00a0tamanho\u00a0das\u00a0mem\u00f3rias\u00a0mais\u00a0velozes\u00a0restringe\u00a0a\u00a0\n\nordem\u00a0 das\u00a0 aproxima\u00e7\u00f5es\u00a0 que\u00a0 podem\u00a0 ser\u00a0 aplicadas\u00a0 \u00e0\u00a0 equa\u00e7\u00e3o\u00a0 de\u00a0 onda,\u00a0 fazendo\u00a0 com\u00a0 que\u00a0\n\napenas\u00a0 ordens\u00a0 mais\u00a0 baixas\u00a0 possam\u00a0 ser\u00a0 utilizadas.\u00a0 O\u00a0 tamanho\u00a0 de\u00a0 modelos\u00a0 reais\u00a0 tamb\u00e9m\u00a0 se\u00a0\n\ntorna\u00a0um\u00a0problema,\u00a0j\u00e1\u00a0que\u00a0geralmente\u00a0esses\u00a0n\u00e3o\u00a0cabem\u00a0em\u00a0toda\u00a0a\u00a0mem\u00f3ria\u00a0das\u00a0GPU,\u00a0fazendo\u00a0\n\ncom\u00a0que\u00a0o\u00a0modelo\u00a0tenha\u00a0que\u00a0ser\u00a0dividido.\u00a0Este\u00a0particionamento\u00a0pode\u00a0criar\u00a0outros\u00a0gargalos,\u00a0\n\ncomo\u00a0o\u00a0de\u00a0comunica\u00e7\u00e3o\u00a0GPU\u00a0?\u00a0mem\u00f3ria\u00a0principal,\u00a0atrav\u00e9s\u00a0de\u00a0barramentos\u00a0como\u00a0o\u00a0PCI?Express.\u00a0\n\nUma\u00a0 outra\u00a0 arquitetura\u00a0 que\u00a0 vem\u00a0 sendo\u00a0 utilizada\u00a0 na\u00a0 execu\u00e7\u00e3o\u00a0 de\u00a0 problemas\u00a0 que\u00a0\n\nrequerem\u00a0alto\u00a0desempenho\u00a0computacional\u00a0s\u00e3o\u00a0os\u00a0dispositivos\u00a0l\u00f3gicos\u00a0reconfigur\u00e1veis,\u00a0os\u00a0Field\u00a0\n\nprogrammable\u00a0 gate\u00a0 arrays\u00a0 (FPGAs)\u00a0 [76].\u00a0 Em\u00a0 geral\u00a0 neste\u00a0 tipo\u00a0 de\u00a0 abordagem,\u00a0 os\u00a0 FPGA\u00a0 s\u00e3o\u00a0\n\ntratados\u00a0como\u00a0coprocessadores\u00a0reconfigur\u00e1veis,\u00a0interligados\u00a0a\u00a0CPUs.\u00a0Assim,\u00a0em\u00a0um\u00a0ambiente\u00a0\n\nh\u00edbrido,\u00a0uma\u00a0arquitetura\u00a0co?design,\u00a0onde\u00a0os\u00a0elementos\u00a0de\u00a0software\u00a0seriam\u00a0representados\u00a0por\u00a0\n\nCPUs\u00a0de\u00a0prop\u00f3sito\u00a0geral\u00a0e\u00a0os\u00a0de\u00a0hardware\u00a0por\u00a0FPGAs,\u00a0poder?se?ia\u00a0alcan\u00e7ar\u00a0grandes\u00a0ganhos\u00a0de\u00a0\n\ndesempenho\u00a0e,\u00a0ao\u00a0mesmo\u00a0tempo,\u00a0um\u00a0bom\u00a0n\u00edvel\u00a0de\u00a0flexibilidade,\u00a0maior\u00a0que\u00a0aquele\u00a0encontrado\u00a0\n\nnas\u00a0solu\u00e7\u00f5es\u00a0puras,\u00a0em\u00a0software.\u00a0\n\nInicialmente\u00a0 propostas\u00a0 nos\u00a0 anos\u00a0 90,\u00a0 as\u00a0 plataformas\u00a0 reconfigur\u00e1veis\u00a0 t\u00eam\u00a0 sido\u00a0\n\namplamente\u00a0 utilizadas\u00a0 em\u00a0 aplica\u00e7\u00f5es\u00a0 de\u00a0 processamento\u00a0 digital\u00a0 de\u00a0 sinais\u00a0 em\u00a0 aritm\u00e9tica\u00a0 de\u00a0\n\nponto\u00a0 fixo,\u00a0 alcan\u00e7ado\u00a0 ganhos\u00a0 de\u00a0 desempenhos\u00a0 quando\u00a0 comparadas\u00a0 com\u00a0 os\u00a0 computadores\u00a0\n\ngen\u00e9ricos\u00a0[53]\u00a0[54]\u00a0e\u00a0at\u00e9\u00a0GPUs\u00a0[55]\u00a0[56].\u00a0\n\n\n\nCap\u00edtulo\u00a01\u00a0\u2013\u00a0Introdu\u00e7\u00e3o\u00a0\n\n\u00a0\n\n \n\n7\n\nRecentemente,\u00a0 com\u00a0 o\u00a0 crescimento\u00a0 continuo\u00a0 da\u00a0 densidade\u00a0 destes\u00a0 dispositivos,\u00a0 e\u00a0 a\u00a0\n\ninclus\u00e3o\u00a0 de\u00a0 novos\u00a0 m\u00f3dulos\u00a0 aritm\u00e9ticos\u00a0 para\u00a0 DSP\u00a0 e\u00a0 mais\u00a0 bancos\u00a0 de\u00a0 mem\u00f3ria,\u00a0 os\u00a0 projetistas\u00a0\n\ncome\u00e7aram\u00a0 a\u00a0 considerar\u00a0 o\u00a0 potencial\u00a0 existente\u00a0 destes\u00a0 dispositivos\u00a0 na\u00a0 implementa\u00e7\u00e3o\u00a0 de\u00a0\n\naplica\u00e7\u00f5es\u00a0 de\u00a0 alto\u00a0 desempenho\u00a0 tamb\u00e9m\u00a0em\u00a0aritm\u00e9tica\u00a0 de\u00a0 ponto\u00a0 flutuante.\u00a0 Agora,\u00a0 unidades\u00a0\n\naritm\u00e9ticas\u00a0 para\u00a0 opera\u00e7\u00e3o\u00a0 ponto\u00a0 fixo\u00a0 e\u00a0 ponto\u00a0 flutuante,\u00a0 com\u00a0 precis\u00e3o\u00a0 simples\u00a0 ou\u00a0 dupla\u00a0\n\npoderiam\u00a0ser\u00a0implementadas\u00a0facilmente.\u00a0Alguns\u00a0exemplos\u00a0de\u00a0pesquisas\u00a0sendo\u00a0realizadas\u00a0nessa\u00a0\n\n\u00e1rea\u00a0incluem\u00a0a\u00a0migra\u00e7\u00e3o\u00a0s\u00edsmica\u00a0[3],\u00a0din\u00e2mica\u00a0de\u00a0fluidos\u00a0[4]\u00a0e\u00a0din\u00e2micas\u00a0moleculares\u00a0[5].\u00a0\n\nNeste\u00a0 contexto,\u00a0 plataformas\u00a0 reconfigur\u00e1veis\u00a0 baseadas\u00a0 em\u00a0 FPGAs\u00a0 possuem\u00a0 algumas\u00a0\n\ncaracter\u00edsticas\u00a0que\u00a0as\u00a0tornam,\u00a0potencialmente,\u00a0um\u00a0dos\u00a0melhores\u00a0sistemas\u00a0na\u00a0implementa\u00e7\u00e3o\u00a0\n\ndo\u00a0m\u00e9todo\u00a0RTM.\u00a0A\u00a0primeira\u00a0caracter\u00edstica\u00a0\u00e9\u00a0a\u00a0possibilidade\u00a0de\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0seu\u00a0paralelismo\u00a0\n\nintr\u00ednseco\u00a0 e\u00a0 estruturas\u00a0 pileline.\u00a0 FPGAs\u00a0 podem\u00a0 realizar\u00a0 processamento\u00a0 em\u00a0 streams,\u00a0 no\u00a0 qual\u00a0\n\nv\u00e1rios\u00a0 dados\u00a0 s\u00e3o\u00a0 processados\u00a0 por\u00a0 varias\u00a0 opera\u00e7\u00f5es\u00a0 diferentes\u00a0 em\u00a0 est\u00e1gios\u00a0 de\u00a0 pipelines\u00a0\n\ndiferentes\u00a0(multiple\u00a0data\u00a0multiple\u00a0instructions),\u00a0diferentemente,\u00a0por\u00a0exemplo,\u00a0das\u00a0GPUs\u00a0onde,\u00a0\n\nno\u00a0processamento\u00a0em\u00a0streams,\u00a0v\u00e1rias\u00a0threads,\u00a0 id\u00eanticas,\u00a0atuam\u00a0em\u00a0diferentes\u00a0dados\u00a0(single\u00a0\n\ninstruction\u00a0mutiple\u00a0data).\u00a0Outra\u00a0caracter\u00edstica\u00a0importante\u00a0do\u00a0FPGA\u00a0\u00e9\u00a0a\u00a0possibilidade\u00a0de\u00a0reuso\u00a0\n\nde\u00a0 dados\u00a0 que\u00a0 este\u00a0 sistema\u00a0 possibilita,\u00a0 fazendo\u00a0 com\u00a0 que,\u00a0 na\u00a0 implementa\u00e7\u00e3o\u00a0 do\u00a0 RTM,\u00a0 um\u00a0\n\nresultado\u00a0possa\u00a0ser\u00a0gerado\u00a0a\u00a0cada\u00a0ciclo\u00a0de\u00a0rel\u00f3gio.\u00a0Esse\u00a0reuso\u00a0de\u00a0dados\u00a0\u00e9\u00a0poss\u00edvel\u00a0atrav\u00e9s\u00a0dos\u00a0\n\nblocos\u00a0de\u00a0mem\u00f3ria\u00a0que\u00a0existem\u00a0dentro\u00a0das\u00a0FPGAs.\u00a0Outra\u00a0caracter\u00edstica\u00a0muito\u00a0interessante\u00a0\u00e9\u00a0a\u00a0\n\npossibilidade\u00a0de\u00a0se\u00a0poder\u00a0customizar\u00a0a\u00a0formata\u00e7\u00e3o\u00a0de\u00a0dados,\u00a0permitindo\u00a0redu\u00e7\u00e3o\u00a0de\u00a0precis\u00e3o\u00a0\n\nquando\u00a0poss\u00edvel,\u00a0sem\u00a0comprometimento\u00a0da\u00a0qualidade\u00a0dos\u00a0resultados,\u00a0para\u00a0um\u00a0determinado\u00a0\n\nproblema.\u00a0Este\u00a0tipo\u00a0de\u00a0abordagem\u00a0n\u00e3o\u00a0pode\u00a0ser\u00a0utilizada\u00a0nem\u00a0nas\u00a0CPUs\u00a0nem\u00a0nas\u00a0GPUs.\u00a0Al\u00e9m\u00a0\n\ndessa\u00a0diminui\u00e7\u00e3o\u00a0de\u00a0precis\u00e3o,\u00a0um\u00a0processo\u00a0de\u00a0compress\u00e3o\u00a0de\u00a0dados\u00a0ainda\u00a0pode\u00a0ser\u00a0utilizado,\u00a0\n\nmelhorando\u00a0ainda\u00a0mais\u00a0as\u00a0vantagens\u00a0citadas\u00a0acima,\u00a0principalmente\u00a0no\u00a0aumento\u00a0da\u00a0largura\u00a0de\u00a0\n\nbanda\u00a0no\u00a0acesso\u00a0a\u00a0dados\u00a0na\u00a0mem\u00f3ria\u00a0do\u00a0sistema.\u00a0\n\nLevando\u00a0 em\u00a0 considera\u00e7\u00e3o\u00a0 os\u00a0 fatos\u00a0 e\u00a0 argumentos\u00a0 citados\u00a0 anteriormente,\u00a0 esta\u00a0\n\ndisserta\u00e7\u00e3o\u00a0prop\u00f5e\u00a0a\u00a0implementa\u00e7\u00e3o\u00a0de\u00a0uma\u00a0arquitetura\u00a0h\u00edbrida,\u00a0composta\u00a0por\u00a0uma\u00a0CPU\u00a0de\u00a0\n\nprop\u00f3sito\u00a0 geral\u00a0 e\u00a0 um\u00a0 dispositivo\u00a0 FPGA,\u00a0 que\u00a0 funcionam\u00a0 como\u00a0 coprocessador\u00a0 aritm\u00e9tico\u00a0\n\nreconfigur\u00e1vel.\u00a0 Esta\u00a0 arquitetura\u00a0 foi\u00a0 desenvolvida,\u00a0 a\u00a0 partir\u00a0 de\u00a0 uma\u00a0 plataforma\u00a0 da\u00a0 GiDEL,\u00a0\n\ndenominada\u00a0PROCe?III\u00a0[34],\u00a0com\u00a0o\u00a0objetivo\u00a0de\u00a0resolver\u00a0o\u00a0problema\u00a0de\u00a0modelagem\u00a0em\u00a0s\u00edsmica\u00a0\n\n2D,\u00a0utilizando\u00a0o\u00a0modelo\u00a0RTM.\u00a0\n\n\n\nCap\u00edtulo\u00a01\u00a0\u2013\u00a0Introdu\u00e7\u00e3o\u00a0\n\n\u00a0\n\n \n\n8\n\nA\u00a0arquitetura\u00a0foi\u00a0implementada\u00a0e\u00a0estimativas\u00a0de\u00a0desempenho\u00a0foram\u00a0colhidas\u00a0atrav\u00e9s\u00a0de\u00a0\n\nexperimentos\u00a0 feitos\u00a0 na\u00a0 plataforma.\u00a0 Os\u00a0 resultados\u00a0 forma\u00a0 animadores\u00a0 e\u00a0 ser\u00e3o\u00a0 apresentados\u00a0\n\nneste\u00a0trabalho.\u00a0\n\n1.2 Estrutura\u00a0da\u00a0Disserta\u00e7\u00e3o\u00a0\n\nEsta\u00a0 disserta\u00e7\u00e3o\u00a0 encontra?se\u00a0 estruturada\u00a0 da\u00a0 seguinte\u00a0 forma:\u00a0 no\u00a0 cap\u00edtulo\u00a0 2\u00a0 s\u00e3o\u00a0\n\napresentados\u00a0 os\u00a0 principais\u00a0 conceitos\u00a0 que\u00a0 foram\u00a0 estudados\u00a0 durante\u00a0 o\u00a0 processo\u00a0 de\u00a0\n\ndesenvolvimento\u00a0 do\u00a0 projeto\u00a0 da\u00a0 plataforma\u00a0 proposta.\u00a0 No\u00a0 cap\u00edtulo\u00a0 3\u00a0 s\u00e3o\u00a0 apresentados\u00a0 v\u00e1rios\u00a0\n\ntrabalhos\u00a0relacionados\u00a0ao\u00a0tema,\u00a0que\u00a0foram\u00a0desenvolvidos\u00a0abordando\u00a0essa\u00a0classe\u00a0de\u00a0problemas.\u00a0\n\nNo\u00a0 capitulo\u00a0 4\u00a0 \u00e9\u00a0 apresentada\u00a0 a\u00a0 plataforma\u00a0 PROCe\u00a0 III\u00a0 da\u00a0 GiDEL,\u00a0 que\u00a0 foi\u00a0 utilizada\u00a0 no\u00a0\n\ndesenvolvimento\u00a0 da\u00a0 plataforma\u00a0 proposta\u00a0 nesta\u00a0 disserta\u00e7\u00e3o.\u00a0 No\u00a0 cap\u00edtulo\u00a0 5\u00a0 \u00e9\u00a0 apresentada\u00a0 a\u00a0\n\nPlataforma\u00a0 reconfigur\u00e1vel,\u00a0 baseada\u00a0 em\u00a0 FPGA,\u00a0 proposta\u00a0 nessa\u00a0 disserta\u00e7\u00e3o,\u00a0 que\u00a0 tem\u00a0 como\u00a0\n\nobjetivo\u00a0 implementar\u00a0 a\u00a0 modelagem\u00a0 s\u00edsmica\u00a0 2D.\u00a0 Neste\u00a0 cap\u00edtulo\u00a0 tamb\u00e9m\u00a0 s\u00e3o\u00a0 apresentadas\u00a0\n\ncompara\u00e7\u00f5es\u00a0de\u00a0desempenho\u00a0em\u00a0rela\u00e7\u00e3o\u00a0\u00e0\u00a0CPUs\u00a0multi?core.\u00a0No\u00a0cap\u00edtulo\u00a06\u00a0s\u00e3o\u00a0apresentadas\u00a0as\u00a0\n\nconclus\u00f5es\u00a0e\u00a0trabalhos\u00a0futuros.\u00a0\n\n\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n9\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\nCap\u00edtulo\u00a0\n\n2\u00a0\n2 Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\u00a0\n\u00a0\n\nNeste\u00a0capitulo\u00a0s\u00e3o\u00a0apresentadas\u00a0as\u00a0principais\u00a0teorias\u00a0que\u00a0foram\u00a0estudadas\u00a0durante\u00a0\n\no\u00a0desenvolvimento\u00a0da\u00a0plataforma\u00a0proposta\u00a0nesta\u00a0disserta\u00e7\u00e3o.\u00a0\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\n\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n10\n\n2.1 Processamento\u00a0de\u00a0Dados\u00a0S\u00edsmicos\u00a0\n\nOs\u00a0 m\u00e9todos\u00a0 s\u00edsmicos,\u00a0 tais\u00a0 como\u00a0 Kirchhoff\u00a0 [6]\u00a0 e\u00a0 Reverse\u00a0 Time\u00a0 Migration\u00a0 ?\u00a0 RTM\u00a0 [1],\u00a0\n\npossuem\u00a0tr\u00eas\u00a0aplica\u00e7\u00f5es\u00a0principais\u00a0[6]:\u00a0\u00a0\n\nI. Sismologia\u00a0de\u00a0engenharia\u00a0(Engenering\u00a0seismology)\u00a0?\u00a0delimita\u00e7\u00e3o\u00a0da\u00a0geologia\u00a0do\u00a0solo\u00a0\n\npr\u00f3ximo\u00a0\u00e0\u00a0superf\u00edcie,\u00a0com\u00a0at\u00e9\u00a01\u00a0km\u00a0de\u00a0profundidade,\u00a0para\u00a0estudos\u00a0de\u00a0engenharia,\u00a0e\u00a0\n\nexplora\u00e7\u00e3o\u00a0de\u00a0carv\u00e3o\u00a0e\u00a0min\u00e9rio.\u00a0\n\nII. Sismologia\u00a0 de\u00a0 Explora\u00e7\u00e3o\u00a0 (Exploration\u00a0 seismology)\u00a0 ?\u00a0 explora\u00e7\u00e3o\u00a0 e\u00a0 produ\u00e7\u00e3o\u00a0 de\u00a0\n\nhidrocarbonetos\u00a0 em\u00a0 profundidades\u00a0 de\u00a0 at\u00e9\u00a0 10\u00a0 km,\u00a0 m\u00e9todo\u00a0 s\u00edsmico\u00a0 aplicado\u00a0 \u00e0\u00a0\n\nexplora\u00e7\u00e3o\u00a0e\u00a0produ\u00e7\u00e3o\u00a0de\u00a0petr\u00f3leo\u00a0e\u00a0g\u00e1s\u00a0\u00e9\u00a0conhecido.\u00a0\n\nIII. Sismologia\u00a0de\u00a0Tremores\u00a0de\u00a0terra\u00a0(Earthquake\u00a0seismology)\u00a0?\u00a0investiga\u00e7\u00e3o\u00a0da\u00a0estrutura\u00a0\n\nda\u00a0crosta\u00a0terrestre\u00a0em\u00a0profundidades\u00a0de\u00a0at\u00e9\u00a0100\u00a0km.\u00a0\n\nA\u00a0s\u00edsmica\u00a0de\u00a0reflex\u00e3o\u00a0\u00e9\u00a0a\u00a0t\u00e9cnica\u00a0de\u00a0explora\u00e7\u00e3o\u00a0geof\u00edsica\u00a0mais\u00a0difundida\u00a0na\u00a0ind\u00fastria\u00a0do\u00a0\n\npetr\u00f3leo,\u00a0possuindo\u00a0um\u00a0papel\u00a0chave\u00a0no\u00a0processo\u00a0de\u00a0 localiza\u00e7\u00e3o\u00a0de\u00a0petr\u00f3leo\u00a0e\u00a0g\u00e1s\u00a0a\u00a0mais\u00a0de\u00a0\n\nsessenta\u00a0anos\u00a0[7].\u00a0\n\nO\u00a0primeiro\u00a0passo\u00a0dessa\u00a0t\u00e9cnica\u00a0\u00e9\u00a0escolher\u00a0um\u00a0local\u00a0onde\u00a0ser\u00e1\u00a0colocada\u00a0uma\u00a0fonte\u00a0de\u00a0\n\nondas\u00a0s\u00edsmicas,\u00a0no\u00a0qual\u00a0\u00e9\u00a0colocado\u00a0uma\u00a0malha\u00a0de\u00a0hidrofones.\u00a0Estes\u00a0hidrofones,\u00a0por\u00a0sua\u00a0vez,\u00a0\n\ngeram\u00a0sinais\u00a0el\u00e9tricos\u00a0que\u00a0dependem\u00a0dos\u00a0ecos\u00a0que\u00a0as\u00a0ondas\u00a0s\u00edsmicas\u00a0produzem\u00a0ao\u00a0viajar\u00a0pelo\u00a0\n\nmeio\u00a0 em\u00a0 explora\u00e7\u00e3o.\u00a0 Junto\u00a0 ao\u00a0 hidrofones\u00a0 existe\u00a0 um\u00a0 sistema\u00a0 que\u00a0 faz\u00a0 o\u00a0 armazenamento\u00a0 e\u00a0\n\nvisualiza\u00e7\u00e3o\u00a0dos\u00a0sinais\u00a0gerados\u00a0pelos\u00a0mesmos\u00a0[8].\u00a0\u00a0\n\nA\u00a0 ideia\u00a0por\u00a0tr\u00e1s\u00a0dessa\u00a0t\u00e9cnica\u00a0\u00e9\u00a0bastante\u00a0simples:\u00a0o\u00a0solo\u00a0pode\u00a0ser\u00a0modelado,\u00a0de\u00a0uma\u00a0\n\nforma\u00a0 simplificada,\u00a0 como\u00a0 um\u00a0 meio\u00a0 estratificado\u00a0 com\u00a0 propriedades\u00a0 de\u00a0 material,\u00a0 tais\u00a0 como\u00a0\n\nvelocidade\u00a0 de\u00a0 propaga\u00e7\u00e3o\u00a0 de\u00a0 ondas\u00a0 s\u00edsmicas,\u00a0 densidade,\u00a0 anisotropia,\u00a0 etc.\u00a0 Ondas\u00a0 s\u00edsmicas\u00a0\n\nimpulsivas\u00a0s\u00e3o\u00a0injetadas\u00a0no\u00a0meio\u00a0e\u00a0propagadas\u00a0dentro\u00a0do\u00a0solo.\u00a0Quando\u00a0estas\u00a0ondas\u00a0encontram\u00a0\n\numa\u00a0interface\u00a0entre\u00a0camadas\u00a0de\u00a0rocha,\u00a0as\u00a0ondas\u00a0s\u00e3o\u00a0refletidas\u00a0de\u00a0volta\u00a0para\u00a0a\u00a0superf\u00edcie,\u00a0sendo\u00a0\n\ncaptadas\u00a0 pelos\u00a0 hidrofones\u00a0 e\u00a0 devidamente\u00a0 armazenadas.\u00a0 O\u00a0 tempo\u00a0 de\u00a0 tr\u00e2nsito\u00a0 e\u00a0 amplitudes\u00a0\n\ndessas\u00a0 reflex\u00f5es\u00a0 podem\u00a0 ser\u00a0 utilizados\u00a0 para\u00a0 determinar\u00a0 a\u00a0 localiza\u00e7\u00e3o\u00a0 e\u00a0 profundidade\u00a0 das\u00a0\n\ncamadas\u00a0de\u00a0rocha\u00a0[7].\u00a0A\u00a0Figura\u00a01\u00a0apresenta\u00a0uma\u00a0vis\u00e3o\u00a0geral\u00a0de\u00a0como\u00a0o\u00a0processo\u00a0de\u00a0coleta\u00a0de\u00a0\n\ndados,\u00a0atrav\u00e9s\u00a0dos\u00a0hidrofones,\u00a0\u00e9\u00a0realizada.\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n11\n\n \nFigura 1 M\u00e9todo de Reflex\u00e3o S\u00edsmica \n\n \n \n\nO\u00a0objetivo\u00a0b\u00e1sico\u00a0do\u00a0processamento\u00a0de\u00a0dados\u00a0s\u00edsmicos\u00a0\u00e9\u00a0converter\u00a0as\u00a0informa\u00e7\u00f5es\u00a0que\u00a0\n\nforam\u00a0colhidas\u00a0em\u00a0campo\u00a0para\u00a0uma\u00a0forma\u00a0que\u00a0possa\u00a0ser\u00a0utilizada\u00a0na\u00a0interpreta\u00e7\u00e3o\u00a0geol\u00f3gica.\u00a0\n\nOs\u00a0 dados\u00a0 que\u00a0 inicialmente\u00a0 s\u00e3o\u00a0 gravados\u00a0 em\u00a0 fitas\u00a0 magn\u00e9ticas\u00a0 (anal\u00f3gicas\u00a0 ou\u00a0 digitais)\u00a0 s\u00e3o\u00a0\n\ntransformados,\u00a0 pelo\u00a0 centro\u00a0 de\u00a0 processamento,\u00a0 em\u00a0 uma\u00a0 se\u00e7\u00e3o\u00a0 que\u00a0 possui\u00a0 certa\u00a0 semelhan\u00e7a\u00a0\n\ncom\u00a0uma\u00a0se\u00e7\u00e3o\u00a0da\u00a0estrutura\u00a0geol\u00f3gica\u00a0(se\u00e7\u00e3o\u00a0s\u00edsmica).\u00a0Um\u00a0dos\u00a0objetivos\u00a0do\u00a0processamento\u00a0\u00e9\u00a0\n\neliminar\u00a0ou\u00a0pelo\u00a0menos\u00a0atenuar\u00a0ru\u00eddos\u00a0na\u00a0informa\u00e7\u00e3o\u00a0que\u00a0representam\u00a0sinais\u00a0que\u00a0n\u00e3o\u00a0s\u00e3o,\u00a0de\u00a0\n\nfato,\u00a0 reflex\u00f5es\u00a0 prim\u00e1rias.\u00a0 Uma\u00a0 reflex\u00e3o\u00a0 primaria\u00a0 representa\u00a0 a\u00a0 primeira\u00a0 reflex\u00e3o\u00a0 que\u00a0 a\u00a0 onda\u00a0\n\ns\u00edsmica\u00a0sofre\u00a0ao\u00a0encontrar\u00a0uma\u00a0interface\u00a0reflexora.\u00a0Estes\u00a0ru\u00eddos\u00a0tornam\u00a0as\u00a0reflex\u00f5es\u00a0prim\u00e1rias\u00a0\n\nmais\u00a0confusas\u00a0ou\u00a0obscuras.\u00a0Na\u00a0verdade,\u00a0o\u00a0objetivo\u00a0n\u00e3o\u00a0\u00e9\u00a0reduzir\u00a0o\u00a0n\u00edvel\u00a0absoluto\u00a0do\u00a0ru\u00eddo,\u00a0mas\u00a0\n\nsim,\u00a0aumentar\u00a0a\u00a0rela\u00e7\u00e3o\u00a0do\u00a0n\u00edvel\u00a0do\u00a0sinal\u00a0pelo\u00a0n\u00edvel\u00a0do\u00a0ru\u00eddo,\u00a0chamada\u00a0de\u00a0rela\u00e7\u00e3o\u00a0sinal\u00a0\u2013\u00a0ru\u00eddo\u00a0\n\n(SNR),\u00a0 onde\u00a0 esse\u00a0 sinal\u00a0 representa\u00a0 a\u00a0 reflex\u00e3o\u00a0 primaria.\u00a0 Outro\u00a0 objetivo\u00a0 do\u00a0 processamento\u00a0 \u00e9\u00a0\n\napresentar\u00a0as\u00a0reflex\u00f5es,\u00a0na\u00a0se\u00e7\u00e3o\u00a0gravada,\u00a0com\u00a0a\u00a0maior\u00a0resolu\u00e7\u00e3o\u00a0e\u00a0clareza\u00a0poss\u00edvel,\u00a0e\u00a0com\u00a0as\u00a0\n\nrela\u00e7\u00f5es\u00a0geom\u00e9tricas\u00a0entre\u00a0elas\u00a0apropriadas\u00a0[9].\u00a0\n\n2.1.1 Modelagem\u00a0e\u00a0Migra\u00e7\u00e3o\u00a0s\u00edsmicas\u00a0\n\nO\u00a0 processamento\u00a0 de\u00a0 dados\u00a0 s\u00edsmicos\u00a0 envolve\u00a0 dois\u00a0 processos\u00a0 principais,\u00a0 a\u00a0 saber:\u00a0\n\nmodelagem\u00a0s\u00edsmica\u00a0e\u00a0migra\u00e7\u00e3o\u00a0s\u00edsmica\u00a0[7].\u00a0\n\nEsses\u00a0dois\u00a0passos,\u00a0s\u00e3o,\u00a0de\u00a0uma\u00a0forma\u00a0simplificada,\u00a0um\u00a0o\u00a0inverso\u00a0do\u00a0outro\u00a0[10].\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n12\n\nA\u00a0modelagem\u00a0s\u00edsmica\u00a0representa\u00a0o\u00a0processamento\u00a0direto\u00a0em\u00a0que\u00a0a\u00a0propaga\u00e7\u00e3o\u00a0da\u00a0onda\u00a0\n\n\u00e9\u00a0feita\u00a0a\u00a0partir\u00a0da\u00a0fonte\u00a0de\u00a0ondas\u00a0s\u00edsmicas,\u00a0indo\u00a0para\u00a0as\u00a0interfaces\u00a0de\u00a0rochas\u00a0e\u00a0depois\u00a0para\u00a0os\u00a0\n\nhidrofones.\u00a0O\u00a0modelo\u00a0de\u00a0interfaces\u00a0de\u00a0rocha\u00a0\u00e9\u00a0obtido\u00a0por\u00a0estudo\u00a0e\u00a0modelagem\u00a0de\u00a0bacias.\u00a0\n\nA\u00a0migra\u00e7\u00e3o\u00a0representa\u00a0o\u00a0processamento\u00a0inverso\u00a0\u00e0\u00a0modelagem,\u00a0agora,\u00a0a\u00a0propaga\u00e7\u00e3o\u00a0de\u00a0\n\nondas\u00a0s\u00edsmicas\u00a0\u00e9\u00a0feita\u00a0a\u00a0partir\u00a0dos\u00a0hidrofones,\u00a0indo\u00a0para\u00a0as\u00a0interfaces\u00a0de\u00a0rocha\u00a0at\u00e9\u00a0atingir\u00a0de\u00a0\n\nvolta\u00a0a\u00a0fonte,\u00a0sendo\u00a0usados\u00a0como\u00a0fonte\u00a0de\u00a0energia\u00a0em\u00a0cada\u00a0hidrofone\u00a0os\u00a0sinais\u00a0capturados\u00a0no\u00a0\n\ncampo.\u00a0\n\nA\u00a0 Figura\u00a0 2\u00a0 mostra\u00a0 um\u00a0 fluxograma\u00a0 simples\u00a0 do\u00a0 processamento\u00a0 de\u00a0 dados\u00a0 s\u00edsmicos\u00a0 que\u00a0\n\nenvolve\u00a0 os\u00a0 dois\u00a0 processos\u00a0 citados\u00a0 acima.\u00a0 Inicialmente,\u00a0 a\u00a0 modelagem\u00a0 \u00e9\u00a0 realizada\u00a0 e\u00a0 dados\u00a0\n\nresultantes\u00a0 desse\u00a0 passo\u00a0 s\u00e3o\u00a0 armazenados.\u00a0 Ap\u00f3s\u00a0 a\u00a0 execu\u00e7\u00e3o\u00a0 da\u00a0 modelagem,\u00a0 a\u00a0 migra\u00e7\u00e3o\u00a0 \u00e9\u00a0\n\niniciada,\u00a0 onde\u00a0 a\u00a0 cada\u00a0 passo\u00a0 de\u00a0 processamento\u00a0 os\u00a0 dados\u00a0 gerados\u00a0 pela\u00a0 modelagem\u00a0 s\u00e3o\u00a0\n\ncorelacionados\u00a0com\u00a0os\u00a0dados\u00a0que\u00a0s\u00e3o\u00a0gerados\u00a0pela\u00a0migra\u00e7\u00e3o.\u00a0O\u00a0resultado\u00a0da\u00a0migra\u00e7\u00e3o\u00a0\u00e9\u00a0uma\u00a0\n\nimagem\u00a0do\u00a0terreno\u00a0de\u00a0interesse.\u00a0\n\n \nFigura 2 Fluxograma do processamento de dados s\u00edsmicos.\u00a0\n\nUm\u00a0bom\u00a0resultado\u00a0do\u00a0processo,\u00a0ou\u00a0melhor,\u00a0sua\u00a0corretude\u00a0de\u00a0an\u00e1lise\u00a0do\u00a0terreno,\u00a0ocorre\u00a0\n\nquando\u00a0a\u00a0fonte\u00a0do\u00a0sinal\u00a0emitido\u00a0durante\u00a0a\u00a0modelagem\u00a0\u00e9\u00a0alcan\u00e7ada\u00a0como\u00a0destino\u00a0ao\u00a0final\u00a0do\u00a0\n\nprocesso\u00a0de\u00a0migra\u00e7\u00e3o,\u00a0ou\u00a0seja,\u00a0os\u00a0dados\u00a0obtidos\u00a0em\u00a0campo\u00a0coincidem\u00a0com\u00a0os\u00a0dados\u00a0gerados\u00a0\n\nno\u00a0modelo\u00a0te\u00f3rico\u00a0de\u00a0bacias.\u00a0\n\nMatematicamente,\u00a0 a\u00a0 migra\u00e7\u00e3o\u00a0 s\u00edsmica\u00a0 n\u00e3o\u00a0 \u00e9\u00a0 um\u00a0 problema\u00a0 que\u00a0 possui\u00a0 uma\u00a0 \u00fanica\u00a0\n\nsolu\u00e7\u00e3o\u00a0para\u00a0as\u00a0condi\u00e7\u00f5es\u00a0de\u00a0contorno\u00a0providas\u00a0pelo\u00a0conjunto\u00a0de\u00a0dados\u00a0medidos.\u00a0Por\u00a0isso,\u00a0s\u00e3o\u00a0\n\nnecess\u00e1rias\u00a0de\u00a0tr\u00eas\u00a0a\u00a0cinco\u00a0itera\u00e7\u00f5es\u00a0para\u00a0se\u00a0obter\u00a0uma\u00a0imagem\u00a0migrada\u00a0do\u00a0subsolo\u00a0[6].\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n13\n\nTeoricamente,\u00a0a\u00a0modelagem\u00a0e\u00a0migra\u00e7\u00e3o\u00a0s\u00edsmicas\u00a0s\u00e3o\u00a0processos\u00a0que\u00a0est\u00e3o\u00a0intimamente\u00a0\n\nligados.\u00a0A\u00a0migra\u00e7\u00e3o\u00a0e\u00a0a\u00a0modelagem\u00a0se\u00a0comportavam\u00a0como\u00a0opera\u00e7\u00f5es\u00a0inversas,\u00a0e\u00a0a\u00a0partir\u00a0desse\u00a0\n\nfato,\u00a0 v\u00e1rios\u00a0 m\u00e9todos\u00a0 de\u00a0 migra\u00e7\u00e3o\u00a0 utilizando\u00a0 este\u00a0 fato,\u00a0 sendo\u00a0 o\u00a0 mais\u00a0 not\u00e1vel,\u00a0 o\u00a0 m\u00e9todo\u00a0 da\u00a0\n\nmigra\u00e7\u00e3o\u00a0reversa\u00a0no\u00a0tempo\u00a0ou\u00a0RTM\u00a0[10].\u00a0\n\n2.1.2 Migra\u00e7\u00e3o\u00a0reversa\u00a0no\u00a0tempo\u00a0\n\nV\u00e1rios\u00a0 m\u00e9todos\u00a0 de\u00a0 migra\u00e7\u00e3o\u00a0 s\u00edsmica\u00a0 t\u00eam\u00a0 sido\u00a0 aplicados\u00a0 nas\u00a0 mais\u00a0 diversas\u00a0 \u00e1reas\u00a0\n\ngeol\u00f3gicas.\u00a0 O\u00a0 m\u00e9todo\u00a0 de\u00a0 Kirchhoff\u00a0 [57]\u00a0 tem\u00a0 sido\u00a0 o\u00a0 algoritmo\u00a0 mais\u00a0 usado\u00a0 na\u00a0 ind\u00fastria\u00a0 do\u00a0\n\npetr\u00f3leo,\u00a0 em\u00a0 fun\u00e7\u00e3o\u00a0 do\u00a0 seu\u00a0 baixo\u00a0 custo\u00a0 computacional\u00a0 em\u00a0 rela\u00e7\u00e3o\u00a0 aos\u00a0 outros\u00a0 m\u00e9todos\u00a0\n\nexistentes.\u00a0 Entretanto,\u00a0 esse\u00a0 m\u00e9todo\u00a0 n\u00e3o\u00a0 \u00e9\u00a0 satisfat\u00f3rio\u00a0 para\u00a0 \u00e1reas\u00a0 do\u00a0 subsolo\u00a0 que\u00a0 possuem\u00a0\n\nestruturas\u00a0muito\u00a0complexas,\u00a0com\u00a0varia\u00e7\u00f5es\u00a0laterais\u00a0nas\u00a0velocidades\u00a0de\u00a0propaga\u00e7\u00e3o\u00a0da\u00a0onda\u00a0ou\u00a0\n\ninclina\u00e7\u00f5es\u00a0muito\u00a0acentuadas\u00a0nas\u00a0camadas.\u00a0\n\nEm\u00a0 casos\u00a0 complexos,\u00a0 o\u00a0 m\u00e9todo\u00a0 de\u00a0 migra\u00e7\u00e3o\u00a0 reversa\u00a0 no\u00a0 tempo,\u00a0 que\u00a0 soluciona\u00a0\n\ndiretamente\u00a0 a\u00a0 equa\u00e7\u00e3o\u00a0 de\u00a0 onda\u00a0 ac\u00fastica/el\u00e1stica\u00a0 [7],\u00a0 produz,\u00a0 em\u00a0 geral,\u00a0 resultados\u00a0\n\nextremamente\u00a0 mais\u00a0 precisos.\u00a0 Entretanto,\u00a0 este\u00a0 m\u00e9todo\u00a0 possui\u00a0 um\u00a0 custo\u00a0 computacional\u00a0\n\nbastante\u00a0elevado,\u00a0tornando\u00a0obrigat\u00f3rio\u00a0o\u00a0uso\u00a0de\u00a0estrat\u00e9gias\u00a0de\u00a0processamento\u00a0paralelo.\u00a0Este\u00a0\u00e9\u00a0\n\no\u00a0foco\u00a0deste\u00a0trabalho.\u00a0\n\nO\u00a0m\u00e9todo\u00a0de\u00a0migra\u00e7\u00e3o\u00a0reversa\u00a0no\u00a0tempo\u00a0resolve\u00a0por\u00a0meio\u00a0de\u00a0m\u00e9todos\u00a0de\u00a0discretiza\u00e7\u00e3o\u00a0\n\na\u00a0equa\u00e7\u00e3o\u00a0da\u00a0propaga\u00e7\u00e3o\u00a0de\u00a0ondas,\u00a0nas\u00a0duas\u00a0dire\u00e7\u00f5es,\u00a0da\u00a0fonte\u00a0s\u00edsmica\u00a0para\u00a0os\u00a0hidrofones\u00a0e\u00a0\n\ndos\u00a0hidrofones\u00a0para\u00a0a\u00a0fonte\u00a0s\u00edsmica.\u00a0O\u00a0m\u00e9todo\u00a0possui\u00a0o\u00a0fluxo\u00a0apresentado\u00a0a\u00a0seguir.\u00a0\n\nInicialmente,\u00a0uma\u00a0propaga\u00e7\u00e3o\u00a0de\u00a0uma\u00a0onda\u00a0de\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0\u00e9\u00a0realizada\u00a0atrav\u00e9s\u00a0de\u00a0\n\num\u00a0modelo\u00a0de\u00a0velocidade\u00a0de\u00a0propaga\u00e7\u00e3o\u00a0de\u00a0onda\u00a0do\u00a0terreno,\u00a0na\u00a0dire\u00e7\u00e3o\u00a0da\u00a0fonte\u00a0de\u00a0ondas\u00a0\n\ns\u00edsmicas\u00a0para\u00a0os\u00a0hidrofones.\u00a0Essa\u00a0propaga\u00e7\u00e3o\u00a0direta\u00a0\u00e9\u00a0realizada\u00a0com\u00a0dados\u00a0sint\u00e9ticos,\u00a0ou\u00a0seja,\u00a0a\u00a0\n\nfonte\u00a0de\u00a0ondas\u00a0s\u00edsmicas\u00a0\u00e9\u00a0um\u00a0modelo\u00a0matem\u00e1tico\u00a0de\u00a0uma\u00a0fonte\u00a0real.\u00a0A\u00a0cada\u00a0passo\u00a0de\u00a0tempo,\u00a0\n\ndados\u00a0 do\u00a0 campo\u00a0 de\u00a0 press\u00e3o\u00a0 s\u00e3o\u00a0 armazenados\u00a0 para\u00a0 depois\u00a0 serem\u00a0 utilizados\u00a0 na\u00a0 condi\u00e7\u00e3o\u00a0 de\u00a0\n\nimagem,\u00a0que\u00a0tem\u00a0a\u00a0finalidade\u00a0de\u00a0formar\u00a0a\u00a0 imagem\u00a0do\u00a0modelo\u00a0geol\u00f3gico\u00a0estudado\u00a0em\u00a0cada\u00a0\n\nponto\u00a0da\u00a0malha\u00a0[78].\u00a0\n\nO\u00a0segundo\u00a0passo\u00a0da\u00a0migra\u00e7\u00e3o\u00a0reversa\u00a0\u00e9\u00a0a\u00a0propaga\u00e7\u00e3o\u00a0reversa\u00a0das\u00a0ondas\u00a0dos\u00a0campos\u00a0de\u00a0\n\npress\u00e3o\u00a0 que\u00a0 foram\u00a0 recebidos\u00a0 no\u00a0 hidrofones,\u00a0 atrav\u00e9s\u00a0 do\u00a0 mesmo\u00a0 modelo\u00a0 de\u00a0 velocidades\u00a0 do\u00a0\n\nterreno.\u00a0Os\u00a0dados\u00a0que\u00a0foram\u00a0captados\u00a0nos\u00a0hidrofones,\u00a0chamados\u00a0de\u00a0sismograma,\u00a0s\u00e3o\u00a0dados\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n14\n\nreais,\u00a0captados\u00a0na\u00a0regi\u00e3o\u00a0de\u00a0interesse,\u00a0diferentemente\u00a0da\u00a0propaga\u00e7\u00e3o\u00a0direta.\u00a0A\u00a0cada\u00a0passo\u00a0de\u00a0\n\ntempo\u00a0da\u00a0propaga\u00e7\u00e3o\u00a0reversa,\u00a0os\u00a0campos\u00a0de\u00a0press\u00e3o\u00a0da\u00a0propaga\u00e7\u00e3o\u00a0direta\u00a0e\u00a0da\u00a0reversa\u00a0s\u00e3o\u00a0\n\ncorrelacionados\u00a0atrav\u00e9s\u00a0da\u00a0aplica\u00e7\u00e3o\u00a0da\u00a0condi\u00e7\u00e3o\u00a0de\u00a0imagem.\u00a0Ou\u00a0seja,\u00a0o\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0final\u00a0\n\nda\u00a0propaga\u00e7\u00e3o\u00a0direta\u00a0\u00e9\u00a0correlacionado\u00a0com\u00a0o\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0inicial\u00a0da\u00a0propaga\u00e7\u00e3o\u00a0reversa,\u00a0\n\ne\u00a0 essa\u00a0 correla\u00e7\u00e3o\u00a0 \u00e9\u00a0 feita\u00a0 a\u00a0 cada\u00a0 passo\u00a0 de\u00a0 tempo\u00a0 da\u00a0 propaga\u00e7\u00e3o\u00a0 reversa.\u00a0 Os\u00a0 resultados\u00a0 s\u00e3o\u00a0\n\nsomados\u00a0formando\u00a0a\u00a0imagem\u00a0de\u00a0um\u00a0tiro,\u00a0onde\u00a0esse\u00a0tiro\u00a0representa\u00a0a\u00a0fonte\u00a0de\u00a0ondas\u00a0s\u00edsmicas.\u00a0\n\nEsse\u00a0 processo\u00a0 se\u00a0 repete\u00a0 para\u00a0 v\u00e1rios\u00a0 tiros\u00a0 que\u00a0 s\u00e3o\u00a0 realizados\u00a0 no\u00a0 mesmo\u00a0 terreno.\u00a0 Depois\u00a0 as\u00a0\n\nimagens\u00a0de\u00a0cada\u00a0tiro\u00a0s\u00e3o\u00a0somadas\u00a0gerando\u00a0na\u00a0imagem\u00a0final\u00a0do\u00a0terreno.\u00a0A\u00a0Figura\u00a03\u00a0apresenta\u00a0o\u00a0\n\nfluxograma\u00a0explicado\u00a0acima.\u00a0\n\n \nFigura 3 Fluxograma da migra\u00e7\u00e3o reversa no tempo. \n\nEste\u00a0m\u00e9todo\u00a0pode\u00a0ser\u00a0classificado,\u00a0de\u00a0uma\u00a0forma\u00a0simplificada,\u00a0como\u00a0um\u00a0problema\u00a0de\u00a0\n\ncondi\u00e7\u00e3o\u00a0 de\u00a0 contorno\u00a0 associado\u00a0 a\u00a0 uma\u00a0 condi\u00e7\u00e3o\u00a0 de\u00a0 imagem.\u00a0 Neste\u00a0 caso,\u00a0 a\u00a0 condi\u00e7\u00e3o\u00a0 de\u00a0\n\ncontorno\u00a0\u00e9\u00a0o\u00a0registro\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0feito\u00a0pelos\u00a0hidrofones.\u00a0Existem\u00a0diversas\u00a0condi\u00e7\u00f5es\u00a0\n\nde\u00a0imagem\u00a0que\u00a0podem\u00a0ser\u00a0implementadas\u00a0na\u00a0migra\u00e7\u00e3o\u00a0RTM,\u00a0tais\u00a0como,\u00a0condi\u00e7\u00e3o\u00a0de\u00a0imagem\u00a0\n\ncom\u00a0 tempo\u00a0 de\u00a0 excita\u00e7\u00e3o,\u00a0 que\u00a0 se\u00a0 baseia\u00a0 na\u00a0 forma\u00e7\u00e3o\u00a0 da\u00a0 imagem\u00a0 com\u00a0 o\u00a0 campo\u00a0 de\u00a0 ondas\u00a0\n\nrefletido\u00a0 quando\u00a0 o\u00a0 tempo\u00a0 de\u00a0 depropaga\u00e7\u00e3o\u00a0 for\u00a0 igual\u00a0 ao\u00a0 tempo\u00a0 de\u00a0 tr\u00e2nsito,\u00a0 condi\u00e7\u00e3o\u00a0 de\u00a0\n\nimagem\u00a0 com\u00a0 correla\u00e7\u00e3o\u00a0 cruzada\u00a0 entre\u00a0 os\u00a0 campos\u00a0 de\u00a0 ondas\u00a0 incidentes\u00a0 e\u00a0 refletidos,\u00a0 que\u00a0\n\nfornecem\u00a0a\u00a0imagem\u00a0em\u00a0cada\u00a0ponto\u00a0da\u00a0malha,\u00a0com\u00a0o\u00a0somat\u00f3rio\u00a0da\u00a0multiplica\u00e7\u00e3o\u00a0entre\u00a0estes\u00a0\n\ncampos\u00a0em\u00a0todos\u00a0os\u00a0tempos\u00a0e,\u00a0outras\u00a0condi\u00e7\u00f5es\u00a0de\u00a0imagem.\u00a0\n\nComo\u00a0 mencionado\u00a0 anteriormente,\u00a0 na\u00a0 migra\u00e7\u00e3o\u00a0 RTM,\u00a0 utiliza?se\u00a0 a\u00a0 equa\u00e7\u00e3o\u00a0 da\u00a0\n\npropaga\u00e7\u00e3o\u00a0de\u00a0onda\u00a0para\u00a0realizar\u00a0a\u00a0propaga\u00e7\u00e3o\u00a0direta\u00a0dos\u00a0campos\u00a0de\u00a0onda\u00a0gerados\u00a0na\u00a0fonte\u00a0de\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n15\n\nondas\u00a0s\u00edsmicas,\u00a0e\u00a0para\u00a0realizar\u00a0a\u00a0propaga\u00e7\u00e3o\u00a0reversa\u00a0dos\u00a0campos\u00a0registrados\u00a0no\u00a0sismograma.\u00a0\n\nPara\u00a0o\u00a0caso\u00a02D,\u00a0a\u00a0equa\u00e7\u00e3o\u00a0homog\u00eanea\u00a0\u00e9\u00a0a\u00a0seguinte:\u00a0\u00a0\n\n, , , , 1 , ,\n0                               2.1 \u00a0\n\nOnde:\u00a0\n, , , , ,   , , \u00a0 s\u00e3o,\u00a0 respectivamente,\u00a0 as\u00a0 derivadas\u00a0 de\u00a0\n\nsegunda\u00a0ordem\u00a0em\u00a0rela\u00e7\u00e3o\u00a0ao\u00a0eixo\u00a0x,\u00a0eixo\u00a0z\u00a0e\u00a0ao\u00a0tempo\u00a0t\u00a0\n\nc\u00a0\u00e9\u00a0a\u00a0velocidade\u00a0de\u00a0propaga\u00e7\u00e3o\u00a0da\u00a0onda\u00a0ac\u00fastica\u00a0no\u00a0meio.\u00a0\u00a0\n\nx\u00a0e\u00a0z\u00a0s\u00e3o\u00a0as\u00a0coordenadas\u00a0horizontal\u00a0e\u00a0vertical,\u00a0respectivamente.\u00a0\n\nA\u00a0equa\u00e7\u00e3o\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0faz\u00a0a\u00a0aproxima\u00e7\u00e3o\u00a0da\u00a0equa\u00e7\u00e3o\u00a0(2.1)\u00a0de\u00a0onda\u00a0ac\u00fastica.\u00a0\u00c9\u00a0a\u00a0\n\nresolu\u00e7\u00e3o\u00a0da\u00a0equa\u00e7\u00e3o\u00a0de\u00a0diferen\u00e7as\u00a0finitas,\u00a0para\u00a0cada\u00a0ponto\u00a0do\u00a0modelo,\u00a0ao\u00a0longo\u00a0dos\u00a0passos\u00a0de\u00a0\n\ntempo\u00a0 (ou\u00a0 passos\u00a0 de\u00a0 processamento),\u00a0 que\u00a0 resulta\u00a0 na\u00a0 modelagem\u00a0 em\u00a0 s\u00edsmica,\u00a0 em\u00a0 duas\u00a0\n\ndimens\u00f5es,\u00a0para\u00a0o\u00a0m\u00e9todo\u00a0de\u00a0migra\u00e7\u00e3o\u00a0reversa\u00a0no\u00a0tempo\u00a0(RTM).\u00a0Essa\u00a0equa\u00e7\u00e3o\u00a0\u00e9\u00a0apresentada\u00a0\n\nabaixo.\u00a0\n\nC , 2 B , A , Vel , fat 16 B , B , B , B , 1\n\nBi,j 2 Bi,j 2 Bi 2,j Bi 2,j 60 Bi,j\u00a0(2.2)\u00a0\n\nOnde\u00a0 , ,\u00a0 , \u00a0e\u00a0 , \u00a0representam,\u00a0respectivamente,\u00a0o\u00a0elemento\u00a0localizado\u00a0na\u00a0posi\u00e7\u00e3o\u00a0i,j\u00a0\n\ndas\u00a0matrizes,\u00a0que\u00a0representam\u00a0o\u00a0campo\u00a0de\u00a0onda,\u00a0no\u00a0tempo\u00a0n?1,\u00a0n\u00a0e\u00a0n+1.\u00a0\n\n, \u00a0 representa\u00a0 a\u00a0 velocidade\u00a0 da\u00a0 propaga\u00e7\u00e3o\u00a0 da\u00a0 onda\u00a0 na\u00a0 posi\u00e7\u00e3o\u00a0 i,j\u00a0 da\u00a0 matriz\u00a0 que\u00a0\n\nrepresenta\u00a0o\u00a0modelo\u00a0do\u00a0terreno.\u00a0\n\n\u00a0 representa\u00a0 uma\u00a0 constante\u00a0 que\u00a0 \u00e9\u00a0 calculada\u00a0 em\u00a0 fator\u00a0 de\u00a0 alguns\u00a0 par\u00e2metros\u00a0\n\nescolhidos\u00a0 na\u00a0 execu\u00e7\u00e3o\u00a0 do\u00a0 RTM,\u00a0 como\u00a0 o\u00a0 espa\u00e7amento\u00a0 entre\u00a0 os\u00a0 pontos\u00a0 da\u00a0 malha,\u00a0 a\u00a0\n\nfrequ\u00eancia\u00a0de\u00a0corte\u00a0da\u00a0onda\u00a0s\u00edsmica\u00a0que\u00a0ser\u00e1\u00a0propagada\u00a0no\u00a0modelo,\u00a0etc.\u00a0\n\nA\u00a0 Figura 4\u00a0 mostra\u00a0 os\u00a0 dados\u00a0 de\u00a0 cada\u00a0 uma\u00a0 das\u00a0 matrizes\u00a0 que\u00a0 s\u00e3o\u00a0 necess\u00e1rios\u00a0 para\u00a0\n\ncomputar\u00a0o\u00a0ponto\u00a0 , \u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0onda\u00a0no\u00a0tempo\u00a0n+1,\u00a0onde\u00a0essa\u00a0matriz\u00a0\u00e9\u00a0chamada\u00a0\n\nde\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro,\u00a0representada\u00a0pela\u00a0letra\u00a0C,\u00a0enquanto\u00a0a\u00a0matriz\u00a0que\u00a0possui\u00a0\n\n\n\nCap\u00edtulo\n \n\n \n\nos\u00a0elem\n\ncampo\u00a0\n\nque\u00a0rep\n\nreprese\n\nflutuant\n\nO\n\nse\u00a0 ver\u00a0\n\ntempor\n\nloops\u00a0m\n\npelas\u00a0m\n\no\u00a02\u00a0\u2013\u00a0Funda\n\nmentos\u00a0 ,\n\nde\u00a0press\u00e3o\u00a0\n\npresenta\u00a0o\u00a0c\n\nentada\u00a0 pela\n\nte\u00a0padr\u00e3o\u00a0IE\n\nO\u00a0pseudoc\u00f3\n\nque\u00a0 o\u00a0 m\u00e9t\n\nal,\u00a0no\u00a0qual\u00a0\n\nmais\u00a0interno\n\nmatrizes\u00a0A,\u00a0B\n\namenta\u00e7\u00e3o\u00a0T\n\n,\u00a0que\u00a0repre\n\nanterior,\u00a0re\n\ncampo\u00a0de\u00a0o\n\na\u00a0 letra\u00a0 B.\u00a0\n\nEEE\u00a0754\u00a0(32\n\nFigura 4 D\n\n\u00f3digo\u00a0mostr\n\ntodo\u00a0 \u00e9\u00a0 for\n\nos\u00a0passos\u00a0d\n\ns,\u00a0que\u00a0repre\n\nB\u00a0e\u00a0Vel,\u00a0gera\n\nTe\u00f3rica\u00a0\n\nesenta\u00a0o\u00a0cam\n\nepresentad\n\nnda\u00a0do\u00a0tem\n\nOs\u00a0 valores\n\n2\u00a0bits).\u00a0\n\nDados necess\u00e1\n\nrado\u00a0na\u00a0Fig\n\nmado\u00a0 por\u00a0\n\nde\u00a0tempo\u00a0(o\n\nesentam\u00a0o\u00a0d\n\nando\u00a0a\u00a0matr\n\nmpo\u00a0de\u00a0on\n\na\u00a0pela\u00a0letra\n\nmpo\u00a0n,\u00a0\u00e9\u00a0cha\n\ns\u00a0 dessas\u00a0 m\n\n\u00e1rios para com\n\ngura 5\u00a0most\n\ntr\u00eas\u00a0 loops,\n\nou\u00a0passo\u00a0de\u00a0\n\ndeslocamen\n\nriz\u00a0C.\u00a0\n\nda\u00a0do\u00a0tem\n\na\u00a0A,\u00a0e\u00a0a\u00a0mat\n\namada\u00a0de\u00a0m\n\nmatrizes\u00a0 s\u00e3o\n\nmputa\u00e7\u00e3o da\n\ntra\u00a0o\u00a0funcio\n\n,\u00a0 onde\u00a0 o\u00a0 m\n\nprocessam\n\nnto\u00a0espacia\n\npo\u00a0n?1,\u00a0\u00e9\u00a0c\n\ntriz\u00a0que\u00a0pos\n\nmatriz\u00a0do\u00a0ca\n\no\u00a0 expresso\n\na equa\u00e7\u00e3o (2.2\n\nnamento\u00a0d\n\nmais\u00a0 extern\n\nmento)\u00a0v\u00e3o\u00a0a\n\nl\u00a0da\u00a0janela,\u00a0\n\nchamada\u00a0de\n\nssui\u00a0os\u00a0elem\n\nmpo\u00a0de\u00a0pre\n\nos\u00a0 em\u00a0 n\u00fam\n\n \n2). \n\no\u00a0m\u00e9todo\u00a0R\n\nno\u00a0 represe\n\nacontecend\n\nmostrada\u00a0n\n\n16\n\ne\u00a0matriz\u00a0do\n\nmentos\u00a0 ,\n\ness\u00e3o\u00a0atual,\n\nmero\u00a0 ponto\n\nRTM.\u00a0Pode?\n\nnta\u00a0 o\u00a0 loop\n\no,\u00a0e\u00a0os\u00a0dois\n\nna\u00a0Figura 4,\n\n6\n\no\u00a0\n\n,\u00a0\n\n,\u00a0\n\no\u00a0\n\n?\n\np\u00a0\n\ns\u00a0\n\n,\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n17\n\n \nFigura 5 Pseudoc\u00f3digo do m\u00e9todo RTM.\u00a0\n\nNota?se\u00a0que\u00a0a\u00a0primeira\u00a0a\u00e7\u00e3o\u00a0que\u00a0ocorre\u00a0no\u00a0loop\u00a0temporal\u00a0\u00e9\u00a0a\u00a0inser\u00e7\u00e3o\u00a0de\u00a0um\u00a0valor\u00a0da\u00a0\n\nonda\u00a0s\u00edsmica\u00a0na\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual.\u00a0Ap\u00f3s\u00a0esse\u00a0passo,\u00a0a\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0futura\u00a0\u00e9\u00a0gerada\u00a0\n\nnos\u00a0loops\u00a0espaciais,\u00a0e\u00a0ent\u00e3o\u00a0as\u00a0matrizes\u00a0do\u00a0campo\u00a0de\u00a0onda\u00a0s\u00e3o\u00a0atualizadas.\u00a0A\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0\n\natual\u00a0se\u00a0torna\u00a0a\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior,\u00a0e\u00a0a\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0futura\u00a0se\u00a0torna\u00a0a\u00a0matriz\u00a0de\u00a0\n\npress\u00e3o\u00a0atual.\u00a0Ap\u00f3s\u00a0essa\u00a0atualiza\u00e7\u00e3o\u00a0um\u00a0novo\u00a0passo\u00a0de\u00a0tempo\u00a0\u00e9\u00a0realizado.\u00a0Esse\u00a0processo\u00a0se\u00a0\n\nrepete\u00a0por\u00a0certo\u00a0n\u00famero\u00a0de\u00a0passos\u00a0de\u00a0tempo.\u00a0\n\n2.1.3 Sismograma\u00a0\n\nNo\u00a0 processo\u00a0 de\u00a0 aquisi\u00e7\u00e3o\u00a0 s\u00edsmica,\u00a0 as\u00a0 ondas\u00a0 ao\u00a0 retornarem\u00a0 da\u00a0 subsuperf\u00edcie\u00a0 s\u00e3o\u00a0\n\ncapturadas\u00a0por\u00a0receptores\u00a0que\u00a0transformam\u00a0a\u00a0vibra\u00e7\u00e3o\u00a0do\u00a0solo,\u00a0sinal\u00a0s\u00edsmico,\u00a0em\u00a0sinal\u00a0el\u00e9trico.\u00a0\n\nEsses\u00a0sinais\u00a0s\u00e3o\u00a0armazenados\u00a0e\u00a0formar\u00e3o\u00a0um\u00a0sismograma.\u00a0\n\nO\u00a0sismograma\u00a0pode\u00a0ser\u00a0definido\u00a0como\u00a0uma\u00a0matriz\u00a0em\u00a0que\u00a0as\u00a0colunas\u00a0s\u00e3o\u00a0os\u00a0\u00edndices\u00a0dos\u00a0\n\nreceptores,\u00a0as\u00a0linhas,\u00a0os\u00a0\u00edndices\u00a0dos\u00a0instantes\u00a0de\u00a0tempo\u00a0em\u00a0que\u00a0o\u00a0sinal\u00a0foi\u00a0capturado.\u00a0Em\u00a0cada\u00a0\n\nposi\u00e7\u00e3o\u00a0dessa\u00a0matriz\u00a0\u00e9\u00a0armazenada\u00a0a\u00a0amplitude\u00a0da\u00a0onda\u00a0capturada.\u00a0\n\nA\u00a0 Tabela\u00a0 1\u00a0 mostra\u00a0 um\u00a0 exemplo\u00a0 de\u00a0 um\u00a0 sismograma\u00a0 obtido\u00a0 a\u00a0 partir\u00a0 de\u00a0 uma\u00a0 fonte,\u00a0 4\u00a0\n\nreceptores\u00a0 (rec1,\u00a0 rec2,\u00a0 rec3,\u00a0 rec4)\u00a0 e\u00a0 6\u00a0 instantes\u00a0 de\u00a0 tempo\u00a0 (tt1,\u00a0 tt2,\u00a0 tt3,\u00a0 tt4,\u00a0 tt5,\u00a0 tt6).\u00a0 As\u00a0\n\namplitudes\u00a0das\u00a0ondas\u00a0capturadas\u00a0em\u00a0cada\u00a0receptor\u00a0recj\u00a0no\u00a0 instante\u00a0de\u00a0tempo\u00a0tti\u00a0formam\u00a0o\u00a0\n\nconte\u00fado\u00a0deste\u00a0sismograma.\u00a0\n\n\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n18\n\nTabela 1 Exemplo de um sismograma contendo as amplitudes da onda lidas  \nnos receptores em cada instante de tempo. \n\n\u00a0\n\nA\u00a0 Figura\u00a0 6\u00a0 mostra\u00a0 o\u00a0 sismograma\u00a0 da\u00a0 Tabela\u00a0 1\u00a0 representado\u00a0 graficamente.\u00a0 O\u00a0 eixo\u00a0 X\u00a0\n\ncorresponde\u00a0ao\u00a0afastamento\u00a0(medida\u00a0de\u00a0dist\u00e2ncia\u00a0entre\u00a0a\u00a0fonte\u00a0e\u00a0cada\u00a0receptor).\u00a0Esse\u00a0eixo,\u00a0\n\nneste\u00a0exemplo,\u00a0\u00e9\u00a0iniciado\u00a0com\u00a0o\u00a0valor\u00a0zero\u00a0e\u00a0termina\u00a0com\u00a0o\u00a0valor\u00a0da\u00a0dist\u00e2ncia\u00a0entre\u00a0a\u00a0fonte\u00a0e\u00a0o\u00a0\n\n\u00faltimo\u00a0receptor,\u00a0pois\u00a0os\u00a0receptores\u00a0foram\u00a0colocados\u00a0apenas\u00a0de\u00a0um\u00a0dos\u00a0 lados\u00a0da\u00a0fonte.\u00a0J\u00e1,\u00a0o\u00a0\n\neixo\u00a0 Y\u00a0 corresponde\u00a0 ao\u00a0 tempo\u00a0 das\u00a0 leituras\u00a0 dos\u00a0 receptores.\u00a0 \u00c9\u00a0 iniciado\u00a0 com\u00a0 um\u00a0 tempo\u00a0 de\u00a0\n\nrefer\u00eancia,\u00a0 neste\u00a0 exemplo\u00a0 o\u00a0 valor\u00a0 \u00e9\u00a0 zero,\u00a0 e\u00a0 termina\u00a0 com\u00a0 o\u00a0 tempo\u00a0 m\u00e1ximo\u00a0 de\u00a0 aquisi\u00e7\u00e3o\u00a0 de\u00a0\n\ndados.\u00a0\n\nCada\u00a0linha\u00a0vertical\u00a0da\u00a0Figura\u00a06\u00a0corresponde\u00a0\u00e0s\u00a0leituras\u00a0feitas\u00a0por\u00a0um\u00a0receptor,\u00a0que\u00a0no\u00a0\n\nsismograma\u00a0 pode\u00a0 ser\u00a0 relacionado\u00a0 a\u00a0 uma\u00a0 coluna\u00a0 da\u00a0 matriz.\u00a0 Esse\u00a0 conjunto\u00a0 de\u00a0 dados\u00a0 \u00e9\u00a0\n\ndenominado\u00a0de\u00a0tra\u00e7o\u00a0s\u00edsmico.\u00a0\n\nNesta\u00a0 mesma\u00a0 figura\u00a0 pode\u00a0 ser\u00a0 identificado\u00a0 um\u00a0 evento\u00a0 s\u00edsmico\u00a0 que\u00a0 corresponde\u00a0 \u00e0s\u00a0\n\namplitudes\u00a0 das\u00a0 ondas\u00a0 lidas\u00a0 pelos\u00a0 receptores,\u00a0 sendo\u00a0 que\u00a0 essas\u00a0 ondas\u00a0 foram\u00a0 refletidas\u00a0 numa\u00a0\n\nmesma\u00a0 interface,\u00a0 trazendo\u00a0 informa\u00e7\u00f5es\u00a0 de\u00a0 uma\u00a0 mesma\u00a0 camada\u00a0 de\u00a0 rocha\u00a0 em\u00a0 tempos\u00a0\n\ndiferentes.\u00a0 Para\u00a0 selecionar\u00a0 um\u00a0 evento\u00a0 s\u00edsmico\u00a0 com\u00a0 os\u00a0 afastamentos,\u00a0 deve\u00a0 ser\u00a0 tra\u00e7ada\u00a0 uma\u00a0\n\ncurva\u00a0 aproximada\u00a0 a\u00a0 uma\u00a0 semi?hip\u00e9rbole\u00a0 que\u00a0 se\u00a0 ajuste\u00a0 a\u00a0 amplitude\u00a0 m\u00e1xima\u00a0 de\u00a0 cada\u00a0 tra\u00e7o\u00a0\n\ns\u00edsmico\u00a0[69].\u00a0\n\n \nFigura 6 Representa\u00e7\u00e3o gr\u00e1fica de um sismograma composto por 4 tra\u00e7os s\u00edsmicos e 1evento s\u00edsmico. O \n\nevento corresponde \u00e0 curva semelhante a uma semi-hip\u00e9rbole representada pela linha azul.\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n19\n\nUm\u00a0 passo\u00a0 importante\u00a0 no\u00a0 m\u00e9todo\u00a0 RTM\u00a0 \u00e9\u00a0 a\u00a0 compara\u00e7\u00e3o\u00a0 do\u00a0 sismograma\u00a0 gerado\u00a0 na\u00a0\n\nmodelagem,\u00a0que\u00a0representa\u00a0o\u00a0sismograma\u00a0sint\u00e9tico,\u00a0com\u00a0o\u00a0sismograma\u00a0adquirido\u00a0em\u00a0campo,\u00a0\n\nou\u00a0seja,\u00a0o\u00a0sismograma\u00a0que\u00a0foi\u00a0gerado\u00a0na\u00a0localidade\u00a0de\u00a0onde\u00a0se\u00a0deseja\u00a0obter\u00a0uma\u00a0imagem\u00a0do\u00a0\n\nterreno.\u00a0Desta\u00a0forma,\u00a0pode?se\u00a0verificar\u00a0onde\u00a0as\u00a0estimativas\u00a0iniciais\u00a0dos\u00a0par\u00e2metros\u00a0do\u00a0terreno\u00a0\n\nestavam\u00a0 equivocadas\u00a0 e\u00a0 ajust\u00e1?las\u00a0 de\u00a0 forma\u00a0 adequada.\u00a0 Esse\u00a0 processo\u00a0 \u00e9\u00a0 repetido\u00a0 at\u00e9\u00a0 que\u00a0 a\u00a0\n\ndiferen\u00e7a\u00a0entre\u00a0duas\u00a0itera\u00e7\u00f5es\u00a0consecutivas\u00a0fique\u00a0suficientemente\u00a0pequena\u00a0[7].\u00a0\n\n2.2 FPGA\u00a0e\u00a0sua\u00a0utiliza\u00e7\u00e3o\u00a0em\u00a0sistemas\u00a0HPC\u00a0\n\n2.2.1 FPGA\u00a0\n\nComo\u00a0discutido\u00a0na\u00a0se\u00e7\u00e3o\u00a01.1.1,\u00a0existem\u00a0v\u00e1rias\u00a0arquiteturas\u00a0de\u00a0hardware,\u00a0na\u00a0computa\u00e7\u00e3o\u00a0\n\nconvencional,\u00a0 para\u00a0 a\u00a0 execu\u00e7\u00e3o\u00a0 eficiente\u00a0 de\u00a0 um\u00a0 determinado\u00a0 algoritmo.\u00a0 Dependendo\u00a0 dos\u00a0\n\nrecursos\u00a0e\u00a0do\u00a0tamanho\u00a0da\u00a0massa\u00a0dados,\u00a0op\u00e7\u00f5es\u00a0como\u00a0clusters\u00a0de\u00a0CPUs,\u00a0GPUs\u00a0e\u00a0mesmo\u00a0ASICs\u00a0\n\nt\u00eam\u00a0sido\u00a0sugeridos.\u00a0\n\nMais\u00a0 recentemente,\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 reconfigur\u00e1vel\u00a0 vem\u00a0 surgindo\u00a0 como\u00a0 uma\u00a0 poss\u00edvel\u00a0\n\nop\u00e7\u00e3o\u00a0para\u00a0preencher\u00a0gaps\u00a0entre\u00a0hardware\u00a0e\u00a0software,\u00a0alcan\u00e7ando\u00a0desempenho\u00a0mais\u00a0alto\u00a0que\u00a0\n\no\u00a0 do\u00a0 software\u00a0 e\u00a0 mantendo\u00a0 uma\u00a0 flexibilidade\u00a0 bem\u00a0 maior\u00a0 que\u00a0 a\u00a0 do\u00a0 hardware.\u00a0 A\u00a0 partir\u00a0 dos\u00a0\n\ndispositivos\u00a0 l\u00f3gicos\u00a0 reconfigur\u00e1veis,\u00a0 incluindo\u00a0 os\u00a0 FPGAs,\u00a0 esta\u00a0 tecnologia\u00a0 tem\u00a0 conseguido\u00a0\n\nexcelentes\u00a0resultados\u00a0em\u00a0v\u00e1rias\u00a0aplica\u00e7\u00f5es\u00a0[58].\u00a0\n\nO\u00a0FPGA\u00a0foi\u00a0criado\u00a0pela\u00a0Xilinx1,\u00a0e\u00a0teve\u00a0como\u00a0sua\u00a0principal\u00a0caracter\u00edstica\u00a0ser\u00a0um\u00a0dispositivo\u00a0\n\npass\u00edvel\u00a0de\u00a0ser\u00a0configurado\u00a0por\u00a0um\u00a0bitstream\u00a0gerado\u00a0a\u00a0partir\u00a0de\u00a0um\u00a0c\u00f3digo\u00a0desenvolvido\u00a0pelo\u00a0\n\nusu\u00e1rio,\u00a0ou\u00a0seja,\u00a0ele\u00a0poderia\u00a0ser\u00a0programado\u00a0de\u00a0acordo\u00a0com\u00a0as\u00a0aplica\u00e7\u00f5es\u00a0dos\u00a0usu\u00e1rios.\u00a0\n\nEstes\u00a0dispositivos\u00a0s\u00e3o\u00a0formados,\u00a0em\u00a0geral,\u00a0por\u00a0um\u00a0array\u00a0bi?dimensional\u00a0de\u00a0elementos\u00a0\n\ncomputacionais\u00a0cuja\u00a0funcionalidade\u00a0\u00e9\u00a0determinada\u00a0por\u00a0um\u00a0stream\u00a0program\u00e1vel\u00a0de\u00a0bits.\u00a0Esses\u00a0\n\nelementos\u00a0computacionais,\u00a0conhecidos\u00a0como\u00a0blocos\u00a0l\u00f3gicos,\u00a0podem\u00a0ser\u00a0conectados\u00a0atrav\u00e9s\u00a0de\u00a0\n\nmatrizes\u00a0 de\u00a0 conex\u00e3o,\u00a0 que\u00a0 tamb\u00e9m\u00a0 s\u00e3o\u00a0 program\u00e1veis.\u00a0 Assim,\u00a0 circuitos\u00a0 digitais\u00a0 grandes\u00a0 ou\u00a0\n\npequenos\u00a0podem\u00a0ser\u00a0facilmente\u00a0mapeados\u00a0em\u00a0um\u00a0\u00fanico\u00a0dispositivo\u00a0reconfigur\u00e1vel\u00a0atrav\u00e9s\u00a0da\u00a0\n\nprograma\u00e7\u00e3o\u00a0l\u00f3gica\u00a0das\u00a0fun\u00e7\u00f5es\u00a0do\u00a0circuito\u00a0em\u00a0seus\u00a0blocos\u00a0l\u00f3gicos\u00a0e\u00a0matrizes\u00a0de\u00a0interconex\u00e3o.\u00a0\n\n                                                 \n1 www.xilinx.com \n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n20\n\nDevido\u00a0a\u00a0esta\u00a0flexibilidade\u00a0no\u00a0desenvolvimento\u00a0de\u00a0novos\u00a0projetos,\u00a0na\u00a0simplicidade\u00a0das\u00a0\n\naltera\u00e7\u00f5es\u00a0 l\u00f3gicas,\u00a0velocidade\u00a0de\u00a0trabalho,\u00a0muitas\u00a0vezes\u00a0 iguais\u00a0\u00e0quelas\u00a0a\u00a0serem\u00a0utilizadas\u00a0no\u00a0\n\nproduto\u00a0 final,\u00a0 redu\u00e7\u00e3o\u00a0 do\u00a0 consumo\u00a0 de\u00a0 pot\u00eancia\u00a0 e\u00a0 prote\u00e7\u00e3o\u00a0 da\u00a0 propriedade\u00a0 intelectual,\u00a0 os\u00a0\n\nFPGAs\u00a0 tem\u00a0 sido\u00a0 amplamente\u00a0 utilizados\u00a0 no\u00a0 processamento\u00a0 de\u00a0 informa\u00e7\u00f5es\u00a0 digitais,\u00a0\n\nprincipalmente\u00a0na\u00a0prototipa\u00e7\u00e3o\u00a0r\u00e1pida\u00a0de\u00a0circuitos\u00a0digitais.\u00a0 \u00a0A\u00a0Figura\u00a07\u00a0apresenta\u00a0a\u00a0estrutura\u00a0\n\ninterna\u00a0de\u00a0um\u00a0FPGA\u00a0convencional.\u00a0\n\nUm\u00a0FPGA\u00a0\u00e9\u00a0constitu\u00eddo\u00a0basicamente\u00a0de\u00a0uma\u00a0matriz\u00a0de\u00a0blocos\u00a0l\u00f3gicos\u00a0(CLB,\u00a0configuration\u00a0\n\nlogical\u00a0blocks),\u00a0com\u00a0fios\u00a0de\u00a0roteamento\u00a0de\u00a0sinais\u00a0e\u00a0matrizes\u00a0de\u00a0interconex\u00e3o\u00a0(Switch\u00a0Matrix),\u00a0\n\nlocalizadas\u00a0entre\u00a0as\u00a0linhas\u00a0e\u00a0colunas\u00a0dos\u00a0CLB\u2019s.\u00a0No\u00a0per\u00edmetro\u00a0do\u00a0dispositivo\u00a0est\u00e3o\u00a0localizados\u00a0\n\nblocos\u00a0de\u00a0entrada\u00a0e\u00a0sa\u00edda\u00a0(IOB,\u00a0input\u00a0output\u00a0block)\u00a0usados\u00a0para\u00a0conectar\u00a0outros\u00a0componentes\u00a0\n\nexternos\u00a0ao\u00a0FPGA.\u00a0Abaixo\u00a0temos\u00a0a\u00a0Figura\u00a07\u00a0mostrando\u00a0a\u00a0disposi\u00e7\u00e3o\u00a0dos\u00a0blocos\u00a0citados\u00a0acima\u00a0no\u00a0\n\nFPGA.\u00a0\n\n \nFigura 7 Estrutura do FPGA.\u00a0\n\nOs\u00a0CLB\u2019s\u00a0s\u00e3o,\u00a0em\u00a0geral,\u00a0formados\u00a0por\u00a0um\u00a0conjunto\u00a0de\u00a0flip?flops\u00a0(2\u00a0a\u00a04),\u00a0e\u00a0blocos\u00a0l\u00f3gicos\u00a0\n\ndo\u00a0tipo\u00a0lookup?table\u00a0de\u00a04\u00a0ou\u00a0mais\u00a0vari\u00e1veis,\u00a0formando\u00a0uma\u00a0l\u00f3gica\u00a0combinacional.\u00a0Os\u00a0circuitos\u00a0\n\ncombinacionais\u00a0 apresentam\u00a0 as\u00a0 sa\u00eddas\u00a0 como\u00a0 fun\u00e7\u00e3o\u00a0 das\u00a0 vari\u00e1veis\u00a0 de\u00a0 entrada.\u00a0 A\u00a0 Figura 8\u00a0\n\nrepresenta\u00a0a\u00a0estrutura\u00a0interna\u00a0de\u00a0um\u00a0CLB.\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n21\n\n \nFigura 8 Estrutura do CLB.\u00a0\n\nNo\u00a0 interior\u00a0 de\u00a0 cada\u00a0 bloco\u00a0 l\u00f3gico\u00a0 do\u00a0 FPGA,\u00a0 existem\u00a0 v\u00e1rios\u00a0 modos\u00a0 poss\u00edveis\u00a0 para\u00a0\n\nimplementa\u00e7\u00e3o\u00a0 de\u00a0 fun\u00e7\u00f5es\u00a0 l\u00f3gicas,\u00a0 em\u00a0 fun\u00e7\u00e3o\u00a0 do\u00a0 tipo\u00a0 de\u00a0 bloco\u00a0 l\u00f3gico\u00a0 dispon\u00edvel\u00a0 para\u00a0 sua\u00a0\n\nimplementa\u00e7\u00e3o\u00a0(portas\u00a0AND,\u00a0OR,\u00a0Mux,\u00a0Look?up?tables).\u00a0Um\u00a0dos\u00a0mais\u00a0utilizados\u00a0por\u00a0fabricantes\u00a0\n\nde\u00a0 FPGA\u00a0 s\u00e3o\u00a0 as\u00a0 LUTs\u00a0 (Look?Up\u00a0 Tables).\u00a0 Esse\u00a0 tipo\u00a0 de\u00a0 bloco\u00a0 l\u00f3gico\u00a0 cont\u00e9m\u00a0 c\u00e9lulas\u00a0 de\u00a0\n\narmazenamento\u00a0que\u00a0s\u00e3o\u00a0utilizadas\u00a0para\u00a0 implementar\u00a0pequenas\u00a0fun\u00e7\u00f5es\u00a0 l\u00f3gicas\u00a0e\u00a0onde\u00a0cada\u00a0\n\nc\u00e9lula\u00a0\u00e9\u00a0capaz\u00a0de\u00a0armazenar\u00a0um\u00a0\u00fanico\u00a0valor\u00a0 l\u00f3gico:\u00a0zero\u00a0ou\u00a0um.\u00a0Cada\u00a0LUT\u00a0\u00e9\u00a0essencialmente\u00a0\n\numa\u00a0mem\u00f3ria\u00a0pr\u00e9?programada\u00a0que\u00a0fornece\u00a0uma\u00a0sa\u00edda\u00a0l\u00f3gica\u00a0em\u00a0fun\u00e7\u00e3o\u00a0do\u00a0vetor\u00a0das\u00a0vari\u00e1veis\u00a0\n\nde\u00a0entrada.\u00a0As\u00a0LUTs\u00a0possuem\u00a0geralmente\u00a0quatro\u00a0ou\u00a0cinco\u00a0entradas,\u00a0o\u00a0que\u00a0permite\u00a0endere\u00e7ar\u00a0\n\nde\u00a016\u00a0a\u00a032\u00a0c\u00e9lulas.\u00a0Assim,\u00a0quando\u00a0um\u00a0circuito\u00a0l\u00f3gico\u00a0\u00e9\u00a0implementado\u00a0em\u00a0um\u00a0FPGA,\u00a0os\u00a0blocos\u00a0\n\nl\u00f3gicos\u00a0s\u00e3o\u00a0programados\u00a0para\u00a0realizar\u00a0as\u00a0fun\u00e7\u00f5es\u00a0necess\u00e1rias,\u00a0e\u00a0os\u00a0canais\u00a0de\u00a0roteamento\u00a0s\u00e3o\u00a0\n\nconfigurados\u00a0de\u00a0forma\u00a0a\u00a0realizar\u00a0a\u00a0interconex\u00e3o\u00a0necess\u00e1ria\u00a0entre\u00a0estes\u00a0blocos\u00a0l\u00f3gicos.\u00a0\n\nAs\u00a0c\u00e9lulas\u00a0de\u00a0armazenamento\u00a0dos\u00a0LUTs\u00a0de\u00a0um\u00a0FPGA\u00a0s\u00e3o\u00a0vol\u00e1teis\u00a0por\u00a0usarem\u00a0tecnologia\u00a0\n\nde\u00a0 mem\u00f3ria\u00a0 RAM,\u00a0 o\u00a0 que\u00a0 implica\u00a0 na\u00a0 perda\u00a0 do\u00a0 conte\u00fado\u00a0 armazenado\u00a0 no\u00a0 caso\u00a0 de\u00a0 falta\u00a0 de\u00a0\n\nsuprimento\u00a0de\u00a0energia\u00a0el\u00e9trica.\u00a0Dessa\u00a0forma,\u00a0o\u00a0FPGA\u00a0deve\u00a0ser\u00a0programado\u00a0toda\u00a0vez\u00a0que\u00a0for\u00a0\n\nenergizado.\u00a0Geralmente,\u00a0utiliza?se\u00a0uma\u00a0pequena\u00a0mem\u00f3ria\u00a0FLASH\u00a0EEPROM\u00a0(Electrically\u00a0Erasable\u00a0\n\nProgrammable\u00a0 Read\u00a0 Only\u00a0 Memory),\u00a0 cuja\u00a0 fun\u00e7\u00e3o\u00a0 \u00e9\u00a0 carregar\u00a0 automaticamente\u00a0 as\u00a0 c\u00e9lulas\u00a0 de\u00a0\n\narmazenamento,\u00a0toda\u00a0vez\u00a0que\u00a0o\u00a0FPGA\u00a0for\u00a0energizado.\u00a0\n\nAs\u00a0 matrizes\u00a0 de\u00a0 chaveamento\u00a0 (Switch\u00a0 Matrix)\u00a0 s\u00e3o\u00a0 matrizes\u00a0 que\u00a0 permitem\u00a0 as\u00a0\n\ninterconex\u00f5es\u00a0entre\u00a0os\u00a0CLB\u2019s.\u00a0Em\u00a0cada\u00a0matriz\u00a0n\u00a0x\u00a0n,\u00a0poder\u00e1\u00a0haver\u00a0m\u00a0x\u00a0n\u00a0pontos\u00a0de\u00a0interconex\u00e3o\u00a0\n\n(onde\u00a0m\u00a0\u00e9\u00a0menor\u00a0ou\u00a0igual\u00a0a\u00a0n),\u00a0os\u00a0quais\u00a0podem\u00a0ser\u00a0utilizados\u00a0para\u00a0na\u00a0defini\u00e7\u00e3o\u00a0do\u00a0roteamento\u00a0\n\nde\u00a0sinais\u00a0pelas\u00a0linhas\u00a0horizontais\u00a0e\u00a0verticais\u00a0durante\u00a0a\u00a0programa\u00e7\u00e3o\u00a0do\u00a0circuito.\u00a0\u00c9\u00a0dessa\u00a0forma\u00a0\n\n\n\nCap\u00edtulo\n \n\n \n\nque\u00a0 s\u00e3o\n\nAbaixo,\u00a0\n\nO\n\npelo\u00a0 in\n\ncompon\n\ntrocar\u00a0 i\n\nbuffers,\n\n2.2.2 \n\nD\n\nordens\u00a0\n\nem\u00a0 con\n\ncompon\n\nC\n\ncom\u00a0 de\n\nmelhori\n\nEm\u00a0 qua\n\ncomplex\n\nprocess\n\ndesemp\n\ncapacid\n\nadequa\n\ndesses\u00a0p\n\no\u00a02\u00a0\u2013\u00a0Funda\n\no\u00a0 feitas\u00a0 \u00e0s\u00a0\n\nna\u00a0Figura\u00a09\n\nOs\u00a0blocos\u00a0d\n\nnterfaceame\n\nnentes\u00a0exte\n\ninforma\u00e7\u00f5e\n\n\u00a0que\u00a0funcio\n\nComputa\n\nDesde\u00a0sua\u00a0i\n\nde\u00a0grandez\n\nnformidade\n\nnentes\u00a0extre\n\nCada\u00a0novo\u00a0\n\nemandas\u00a0 ca\n\nias\u00a0fosse\u00a0se\n\nase\u00a0 toda\u00a0 a\n\nxidades\u00a0 p\n\nsadores\u00a0 dit\n\npenho\u00a0 com\n\nade\u00a0 de\u00a0 pr\n\nda,\u00a0criando\n\nprocessado\n\namenta\u00e7\u00e3o\u00a0T\n\nconfigura\u00e7\u00f5\n\n9,\u00a0vemos\u00a0a\u00a0e\n\nF\n\nde\u00a0I/O\u00a0(IOB\n\nento\u00a0 dos\u00a0\n\nernos\u00a0ao\u00a0FP\n\ns\u00a0 com\u00a0 um\u00a0\n\nonam\u00a0como\u00a0\n\na\u00e7\u00e3o\u00a0de\u00a0\n\ninven\u00e7\u00e3o\u00a0qu\n\nza\u00a0o\u00a0seu\u00a0de\n\ne\u00a0 com\u00a0 a\u00a0 d\n\nemamente\u00a0\n\naumento\u00a0d\n\nada\u00a0 vez\u00a0 ma\n\nempre\u00a0espe\n\na\u00a0 hist\u00f3ria\u00a0\n\nara\u00a0 tirare\n\ntaram\u00a0 o\u00a0 d\n\nmputacional\n\nrocessamen\n\no\u00a0assim\u00a0um\u00a0\n\nres,\u00a0como\u00a0\u00e9\n\nTe\u00f3rica\u00a0\n\n\u00f5es\u00a0 das\u00a0 liga\n\nestrutura\u00a0de\n\nFigura 9 Estr\n\n\u2019s),\u00a0como\u00a0d\n\nsinais\u00a0 inte\n\nGA,\u00a0como\u00a0m\n\nsistema\u00a0 ex\n\num\u00a0pino\u00a0bi\n\nalto\u00a0dese\n\nuase\u00a0quatro\n\nesempenho\n\nde\u00a0 Moore\n\nvelozes\u00a0e\u00a0la\n\ne\u00a0desempe\n\naiores\u00a0 foss\n\nrado\u00a0com\u00a0g\n\ndos\u00a0 proce\n\nm\u00a0 proveit\n\nesempenho\n\n,\u00a0 como\u00a0 em\n\nnto\u00a0 que\u00a0 um\n\ngap\u00a0tecnol\u00f3\n\n\u00e9\u00a0mostrado\u00a0\n\na\u00e7\u00f5es\u00a0 dos\u00a0\n\ne\u00a0uma\u00a0Switc\n\nrutura de um\n\ndito\u00a0acima,\u00a0\n\nrnos\u00a0 do\u00a0 c\n\nmem\u00f3rias\u00a0e\n\nxterno.\u00a0 Este\n\ndirecional\u00a0(\n\nempenh\n\no\u00a0d\u00e9cadas\u00a0a\n\n.\u00a0O\u00a0desemp\n\n[12]\u00a0 de\u00a0\n\nargamente\u00a0\n\nnho\u00a0dos\u00a0pro\n\nem\u00a0 criadas\n\ngrande\u00a0expe\n\nessadores,\u00a0\n\nto\u00a0 das\u00a0 m\n\no\u00a0 m\u00e1ximo\u00a0\n\nm\u00a0 comput\n\nm\u00a0 \u00fanico\u00a0 p\n\n\u00f3gico\u00a0entre\u00a0\n\nna\u00a0Figura\u00a01\n\nCLB\u2019s,\u00a0 defin\n\nch\u00a0Matrix.\n\nma Switch Ma\n\ns\u00e3o\u00a0os\u00a0com\n\ncircuito\u00a0 im\n\ne\u00a0interfaces\n\nes\u00a0 blocos\u00a0 s\n\n(entrada\u00a0e\u00a0s\n\no\u00a0(HPC)\n\natr\u00e1s,\u00a0o\u00a0mic\n\npenho\u00a0deste\n\nforma\u00a0 exp\n\nutilizados\u00a0e\n\nocessadore\n\ns,\u00a0 fazendo\u00a0\n\nectativa\u00a0pel\n\nas\u00a0 aplica\u00e7\n\nmelhorias\u00a0 d\n\ndo\u00a0 softwa\n\na\u00e7\u00e3o\u00a0 cient\n\nprocessador\n\na\u00a0demanda\n\n10.\u00a0\n\nnindo\u00a0 assim\n\n \natrix.\u00a0\n\nmponentes\u00a0d\n\nplementado\n\ns.\u00a0Atrav\u00e9s\u00a0d\n\ns\u00e3o\u00a0 basicam\n\nsa\u00edda)\u00a0do\u00a0FP\n\ncroprocessa\n\nes\u00a0dispositi\n\nponencial,\u00a0\n\nm\u00a0todo\u00a0o\u00a0m\n\nes\u00a0fazia\u00a0com\n\ncom\u00a0 que\u00a0 o\n\nos\u00a0desenvo\n\n\u00f5es\u00a0 sempr\n\ndos\u00a0 proces\n\nare.\u00a0 Por\u00e9m\n\ntifica,\u00a0 est\u00e3\n\nr\u00a0 n\u00e3o\u00a0 pode\n\na\u00a0das\u00a0aplica\n\nm\u00a0 a\u00a0 l\u00f3gica\u00a0 d\n\ndo\u00a0FPGA\u00a0re\n\no\u00a0 no\u00a0 FPGA\n\nos\u00a0IOB\u2019s\u00a0o\u00a0\n\nmente\u00a0 com\n\nPGA.\u00a0\n\nador\u00a0evoluiu\n\nvos\u00a0vem\u00a0au\n\no\u00a0 que\u00a0 tor\n\nmundo.\u00a0\n\nm\u00a0que\u00a0novas\n\no\u00a0 pr\u00f3ximo\u00a0\n\nolvedores\u00a0d\n\nre\u00a0 aumenta\n\nssadores.\u00a0\n\nm,\u00a0 aplica\u00e7\u00f5e\n\no\u00a0 demand\n\ne\u00a0 suportar\u00a0\n\na\u00e7\u00f5es\u00a0e\u00a0o\u00a0de\n\n22\n\ndo\u00a0 circuito.\n\nespons\u00e1veis\n\nA\u00a0 com\u00a0 os\n\nFPGA\u00a0pode\n\npostos\u00a0 por\n\nu\u00a0em\u00a0varias\n\numentando\n\nrnou\u00a0 estes\n\ns\u00a0aplica\u00e7\u00f5es\n\npacote\u00a0 de\n\ne\u00a0software.\n\navam\u00a0 suas\n\nAssim,\u00a0 os\n\nes\u00a0 de\u00a0 alto\n\nando\u00a0 uma\n\nde\u00a0 forma\n\nesempenho\n\n2\n\n.\u00a0\n\ns\u00a0\n\ns\u00a0\n\ne\u00a0\n\nr\u00a0\n\ns\u00a0\n\no\u00a0\n\ns\u00a0\n\ns\u00a0\n\ne\u00a0\n\n.\u00a0\n\ns\u00a0\n\ns\u00a0\n\no\u00a0\n\na\u00a0\n\na\u00a0\n\no\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n23\n\n \nFigura 10 Gap Tecnol\u00f3gico.\u00a0\n\nO\u00a0termo\u00a0HPC\u00a0foi\u00a0originalmente\u00a0usado\u00a0para\u00a0descrever\u00a0os\u00a0primeiros\u00a0supercomputadores\u00a0\n\nque\u00a0surgiram\u00a0para\u00a0suprir\u00a0a\u00a0demanda\u00a0por\u00a0um\u00a0maior\u00a0poder\u00a0de\u00a0computa\u00e7\u00e3o.\u00a0Por\u00e9m,\u00a0com\u00a0o\u00a0passar\u00a0\n\ndos\u00a0anos,\u00a0o\u00a0termo\u00a0HPC\u00a0evoluiu\u00a0para\u00a0englobar\u00a0um\u00a0conceito\u00a0maior.\u00a0Agora\u00a0o\u00a0termo\u00a0HPC\u00a0 inclui\u00a0\n\ntamb\u00e9m\u00a0sistemas\u00a0com\u00a0uma\u00a0capacidade\u00a0de\u00a0computa\u00e7\u00e3o\u00a0maior,\u00a0sistemas\u00a0com\u00a0uma\u00a0grande\u00a0taxa\u00a0\n\nde\u00a0transfer\u00eancia\u00a0de\u00a0dados,\u00a0e\u00a0sistemas\u00a0com\u00a0a\u00a0habilidade\u00a0de\u00a0lidar\u00a0com\u00a0computa\u00e7\u00e3o\u00a0distribu\u00edda.\u00a0\n\nAs\u00a0 arquiteturas\u00a0 de\u00a0 sistemas\u00a0 HPC\u00a0 tamb\u00e9m\u00a0 evoluiram\u00a0 com\u00a0 o\u00a0 passar\u00a0 dos\u00a0 anos.\u00a0\n\nOriginalmente\u00a0 os\u00a0 sistemas\u00a0 HPC\u00a0 eram\u00a0 supercomputadores\u00a0 que\u00a0 utilizavam\u00a0 arquiteturas\u00a0 com\u00a0\n\nMassively\u00a0 Parallel\u00a0 Processing\u00a0 (MPP)\u00a0 [59]\u00a0 e\u00a0 Symmetric\u00a0 Multiprocessing\u00a0 (SMP)\u00a0 [60]\u00a0 [61].\u00a0 Tais\u00a0\n\nsistemas\u00a0requeriam\u00a0processadores\u00a0espec\u00edficos,\u00a0caminhos\u00a0de\u00a0dados\u00a0propriet\u00e1rios,\u00a0gerando\u00a0assim\u00a0\n\nsistemas\u00a0excessivamente\u00a0caros.\u00a0\n\nAtualmente,\u00a0 essas\u00a0 arquiteturas\u00a0 v\u00eam\u00a0 perdendo\u00a0 popularidade\u00a0 e\u00a0 os\u00a0 sistemas\u00a0 que\u00a0 v\u00eam\u00a0\n\nsendo\u00a0adotados\u00a0s\u00e3o\u00a0os\u00a0chamados\u00a0clusters\u00a0computing,\u00a0que\u00a0s\u00e3o\u00a0sistemas\u00a0bem\u00a0mais\u00a0baratos\u00a0e\u00a0que\u00a0\n\npossuem\u00a0 uma\u00a0 capacidade\u00a0 de\u00a0 processamento\u00a0 t\u00e3o\u00a0 boa\u00a0 quanto\u00a0 os\u00a0 mainframes\u00a0 e\u00a0\n\nsupercomputadores.\u00a0Sistemas\u00a0cluster\u00a0computing\u00a0est\u00e3o\u00a0entre\u00a0os\u00a010\u00a0sistemas\u00a0mais\u00a0r\u00e1pidos\u00a0do\u00a0\n\nmundo,\u00a0segundo\u00a0o\u00a0top5002.\u00a0A\u00a0Figura\u00a011\u00a0[13]\u00a0mostra\u00a0a\u00a0evolu\u00e7\u00e3o\u00a0da\u00a0arquitetura\u00a0dos\u00a0sistemas\u00a0\n\nHPC.\u00a0\n\n                                                 \n2 http://www.top500.org \n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n24\n\n \nFigura 11 Evolu\u00e7\u00e3o da arquitetura dos sistemas HPC.\u00a0\n\nSistemas\u00a0baseados\u00a0em\u00a0clusters\u00a0s\u00e3o\u00a0formados\u00a0por\u00a0v\u00e1rios\u00a0computadores\u00a0ligados\u00a0entre\u00a0si.\u00a0\n\nPor\u00a0conex\u00f5es\u00a0em\u00a0rede\u00a0e\u00a0que\u00a0trabalham\u00a0juntos\u00a0para\u00a0resolver\u00a0uma\u00a0determinada\u00a0tarefa.\u00a0Devido\u00a0as\u00a0\n\nsuas\u00a0interconex\u00f5es,\u00a0esses\u00a0computadores\u00a0podem\u00a0ser\u00a0visto\u00a0como\u00a0um\u00a0supercomputador.\u00a0Cada\u00a0um\u00a0\n\ndos\u00a0computadores\u00a0desses\u00a0sistemas\u00a0s\u00e3o,\u00a0geralmente,\u00a0constru\u00eddos\u00a0com\u00a0hardware\u00a0utilizado\u00a0pela\u00a0\n\nmaioria\u00a0 dos\u00a0 consumidores\u00a0 comuns,\u00a0 como\u00a0 plataforma\u00a0 baseadas\u00a0 nos\u00a0 processadores\u00a0 AMD3\u00a0 ou\u00a0\n\nIntel4,\u00a0 com\u00a0 a\u00a0 interconex\u00e3o\u00a0 entre\u00a0 os\u00a0 v\u00e1rios\u00a0 computadores\u00a0 (n\u00f3s)\u00a0 com\u00a0 uma\u00a0 grande\u00a0 largura\u00a0 de\u00a0\n\nbanda\u00a0e\u00a0baixa\u00a0lat\u00eancia,\u00a0como\u00a0as\u00a0conex\u00f5es\u00a0Infiniband5\u00a0e\u00a0MyriNet6.\u00a0O\u00a0sistema\u00a0operacional\u00a0de\u00a0tais\u00a0\n\nplataformas\u00a0 \u00e9\u00a0 geralmente\u00a0 o\u00a0 Linux7\u00a0 devido\u00a0 \u00e0\u00a0 grande\u00a0 variedade\u00a0 de\u00a0 software\u00a0 open?source\u00a0\n\ndispon\u00edveis,\u00a0diminuindo\u00a0o\u00a0custo\u00a0dos\u00a0mesmos.\u00a0\n\nDevido\u00a0 \u00e0s\u00a0 vantagens\u00a0 associadas\u00a0 ao\u00a0 baixo\u00a0 pre\u00e7o,\u00a0 uso\u00a0 de\u00a0 m\u00e1quinas\u00a0 (PCs)\u00a0 comerciais,\u00a0\n\nsistemas\u00a0 operacionais\u00a0 open?source,\u00a0 cria\u00e7\u00e3o\u00a0 de\u00a0 ambientes\u00a0 de\u00a0 desenvolvimento\u00a0 de\u00a0 c\u00f3digos,\u00a0\n\nentre\u00a0outras\u00a0caracter\u00edsticas,\u00a0\u00e9\u00a0esperado\u00a0que\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0clusters,\u00a0principalmente\u00a0deste\u00a0tipo,\u00a0\n\ncontinue\u00a0 crescendo.\u00a0 \u00c9\u00a0 esperado\u00a0 que\u00a0 n\u00e3o\u00a0 apenas\u00a0 sistemas\u00a0 do\u00a0 tipo\u00a0 clusters\u00a0 continuem\u00a0\n\ncrescendo,\u00a0mas\u00a0todos\u00a0os\u00a0sistemas\u00a0HPC,\u00a0j\u00e1\u00a0que\u00a0aplica\u00e7\u00f5es\u00a0que\u00a0necessitam\u00a0de\u00a0tais\u00a0sistemas\u00a0v\u00eam\u00a0\n\naumentando\u00a0ao\u00a0longo\u00a0dos\u00a0anos.\u00a0\n\n                                                 \n3 http://www.amd.com/br/Pages/AMDHomePage.aspx \n4 http://www.intel.com/?pt_BR_01 \n5 www.infinibandta.org/ \n6 www.myri.com/myrinet/overview/ \n7 http://www.linux.org/ \n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n25\n\nAplica\u00e7\u00f5es\u00a0de\u00a0HPC\u00a0est\u00e3o\u00a0distribu\u00eddas\u00a0em\u00a0varias\u00a0\u00e1reas,\u00a0como\u00a0mostra\u00a0a\u00a0Figura\u00a012.\u00a0Elas\u00a0v\u00e3o\u00a0\n\ndesde\u00a0o\u00a0modelamento\u00a0de\u00a0elementos\u00a0finitos,\u00a0bastante\u00a0utilizado\u00a0na\u00a0ind\u00fastria\u00a0automobil\u00edstica,\u00a0na\u00a0\n\n\u00e1rea\u00a0de\u00a0testes,\u00a0passando\u00a0por\u00a0din\u00e2mica\u00a0de\u00a0fluidos,\u00a0processamento\u00a0de\u00a0 imagem,\u00a0aplica\u00e7\u00f5es\u00a0em\u00a0\n\ns\u00edsmicas,\u00a0modelamento\u00a0molecular,\u00a0aplica\u00e7\u00f5es\u00a0financeiras,\u00a0etc.\u00a0Todas\u00a0essas\u00a0aplica\u00e7\u00f5es\u00a0t\u00eam\u00a0um\u00a0\n\nconjunto\u00a0de\u00a0caracter\u00edsticas\u00a0em\u00a0comum,\u00a0todas\u00a0representam\u00a0problemas\u00a0de\u00a0alta\u00a0complexidade,\u00a0\n\npossuem\u00a0um\u00a0grande\u00a0conjunto\u00a0de\u00a0dados\u00a0e\u00a0levam\u00a0muito\u00a0tempo\u00a0para\u00a0serem\u00a0computadas.\u00a0\n\n \nFigura 12 Aplica\u00e7\u00f5es que requisitam sistemas HPC.\u00a0\n\n2.2.3 Utiliza\u00e7\u00e3o\u00a0de\u00a0FPGAs\u00a0em\u00a0sistemas\u00a0HPC\u00a0\n\nAplica\u00e7\u00f5es\u00a0 que\u00a0 necessitam\u00a0 de\u00a0 um\u00a0 alto\u00a0 poder\u00a0 de\u00a0 computa\u00e7\u00e3o\u00a0 e\u00a0 de\u00a0 uma\u00a0 grande\u00a0\n\nquantidade\u00a0de\u00a0dados\u00a0v\u00eam\u00a0ganhando\u00a0grande\u00a0enfoque\u00a0nos\u00a0\u00faltimos\u00a0anos\u00a0com\u00a0o\u00a0r\u00e1pido\u00a0aumento\u00a0\n\nde\u00a0 desempenho\u00a0 dos\u00a0 computadores\u00a0 de\u00a0 prop\u00f3sito\u00a0 geral\u00a0 e\u00a0 com\u00a0 o\u00a0 surgimento\u00a0 de\u00a0 sistemas\u00a0 de\u00a0\n\ncomputa\u00e7\u00e3o\u00a0 paralela\u00a0 mais\u00a0 eficientes.\u00a0 Apesar\u00a0 da\u00a0 frequ\u00eancia\u00a0 nominal\u00a0 das\u00a0 CPUs\u00a0 de\u00a0 prop\u00f3sito\u00a0\n\ngeral\u00a0ser\u00a0bem\u00a0elevada,\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0media\u00a0da\u00a0velocidade\u00a0computacional\u00a0\u00e9\u00a0bem\u00a0reduzida\u00a0quando\u00a0\n\ncomparada\u00a0com\u00a0o\u00a0desempenho\u00a0de\u00a0pico\u00a0obtido\u00a0pelas\u00a0CPU\u2019s.\u00a0A\u00a0principal\u00a0raz\u00e3o\u00a0dessa\u00a0inefici\u00eancia\u00a0\n\n\u00e9\u00a0a\u00a0grande\u00a0quantidade\u00a0de\u00a0transistores\u00a0nessas\u00a0CPUs\u00a0utilizados\u00a0na\u00a0implementa\u00e7\u00e3o\u00a0de\u00a0sua\u00a0l\u00f3gica\u00a0\n\nde\u00a0controle\u00a0ou\u00a0utilizados\u00a0na\u00a0provis\u00e3o\u00a0de\u00a0um\u00a0fluxo\u00a0de\u00a0dados\u00a0flex\u00edvel.\u00a0Este\u00a0tipo\u00a0de\u00a0arquitetura\u00a0n\u00e3o\u00a0\n\n\u00e9\u00a0adequada\u00a0na\u00a0execu\u00e7\u00e3o\u00a0de\u00a0v\u00e1rios\u00a0problemas\u00a0cient\u00edficos\u00a0ou\u00a0de\u00a0engenharia\u00a0que\u00a0possuem\u00a0seus\u00a0\n\ndom\u00ednios\u00a0computacionais\u00a0em\u00a0regi\u00f5es\u00a0geom\u00e9tricas\u00a02D\u00a0e\u00a03D,\u00a0tornando\u00a0seu\u00a0tempo\u00a0de\u00a0resolu\u00e7\u00e3o\u00a0\n\nimpratic\u00e1vel\u00a0[7].\u00a0\n\nProblemas\u00a0 em\u00a0 HPC\u00a0 podem\u00a0 envolver\u00a0 diferentes\u00a0 tipos\u00a0 de\u00a0 estruturas\u00a0 computacionais\u00a0 e\u00a0\n\nprecis\u00f5es\u00a0 num\u00e9ricas.\u00a0 Em\u00a0 computa\u00e7\u00e3o\u00a0 cient\u00edfica,\u00a0 por\u00a0 exemplo,\u00a0 as\u00a0 opera\u00e7\u00f5es\u00a0 podem\u00a0 ser\u00a0\n\nrealizadas\u00a0 com\u00a0 n\u00fameros\u00a0 no\u00a0 formato\u00a0 de\u00a0 ponto\u00a0 flutuante,\u00a0 com\u00a0 dupla\u00a0 ou\u00a0 simples\u00a0 precis\u00e3o,\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n26\n\nadotando\u00a0 padr\u00f5es\u00a0 como\u00a0 o\u00a0 IEEE\u00a0 754\u00a0 [27].\u00a0 O\u00a0 desempenho,\u00a0 neste\u00a0 caso,\u00a0 pode\u00a0 ser\u00a0 medido\u00a0 em\u00a0\n\nunidades\u00a0de\u00a0opera\u00e7\u00f5es\u00a0de\u00a0ponto\u00a0flutuante\u00a0por\u00a0segundo,\u00a0como\u00a0Megaflops\u00a0ou\u00a0Gigaflops.\u00a0\n\nAplica\u00e7\u00f5es\u00a0que\u00a0requerem\u00a0sistemas\u00a0HPC\u00a0geralmente\u00a0usam\u00a0de\u00a0grandes\u00a0quantidades\u00a0de\u00a0\n\ndados\u00a0 e\u00a0 necessitam\u00a0 de\u00a0 grande\u00a0 poder\u00a0 computacional.\u00a0 Essas\u00a0 aplica\u00e7\u00f5es\u00a0 geralmente\u00a0 possuem\u00a0\n\numa\u00a0 rela\u00e7\u00e3o\u00a0 entre\u00a0 o\u00a0 numero\u00a0 de\u00a0 opera\u00e7\u00f5es,\u00a0 em\u00a0 ponto\u00a0 flutuante,\u00a0 e\u00a0 o\u00a0 numero\u00a0 de\u00a0 acesso\u00a0 \u00e0\u00a0\n\nmem\u00f3ria\u00a0 relativamente\u00a0 baixa,\u00a0 requerendo\u00a0 usualmente\u00a0 um\u00a0 espa\u00e7o\u00a0 de\u00a0 mem\u00f3ria\u00a0 consider\u00e1vel\u00a0\n\npara\u00a0 armazenar\u00a0 dados\u00a0 intermedi\u00e1rios.\u00a0 Este\u00a0 comportamento\u00a0 tende\u00a0 a\u00a0 gerar\u00a0 padr\u00f5es\u00a0 de\u00a0\n\nendere\u00e7amento\u00a0 indiretos\u00a0 e\u00a0 irregulares,\u00a0 resultando\u00a0 num\u00a0 baixo\u00a0 desempenho\u00a0 no\u00a0 uso\u00a0 de\u00a0\n\nestruturas\u00a0de\u00a0cache\u00a0em\u00a0computadores\u00a0de\u00a0prop\u00f3sito\u00a0geral.\u00a0\n\nExiste,\u00a0portanto,\u00a0uma\u00a0grande\u00a0diferen\u00e7a\u00a0entre\u00a0o\u00a0desempenho\u00a0te\u00f3rico\u00a0de\u00a0pico\u00a0e\u00a0a\u00a0real\u00a0\n\nvelocidade\u00a0de\u00a0execu\u00e7\u00e3o\u00a0de\u00a0um\u00a0programa\u00a0em\u00a0uma\u00a0CPU\u00a0de\u00a0prop\u00f3sito\u00a0geral.\u00a0\n\nImplementa\u00e7\u00f5es\u00a0puramente\u00a0em\u00a0software,\u00a0como\u00a0por\u00a0exemplo,\u00a0um\u00a0cluster\u00a0de\u00a0PC\u00a0com\u00a0alto\u00a0\n\ngrau\u00a0de\u00a0paralelismo\u00a0[14],\u00a0ou\u00a0uma\u00a0implementa\u00e7\u00e3o\u00a0com\u00a0otimiza\u00e7\u00f5es\u00a0de\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0mem\u00f3ria\u00a0ou\u00a0\n\ndisco\u00a0 [15],\u00a0 ou\u00a0 uma\u00a0 implementa\u00e7\u00e3o\u00a0 com\u00a0 reordena\u00e7\u00e3o\u00a0 de\u00a0 instru\u00e7\u00f5es\u00a0 [16],\u00a0 buscam\u00a0 acelerar\u00a0 a\u00a0\n\nexecu\u00e7\u00e3o\u00a0 de\u00a0 aplica\u00e7\u00f5es\u00a0 HPC.\u00a0 Entretanto,\u00a0 poucas\u00a0 s\u00e3o\u00a0 as\u00a0 aplica\u00e7\u00f5es,\u00a0 como\u00a0 multiplica\u00e7\u00f5es\u00a0 de\u00a0\n\nmatrizes\u00a0densas\u00a0ou\u00a0a\u00a0Transformada\u00a0R\u00e1pida\u00a0de\u00a0Fourier,\u00a0que\u00a0conseguem\u00a0alcan\u00e7ar\u00a0de\u00a080\u00a0a\u00a090\u00a0por\u00a0\n\ncento\u00a0do\u00a0desempenho\u00a0de\u00a0uma\u00a0CPU.\u00a0A\u00a0maior\u00a0parte\u00a0das\u00a0aplica\u00e7\u00f5es\u00a0alcan\u00e7am\u00a0\u00edndices\u00a0em\u00a0torno\u00a0de\u00a0\n\n20\u00a0 a\u00a0 30\u00a0 por\u00a0 cento,\u00a0 com\u00a0 algumas\u00a0 aplica\u00e7\u00f5es\u00a0 real\u00edsticas\u00a0 chegando\u00a0 a\u00a0 10\u00a0 ou\u00a0 5\u00a0 por\u00a0 cento\u00a0 de\u00a0\n\ndesempenho\u00a0[17].\u00a0\n\nUma\u00a0outra\u00a0abordagem\u00a0para\u00a0computa\u00e7\u00e3o\u00a0de\u00a0alto\u00a0desempenho\u00a0em\u00a0aplica\u00e7\u00f5es\u00a0especificas\u00a0\n\n\u00e9\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 sistemas\u00a0 customizados.\u00a0 Neste\u00a0 caso,\u00a0 cada\u00a0 dispositivo,\u00a0 \u00e9\u00a0 constru\u00eddo\u00a0 para\u00a0 a\u00a0\n\nexecu\u00e7\u00e3o\u00a0de\u00a0algoritmos\u00a0ou\u00a0aplica\u00e7\u00f5es\u00a0especificas,\u00a0obtendo\u00a0assim\u00a0um\u00a0melhor\u00a0desempenho,\u00a0e\u00a0\n\nmenor\u00a0 requisito\u00a0 de\u00a0 energia,\u00a0 quando\u00a0 comparado\u00a0 com\u00a0 CPUs\u00a0 convencionais.\u00a0 Esses\u00a0 dispositivos\u00a0\n\ns\u00e3o\u00a0chamados\u00a0de\u00a0circuitos\u00a0integrados\u00a0de\u00a0aplica\u00e7\u00f5es\u00a0especificas\u00a0(Application?Specific\u00a0Integrated\u00a0\n\nCircuit\u00a0 \u2013\u00a0 ASIC).\u00a0 Do\u00a0 ponto\u00a0 de\u00a0 vista\u00a0 tecnol\u00f3gico,\u00a0 o\u00a0 desenvolvimento\u00a0 de\u00a0 um\u00a0 ASIC\u00a0 n\u00e3o\u00a0 \u00e9\u00a0 um\u00a0\n\nproblema,\u00a0 por\u00e9m,\u00a0 na\u00a0 pr\u00e1tica,\u00a0 tal\u00a0 desenvolvimento\u00a0 encontra\u00a0 v\u00e1rias\u00a0 barreiras,\u00a0 como\u00a0 por\u00a0\n\nexemplo,\u00a0o\u00a0custo\u00a0NRE\u00a0[77].\u00a0Um\u00a0exemplo\u00a0de\u00a0sucesso\u00a0de\u00a0um\u00a0sistema\u00a0que\u00a0utiliza\u00a0um\u00a0ASIC\u00a0\u00e9\u00a0o\u00a0\n\nGRAPE,\u00a0 projeto\u00a0 gerenciado\u00a0 por\u00a0 um\u00a0 grupo\u00a0 de\u00a0 cientistas\u00a0 da\u00a0 computa\u00e7\u00e3o\u00a0 e\u00a0 astrof\u00edsicos\u00a0 na\u00a0\n\nUniversidade\u00a0de\u00a0Tokyo\u00a0[18]\u00a0[19].\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n27\n\nQuando\u00a0 a\u00a0 demanda\u00a0 por\u00a0 desempenho\u00a0 nas\u00a0 aplica\u00e7\u00f5es\u00a0 come\u00e7ou\u00a0 a\u00a0 aumentar,\u00a0 uma\u00a0 das\u00a0\n\nalternativas\u00a0 estudadas\u00a0 foi\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 coprocessadores\u00a0 junto\u00a0 aos\u00a0 processadores\u00a0 para\u00a0 a\u00a0\n\nrealiza\u00e7\u00e3o\u00a0 de\u00a0 certas\u00a0 tarefas\u00a0 especificas.\u00a0 A\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 tais\u00a0 coprocessadores\u00a0 come\u00e7ou\u00a0 com\u00a0\n\nalguns\u00a0 processamentos\u00a0 especializados\u00a0 de\u00a0 E/S,\u00a0 DMA\u00a0 e\u00a0 coprocessadores\u00a0 aritm\u00e9ticos,\u00a0\n\nestendendo?se\u00a0 para\u00a0 o\u00a0 uso\u00a0 de\u00a0 aceleradores\u00a0 gr\u00e1ficos\u00a0 e\u00a0 sistema\u00a0 de\u00a0 criptografia\u00a0 (encryption\u00a0\n\nengines).\u00a0 No\u00a0 auxilio\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 cient\u00edfica\u00a0 e\u00a0 processamento\u00a0 de\u00a0 sinais\u00a0 logo\u00a0 sugiram\u00a0\n\ncoprocessadores\u00a0 aritm\u00e9ticos,\u00a0 como\u00a0 as\u00a0 Floating?point\u00a0 Units\u00a0 (FPUs),\u00a0 para\u00a0 lidar\u00a0 com\u00a0 opera\u00e7\u00f5es\u00a0\n\ndiversas\u00a0em\u00a0ponto\u00a0flutuante.\u00a0Unidades\u00a0especiais\u00a0para\u00a0lidar\u00a0com\u00a0processamento\u00a0digital\u00a0de\u00a0sinais,\u00a0\n\nos\u00a0 Digital\u00a0 Signal\u00a0 Processors\u00a0 (DSP)s\u00a0 tamb\u00e9m\u00a0 foram\u00a0 lan\u00e7ados\u00a0 como\u00a0 coprocessadores,\u00a0\n\ndesenvolvidos\u00a0para\u00a0lidar\u00a0com\u00a0algoritmos\u00a0matem\u00e1ticos\u00a0mais\u00a0complexos\u00a0\n\nObservamos,\u00a0no\u00a0entanto,\u00a0que\u00a0solu\u00e7\u00f5es\u00a0como\u00a0aquelas\u00a0apresentadas\u00a0no\u00a0sistema\u00a0GRAPE,\u00a0\n\nou\u00a0 o\u00a0 uso\u00a0 de\u00a0 coprocessadores\u00a0 como\u00a0 aqueles\u00a0 descritos\u00a0 acima,\u00a0 n\u00e3o\u00a0 s\u00e3o\u00a0 resposta\u00a0 para\u00a0 o\u00a0 gap\u00a0\n\ncomputacional\u00a0ora\u00a0existente,\u00a0j\u00e1\u00a0que\u00a0elas\u00a0apenas\u00a0resolvem\u00a0parte\u00a0do\u00a0problema.\u00a0Atualmente,\u00a0esse\u00a0\n\ngap\u00a0tecnol\u00f3gico\u00a0requer\u00a0um\u00a0conjunto\u00a0de\u00a0atributos\u00a0mais\u00a0diversificado\u00a0do\u00a0que\u00a0os\u00a0atributos\u00a0que\u00a0os\u00a0\n\ncoprocessadores\u00a0 ou\u00a0 ASICs\u00a0 prov\u00eam\u00a0 hoje.\u00a0 Al\u00e9m\u00a0 disso,\u00a0 sistemas\u00a0 atuais\u00a0 precisam\u00a0 evitar\u00a0\n\nimplementa\u00e7\u00f5es\u00a0baseadas\u00a0em\u00a0software,\u00a0como\u00a0a\u00a0dos\u00a0DSPs,\u00a0pois\u00a0essas\u00a0implementa\u00e7\u00f5es\u00a0sofrem\u00a0\n\nas\u00a0mesmas\u00a0limita\u00e7\u00f5es\u00a0dos\u00a0processadores\u00a0convencionais.\u00a0\n\nUma\u00a0op\u00e7\u00e3o\u00a0para\u00a0este\u00a0novo\u00a0paradigma\u00a0computacional\u00a0seria\u00a0uso\u00a0de\u00a0plataformas\u00a0baseados\u00a0\n\nem\u00a0 componentes\u00a0 de\u00a0 hardware,\u00a0 provendo\u00a0 tr\u00eas\u00a0 habilidades\u00a0 fundamentais,\u00a0 quais\u00a0 sejam:\u00a0 a\u00a0\n\nplataforma\u00a0 deve\u00a0 prover\u00a0 uma\u00a0 acelera\u00e7\u00e3o\u00a0 de\u00a0 hardware\u00a0 espec\u00edfica\u00a0 (hardware\u00a0 specific\u00a0\n\nacceleration)\u00a0 para\u00a0 alguns\u00a0 processos\u00a0 chaves\u00a0 na\u00a0 aplica\u00e7\u00e3o;\u00a0 o\u00a0 coprocessador\u00a0 ou\u00a0 a\u00a0 plataforma\u00a0\n\nprecisa\u00a0oferecer\u00a0a\u00a0oportunidade\u00a0de\u00a0uso\u00a0de\u00a0pipeline\u00a0e\u00a0estruturas\u00a0paralelas,\u00a0para\u00a0que\u00a0eles\u00a0possam\u00a0\n\ncontinuar\u00a0oferecendo\u00a0um\u00a0bom\u00a0desempenho,\u00a0mesmo\u00a0se\u00a0a\u00a0demanda\u00a0das\u00a0aplica\u00e7\u00f5es\u00a0aumentar;\u00a0e\u00a0\n\no\u00a0coprocessador\u00a0ou\u00a0a\u00a0plataforma\u00a0precisa\u00a0prover\u00a0uma\u00a0grande\u00a0largura\u00a0de\u00a0banda\u00a0(high?bandwidth)\u00a0\n\ne\u00a0uma\u00a0baixa\u00a0lat\u00eancia\u00a0nas\u00a0interfaces\u00a0que\u00a0se\u00a0ligam\u00a0com\u00a0o\u00a0processador\u00a0principal\u00a0e\u00a0com\u00a0a\u00a0mem\u00f3ria.\u00a0\n\nUm\u00a0dos\u00a0dispositivos\u00a0que\u00a0atende\u00a0bem\u00a0a\u00a0todas\u00a0essas\u00a0necessidades\u00a0e\u00a0\u00e9\u00a0uma\u00a0alternativa\u00a0\n\npara\u00a0que\u00a0n\u00e3o\u00a0se\u00a0tenha\u00a0que\u00a0projetar\u00a0um\u00a0coprocessador\u00a0ou\u00a0uma\u00a0plataforma\u00a0para\u00a0cada\u00a0uma\u00a0das\u00a0\n\nvarias\u00a0aplica\u00e7\u00f5es\u00a0poss\u00edveis,\u00a0\u00e9\u00a0o\u00a0FPGA.\u00a0Este\u00a0dispositivo\u00a0pode\u00a0se\u00a0configurado\u00a0de\u00a0acordo\u00a0com\u00a0as\u00a0\n\nnecessidades\u00a0da\u00a0aplica\u00e7\u00e3o\u00a0do\u00a0usu\u00e1rio.\u00a0Assim,\u00a0para\u00a0cada\u00a0aplica\u00e7\u00e3o\u00a0nova,\u00a0necessita?se\u00a0apenas\u00a0de\u00a0\n\numa\u00a0 nova\u00a0 reconfigura\u00e7\u00e3o\u00a0 do\u00a0 dispositivo.\u00a0 Atualmente\u00a0 os\u00a0 FPGAs\u00a0 oferecem\u00a0 um\u00a0 desempenho\u00a0\n\nexcelente\u00a0em\u00a0aplica\u00e7\u00f5es\u00a0onde\u00a0o\u00a0processamento\u00a0\u00e9\u00a0intensivamente\u00a0paralelo,\u00a0loops\u00a0e\u00a0problemas\u00a0\n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n28\n\nt\u00edpicos\u00a0de\u00a0dataflow.\u00a0Eles\u00a0podem\u00a0suportar\u00a0estruturas\u00a0de\u00a0pipeline\u00a0com\u00a0profundidades\u00a0vari\u00e1veis\u00a0e\u00a0\n\nprov\u00e9m\u00a0 um\u00a0 alto\u00a0 potencial\u00a0 em\u00a0 computa\u00e7\u00e3o\u00a0 paralela,\u00a0 permitindo\u00a0 que\u00a0 fun\u00e7\u00f5es\u00a0 altamente\u00a0\n\ncomplexas\u00a0sejam\u00a0executadas\u00a0em\u00a0at\u00e9\u00a0um\u00a0ciclo\u00a0de\u00a0rel\u00f3gio.\u00a0Sua\u00a0caracter\u00edstica\u00a0de\u00a0reprograma\u00e7\u00e3o\u00a0\n\ngarante\u00a0 que\u00a0 ele\u00a0 possa\u00a0 ser\u00a0 direcionado\u00a0 para\u00a0 atingir\u00a0 as\u00a0 especifica\u00e7\u00f5es\u00a0 requeridas\u00a0 por\u00a0 uma\u00a0\n\naplica\u00e7\u00e3o\u00a0 sem\u00a0 ter\u00a0 o\u00a0 custo\u00a0 ou\u00a0 o\u00a0 gasto\u00a0 excessivo\u00a0 de\u00a0 tempo\u00a0 no\u00a0 desenvolvimento\u00a0 de\u00a0 um\u00a0\n\ncoprocessador\u00a0convencional\u00a0ou\u00a0ASIC.\u00a0Caso\u00a0o\u00a0FPGA\u00a0suporte\u00a0reconfigura\u00e7\u00e3o\u00a0din\u00e2mica,\u00a0ele\u00a0pode\u00a0\n\nainda\u00a0prover\u00a0um\u00a0coprocessamento\u00a0altamente\u00a0customizado\u00a0(customiza\u00e7\u00e3o\u00a0on?the?fly)\u00a0para\u00a0uma\u00a0\n\ngrande\u00a0variedade\u00a0de\u00a0aplica\u00e7\u00f5es\u00a0em\u00a0um\u00a0\u00fanico\u00a0chip\u00a0[70].\u00a0\n\nAplica\u00e7\u00f5es\u00a0de\u00a0HPC\u00a0come\u00e7aram\u00a0a\u00a0utilizar\u00a0dispositivos\u00a0FPGAs\u00a0a\u00a0partir\u00a0da\u00a0d\u00e9cada\u00a0de\u00a090.\u00a0A\u00a0\n\nTabela\u00a0 2\u00a0 lista\u00a0 alguns\u00a0 institutos/companhias\u00a0 que\u00a0 projetaram\u00a0 e\u00a0 desenvolveram\u00a0\n\nsupercomputadores\u00a0de\u00a0alto\u00a0desempenho\u00a0baseados\u00a0em\u00a0FPGAs\u00a0para\u00a0aplica\u00e7\u00f5es\u00a0especificas,\u00a0com\u00a0\n\no\u00a0objetivo\u00a0de\u00a0substituir\u00a0os\u00a0computadores\u00a0de\u00a0prop\u00f3sito\u00a0geral.\u00a0\n\nTabela 2 Supercomputadores reconfigur\u00e1veis baseados em FPGA. \n\n\u00a0\n\nDe\u00a0fato,\u00a0uma\u00a0maneira\u00a0interessante\u00a0de\u00a0se\u00a0tirar\u00a0proveito\u00a0de\u00a0arquiteturas\u00a0concorrentes\u00a0\u00e9\u00a0\n\nutilizar?se\u00a0do\u00a0que\u00a0h\u00e1\u00a0de\u00a0melhor\u00a0em\u00a0cada\u00a0uma\u00a0delas,\u00a0desenvolvendo\u00a0plataformas\u00a0h\u00edbridas.\u00a0Por\u00a0\n\nexemplo,\u00a0adotando\u00a0um\u00a0modelo\u00a0hardware/software\u00a0co?design,\u00a0tirar\u00a0vantagens\u00a0do\u00a0grande\u00a0poder\u00a0\n\ncomputacional\u00a0 de\u00a0 dispositivos\u00a0 como\u00a0 os\u00a0 FPGAs,\u00a0 associados\u00a0 a\u00a0 componentes\u00a0 como\u00a0 CPUs\u00a0\n\nconvencionais\u00a0e\u00a0GPUs.\u00a0Essa\u00a0arquitetura\u00a0\u00e9\u00a0interessante,\u00a0pois\u00a0ela\u00a0suprime\u00a0a\u00a0inefici\u00eancia\u00a0que\u00a0os\u00a0\n\nFPGA\u00a0possuem\u00a0na\u00a0realiza\u00e7\u00e3o\u00a0de\u00a0tarefas,\u00a0como\u00a0opera\u00e7\u00f5es\u00a0de\u00a0ramifica\u00e7\u00e3o,\u00a0condi\u00e7\u00e3o\u00a0e\u00a0loops\u00a0com\u00a0\n\ntamanhos\u00a0vari\u00e1veis,\u00a0etc.,\u00a0onde\u00a0componentes\u00a0de\u00a0software\u00a0s\u00e3o\u00a0mais\u00a0eficientes.\u00a0Por\u00a0outro\u00a0lado,\u00a0\n\nela\u00a0permite\u00a0que\u00a0opera\u00e7\u00f5es\u00a0aritm\u00e9ticas\u00a0complexas\u00a0possam\u00a0ser\u00a0resolvidas\u00a0com\u00a0alto\u00a0desempenho\u00a0\n\nem\u00a0 coprocessadores\u00a0 baseados\u00a0 em\u00a0 FPGAs.\u00a0 Assim,\u00a0 nesta\u00a0 vers\u00e3o,\u00a0 a\u00a0 execu\u00e7\u00e3o\u00a0 de\u00a0 componentes\u00a0\n\nt\u00edpicos\u00a0 de\u00a0 software\u00a0 e\u00a0 de\u00a0 hardware\u00a0 pode\u00a0 ser\u00a0 acelerada\u00a0 atrav\u00e9s\u00a0 de\u00a0 CPUs\u00a0 e\u00a0 FPGAs\u00a0\n\nrespectivamente,\u00a0com\u00a0o\u00a0melhor\u00a0dos\u00a0dois\u00a0tipos\u00a0de\u00a0tecnologia.\u00a0\u00a0\n\nA\u00a0interface\u00a0de\u00a0conex\u00e3o\u00a0dos\u00a0componentes\u00a0de\u00a0hardware\u00a0e\u00a0software,\u00a0em\u00a0geral,\u00a0\u00e9\u00a0realizada\u00a0\n\natrav\u00e9s\u00a0de\u00a0tr\u00eas\u00a0modelos:\u00a0atrav\u00e9s\u00a0de\u00a0uma\u00a0interface\u00a0padr\u00e3o\u00a0como\u00a0o\u00a0PCI\u00a0ou\u00a0VME\u00a0[22]\u00a0[23];\u00a0como\u00a0\n\n\n\nCap\u00edtulo 2 \u2013 Fundamenta\u00e7\u00e3o Te\u00f3rica \n \n\n \n\n29\n\num coprocessador acoplado diretamente a CPU [24], ou como um n\u00f3 de processamento \n\nheterog\u00eaneo conectado ao sistema e barramento de mem\u00f3ria do computador [25]. \n\nDe uma maneira geral, quanto mais pr\u00f3ximo o FPGA estiver da CPU e quanto mais \n\npoderosa for a interface entre eles, mais acelera\u00e7\u00e3o/desempenho pode ser conseguida, devido \n\n\u00e0 baixa lat\u00eancia na transfer\u00eancia de dados, maior largura de banda e menor overhead de \n\ncontrole. A Figura 13 mostra essas tr\u00eas formas de se acoplar um FPGA a uma CPU. \n\n \nFigura 13 Formas de acoplar o FPGA com uma CPU. \n\n2.3 Conclus\u00f5es \n\nNeste cap\u00edtulo foram apresentadas as principais teorias estudadas para o \n\ndesenvolvimento da plataforma proposta nesta disserta\u00e7\u00e3o. \n\nInicialmente foi apresentada a s\u00edsmica de reflex\u00e3o que \u00e9 a t\u00e9cnica de explora\u00e7\u00e3o \n\ngeof\u00edsica mais utilizada pelos m\u00e9todos s\u00edsmicos que s\u00e3o utilizados pelas empresas. A partir \n\ndessa explica\u00e7\u00e3o foram citados alguns dos principais m\u00e9todos s\u00edsmicos utilizados atualmente, \n\ncomo o m\u00e9todo Kirchhoff [6] e o Reverse time Migration - RTM [1], sendo esse \u00faltimo o \n\nm\u00e9todo s\u00edsmico utilizado na plataforma proposta neste trabalho. \n\nUma introdu\u00e7\u00e3o aos Field programmable gate arrays (FPGAs) [76] tamb\u00e9m foi realizada \n\nneste capitulo. Nessa se\u00e7\u00e3o foi apresentada a arquitetura b\u00e1sica do FPGA, mostrando os seus \n\nprincipais componentes internos. \n\n\n\nCap\u00edtulo\u00a02\u00a0\u2013\u00a0Fundamenta\u00e7\u00e3o\u00a0Te\u00f3rica\u00a0\n \n\n \n\n30\n\nUma\u00a0 se\u00e7\u00e3o\u00a0 de\u00a0 computa\u00e7\u00e3o\u00a0 de\u00a0 alto\u00a0 desempenho\u00a0 (HPC)\u00a0 mostrou\u00a0 as\u00a0 principais\u00a0\n\ncaracter\u00edsticas\u00a0dos\u00a0sistemas\u00a0HPC.\u00a0\n\nFinalmente,\u00a0uma\u00a0se\u00e7\u00e3o\u00a0apresenta\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0FPGAs\u00a0em\u00a0sistemas\u00a0HPCs.\u00a0Nesta\u00a0se\u00e7\u00e3o\u00a0\n\ns\u00e3o\u00a0 apresentados\u00a0 os\u00a0 problemas\u00a0 enfrentados\u00a0 pelos\u00a0 sistemas\u00a0 baseados\u00a0 em\u00a0 CPUs,\u00a0 como\u00a0 por\u00a0\n\nexemplo,\u00a0a\u00a0grande\u00a0quantidade\u00a0de\u00a0dados,\u00a0o\u00a0acesso\u00a0irregular\u00a0a\u00a0estes\u00a0dados\u00a0na\u00a0mem\u00f3ria\u00a0e\u00a0o\u00a0baixo\u00a0\n\ndesempenho\u00a0 m\u00e9dio.\u00a0 O\u00a0 FPGA\u00a0 \u00e9\u00a0 sugerido\u00a0 como\u00a0 uma\u00a0 poss\u00edvel\u00a0 alternativa\u00a0 para\u00a0 resolver\u00a0 os\u00a0\n\nproblemas\u00a0inerentes\u00a0as\u00a0CPU\u2019s\u00a0convencionais.\u00a0\n\n\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n31\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\nCap\u00edtulo\u00a0\n\n3\u00a0\n3 Trabalhos\u00a0Relacionados\u00a0\n\n\u00a0\n\nEste\u00a0cap\u00edtulo\u00a0tem\u00a0como\u00a0objetivo\u00a0apresentar\u00a0trabalhos\u00a0relacionados\u00a0\u00e0\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0\n\nFPGAs\u00a0em\u00a0m\u00e9todos\u00a0de\u00a0modelagem\u00a0em\u00a0s\u00edsmica\u00a0e\u00a0em\u00a0outras\u00a0aplica\u00e7\u00f5es\u00a0 ligadas\u00a0a\u00a0computa\u00e7\u00e3o\u00a0\n\ncientifica\u00a0que\u00a0utilizam\u00a0o\u00a0algoritmo\u00a0de\u00a0diferen\u00e7as\u00a0finitas.\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\n \u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n32\u00a0\n\n3.1 Optimized\u00a0high?order\u00a0finite\u00a0difference\u00a0wave\u00a0equations\u00a0modeling\u00a0\n\non\u00a0reconfigurable\u00a0computing\u00a0platform.\u00a0Chuan\u00a0He,\u00a0Guan\u00a0Qin,\u00a0Mi\u00a0\n\nLu,\u00a0Wei\u00a0Zhao,\u00a02007\u00a0\n\nNo\u00a0trabalho\u00a0apresentado\u00a0por\u00a0Chuan\u00a0He,\u00a0Guan\u00a0Qin,\u00a0Mi\u00a0Lu\u00a0e\u00a0Wei\u00a0Zhao\u00a0[26]\u00a0prop\u00f5e?se\u00a0\n\numa\u00a0solu\u00e7\u00e3o\u00a0baseada\u00a0em\u00a0computa\u00e7\u00e3o\u00a0reconfigur\u00e1vel\u00a0para\u00a0acelerar\u00a0a\u00a0execu\u00e7\u00e3o\u00a0de\u00a0problemas\u00a0\n\nde\u00a0modelagem\u00a0em\u00a0s\u00edsmica\u00a0ac\u00fastica\u00a0ou\u00a0el\u00e1stica.\u00a0O\u00a0trabalho\u00a0aprensentado\u00a0no\u00a0artigo\u00a0pode\u00a0ser\u00a0\n\ndivididos\u00a0em\u00a0duas\u00a0partes:\u00a0a\u00a0primeira\u00a0corresponde\u00a0as\u00a0otimiza\u00e7\u00f5es\u00a0que\u00a0foram\u00a0implementadas\u00a0no\u00a0\n\nm\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0finitas,\u00a0e\u00a0a\u00a0segunda\u00a0diz\u00a0respeito\u00a0a\u00a0arquitetura\u00a0desenvolvida\u00a0para\u00a0o\u00a0FPGA.\u00a0\n\nA\u00a0seguir\u00a0ser\u00e1\u00a0mostrada\u00a0as\u00a0otimiza\u00e7\u00f5es\u00a0implementadas\u00a0no\u00a0m\u00e9todo.\u00a0\n\nA\u00a0equa\u00e7\u00e3o\u00a0de\u00a0onda\u00a0ac\u00fastica\u00a0mais\u00a0simples\u00a0no\u00a0espa\u00e7o\u00a02D\u00a0\u00e9\u00a0mostrada\u00a0abaixo:\u00a0\n\n , , , ? , , , , ,\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0(3.1)\u00a0\n\nOnde\u00a0 P\u00a0 \u00e9\u00a0 a\u00a0 press\u00e3o,\u00a0 v\u00a0 \u00e9\u00a0 a\u00a0 velocidade\u00a0 ac\u00fastica,\u00a0 e\u00a0 ? \u00a0 representa\u00a0 o\u00a0 operador\u00a0\n\nLaplaciano.\u00a0\u00a0\n\nA\u00a0 equa\u00e7\u00e3o\u00a0 (3.1)\u00a0 \u00e9\u00a0 usualmente\u00a0 discretizada\u00a0 de\u00a0 forma\u00a0 que\u00a0 os\u00a0 operadores\u00a0 diferenciais\u00a0\n\nespaciais\u00a0de\u00a0segunda\u00a0ordem\u00a0s\u00e3o\u00a0aproximados\u00a0pelo\u00a0est\u00eancil\u00a0central\u00a0do\u00a0m\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0\n\nfinitas\u00a0de\u00a0segunda\u00a0ordem\u00a0como\u00a0mostrado\u00a0a\u00a0seguir:\u00a0\n\n, 2 \u00b7 , , \u00b7 , \u00b7 ? , , ,\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0(3.2)\u00a0\n\nonde\u00a0\n\n? ,\n, \u00b7 , , , \u00b7 , , ,\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0(3.3)\u00a0\n\nrepresenta\u00a0a\u00a0aproxima\u00e7\u00e3o\u00a0de\u00a0segunda\u00a0ordem\u00a0do\u00a0operador\u00a0Laplaciano.\u00a0\u00a0\n\nPela\u00a0expans\u00e3o\u00a0de\u00a0Taylor,\u00a0o\u00a0operador\u00a0Laplaciano\u00a0pode\u00a0ser\u00a0aproximado\u00a0sistematicamente\u00a0\n\npara\u00a0a\u00a0(2m)?\u00e9sima\u00a0ordem\u00a0por\u00a0um\u00a0est\u00eancil\u00a0central\u00a0com\u00a0(2m+1)\u00a0pontos\u00a0ao\u00a0 longo\u00a0de\u00a0cada\u00a0eixo\u00a0\n\ncomo\u00a0mostrado\u00a0a\u00a0seguir:\u00a0\n\n,\n\n\u00b7 , ? \u00b7 , , ,\u00a0(3.4)\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n33\u00a0\n\nonde\u00a0\n\n2 \u00b7 ? 1 !\n! ! !\n\n\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0(3.5)\u00a0\n\ne\u00a0\n\n1 !\n! ! !\n\n\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0(3.6)\u00a0\n\ns\u00e3o\u00a0escolhidos\u00a0para\u00a0maximizar\u00a0a\u00a0ordem\u00a0dos\u00a0termos\u00a0n\u00e3o\u00a0cancelados\u00a0da\u00a0expans\u00e3o\u00a0de\u00a0Taylor.\u00a0\n\nA\u00a0 Figura\u00a0 14\u00a0 [26]\u00a0 mostra\u00a0 o\u00a0 est\u00eancil\u00a0 2D\u00a0 dos\u00a0 esquemas\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas\u00a0 com\u00a0\n\naproxima\u00e7\u00f5es\u00a0 de\u00a0 segunda\u00a0 (2,2)\u00a0 e\u00a0 quarta\u00a0 ordem\u00a0 (2,4).\u00a0 Todos\u00a0 os\u00a0 pontos\u00a0 do\u00a0 grid\u00a0 que\u00a0 est\u00e3o\u00a0\n\nenvolvidos\u00a0no\u00a0c\u00e1lculo\u00a0est\u00e3o\u00a0marcados\u00a0com\u00a0subescritos\u00a0na\u00a0figura.\u00a0\n\n \nFigura 14 Est\u00eanceis 2D para os esquema de diferen\u00e7as finitas (2,2), em cima, e (2,4), em baixo. \n\nApesar\u00a0da\u00a0computa\u00e7\u00e3o\u00a0da\u00a0equa\u00e7\u00e3o\u00a0(3.4)\u00a0ser\u00a0bem\u00a0mais\u00a0complexa\u00a0que\u00a0a\u00a0da\u00a0equa\u00e7\u00e3o\u00a0(3.3),\u00a0\n\nesquemas\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0com\u00a0ordem\u00a0mais\u00a0alta\u00a0possuem\u00a0termos\u00a0truncados\u00a0de\u00a0alta\u00a0ordem\u00a0\n\nque\u00a0n\u00e3o\u00a0s\u00e3o\u00a0cancelados,\u00a0o\u00a0que\u00a0proporciona\u00a0erros\u00a0de\u00a0aproxima\u00e7\u00f5es\u00a0menores.\u00a0\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n34\u00a0\n\nDevido\u00a0\u00e0s\u00a0aproxima\u00e7\u00f5es\u00a0de\u00a0mais\u00a0alta\u00a0ordem\u00a0possu\u00edrem\u00a0um\u00a0erro\u00a0menor\u00a0para\u00a0modelos\u00a0de\u00a0\n\ngrande\u00a0tamanho\u00a0e\u00a0com\u00a0um\u00a0grande\u00a0n\u00famero\u00a0de\u00a0passos\u00a0de\u00a0processamento,\u00a0os\u00a0autores\u00a0do\u00a0artigo\u00a0\n\nprocuraram\u00a0utilizar\u00a0tais\u00a0aproxima\u00e7\u00f5es,\u00a0j\u00e1\u00a0que,\u00a0segundo\u00a0os\u00a0mesmos,\u00a0plataformas\u00a0de\u00a0computa\u00e7\u00e3o\u00a0\n\nreconfigur\u00e1veis\u00a0 baseadas\u00a0 em\u00a0 FPGA\u00a0 n\u00e3o\u00a0 sofreriam\u00a0 com\u00a0 o\u00a0 n\u00famero\u00a0 de\u00a0 computa\u00e7\u00f5es\u00a0 que\u00a0 s\u00e3o\u00a0\n\nnecess\u00e1rias\u00a0 para\u00a0 realizar\u00a0 essas\u00a0 aproxima\u00e7\u00f5es,\u00a0 pois\u00a0 v\u00e1rias\u00a0 unidades\u00a0 aritm\u00e9ticas\u00a0 de\u00a0 ponto\u00a0\n\nflutuante\u00a0poderiam\u00a0ser\u00a0integradas\u00a0em\u00a0um\u00a0\u00fanico\u00a0FPGA.\u00a0\n\nA\u00a0 Figura\u00a0 15\u00a0 [26]\u00a0 mostra\u00a0 o\u00a0 diagrama\u00a0 de\u00a0 blocos\u00a0 e\u00a0 o\u00a0 fluxo\u00a0 de\u00a0 dados\u00a0 do\u00a0 m\u00f3dulo\u00a0 de\u00a0\n\ncomputa\u00e7\u00e3o\u00a0que\u00a0faz\u00a0a\u00a0aproxima\u00e7\u00e3o\u00a0de\u00a0quarta\u00a0ordem\u00a0do\u00a0operador\u00a0Laplaciano.\u00a0\n\n \nFigura 15 Operador Laplaciano para o esquema de diferen\u00e7as finitas de quarta ordem espacial (2,4) \n\n \n\nPara\u00a0implementar\u00a0a\u00a0equa\u00e7\u00e3o\u00a0(3.4)\u00a0em\u00a0sua\u00a0plataforma\u00a0de\u00a0computa\u00e7\u00e3o\u00a0reconfigur\u00e1vel\u00a0os\u00a0\n\nautores\u00a0aperfei\u00e7oaram\u00a0o\u00a0algoritmo\u00a0num\u00e9rico\u00a0para\u00a0n\u00e3o\u00a0utilizar\u00a0o\u00a0padr\u00e3o\u00a0IEEE?754\u00a0[27]\u00a0de\u00a0ponto\u00a0\n\nflutuante,\u00a0reduzindo,\u00a0assim,\u00a0os\u00a0recursos\u00a0de\u00a0hardware\u00a0necess\u00e1rios\u00a0e\u00a0o\u00a0n\u00famero\u00a0de\u00a0est\u00e1gios\u00a0de\u00a0\n\npipeline.\u00a0Os\u00a0autores\u00a0observaram,\u00a0examinando\u00a0a\u00a0Erro! Fonte de refer\u00eancia n\u00e3o encontrada.,\u00a0\n\nque\u00a0 os\u00a0 esquemas\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas\u00a0 de\u00a0 alta\u00a0 ordem\u00a0 possuem\u00a0 uma\u00a0 precis\u00e3o\u00a0 excessiva\u00a0 para\u00a0\n\nondas\u00a0ac\u00fasticas\u00a0que\u00a0possuem\u00a0um\u00a0baixo\u00a0n\u00famero\u00a0de\u00a0onda.\u00a0Essa\u00a0precis\u00e3o\u00a0vai\u00a0piorando\u00a0de\u00a0forma\u00a0\n\nbastante\u00a0r\u00e1pida\u00a0para\u00a0ondas\u00a0com\u00a0um\u00a0alto\u00a0n\u00famero\u00a0de\u00a0onda.\u00a0O\u00a0n\u00famero\u00a0de\u00a0onda\u00a0representa\u00a0a\u00a0\n\nquantidade\u00a0 de\u00a0 ondas\u00a0 por\u00a0 unidade\u00a0 de\u00a0 dist\u00e2ncia,\u00a0 ou\u00a0 seja,\u00a0 o\u00a0 n\u00famero\u00a0 de\u00a0 vezes\u00a0 que\u00a0 uma\u00a0 onda\u00a0\n\natinge\u00a0 a\u00a0 mesma\u00a0 fase\u00a0 em\u00a0 uma\u00a0 determinada\u00a0 dist\u00e2ncia\u00a0 de\u00a0 propaga\u00e7\u00e3o.\u00a0 Para\u00a0 compensar\u00a0 essa\u00a0\n\ndesvantagem,\u00a0os\u00a0autores\u00a0desenvolveram\u00a0um\u00a0m\u00e9todo\u00a0que\u00a0requer\u00a0a\u00a0menor\u00a0ordem\u00a0de\u00a0precis\u00e3o\u00a0\n\nnominal\u00a0de\u00a0forma\u00a0a\u00a0manter\u00a0seu\u00a0esquema\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0consistente\u00a0numericamente\u00a0com\u00a0\n\na\u00a0equa\u00e7\u00e3o\u00a0original.\u00a0\n\nTodos\u00a0os\u00a0outros\u00a0coeficientes\u00a0na\u00a0equa\u00e7\u00e3o\u00a0(3.4)\u00a0foram\u00a0escolhidos\u00a0visando\u00a0\u00e0\u00a0minimiza\u00e7\u00e3o\u00a0Todos\u00a0os\u00a0outros\u00a0coeficientes\u00a0na\u00a0equa\u00e7\u00e3o\u00a0(3.4)\u00a0foram\u00a0escolhidos\u00a0visando\u00a0\u00e0\u00a0minimiza\u00e7\u00e3o\u00a0\n\ndo\u00a0quadrado\u00a0do\u00a0erro\u00a0da\u00a0velocidade\u00a0de\u00a0fase\u00a0da\u00a0equa\u00e7\u00e3o\u00a0de\u00a0onda\u00a0discretizada,\u00a0para\u00a0as\u00a0ondas\u00a0\n\nac\u00fasticas\u00a0que\u00a0possu\u00edrem\u00a0o\u00a0n\u00famero\u00a0de\u00a0onda\u00a0que\u00a0ser\u00e1\u00a0utilizado\u00a0no\u00a0modelo.\u00a0Este\u00a0ajuste\u00a0leva\u00a0a\u00a0um\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n35\u00a0\n\ncrit\u00e9rio\u00a0de\u00a0erro\u00a0denominado\u00a0Least\u00a0Square\u00a0no\u00a0dom\u00ednio\u00a0da\u00a0frequ\u00eancia\u00a0[62].\u00a0Al\u00e9m\u00a0deste\u00a0crit\u00e9rio,\u00a0\n\nos\u00a0autores\u00a0desenvolveram\u00a0uma\u00a0outra\u00a0otimiza\u00e7\u00e3o,\u00a0o\u00a0de\u00a0utilizar\u00a0um\u00a0n\u00famero\u00a0menor\u00a0de\u00a0bits\u00a0para\u00a0\n\nrepresentar\u00a0esses\u00a0coeficientes\u00a0escolhidos.\u00a0\n\nEstes\u00a0ajustes\u00a0levaram\u00a0a\u00a0elabora\u00e7\u00e3o\u00a0de\u00a0um\u00a0algoritmo\u00a0de\u00a0otimiza\u00e7\u00f5es\u00a0de\u00a0coeficientes\u00a0com\u00a0\n\nprecis\u00e3o\u00a0finita\u00a0para\u00a0o\u00a0m\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0finitas.\u00a0Esse\u00a0algoritmo\u00a0\u00e9\u00a0uma\u00a0abordagem\u00a0heur\u00edstica\u00a0\n\nsimples\u00a0 para\u00a0 atingir\u00a0 um\u00a0 resultado\u00a0 sub\u00f3timo.\u00a0 Nele,\u00a0 os\u00a0 dois\u00a0 maiores\u00a0 coeficientes\u00a0 no\u00a0 meio\u00a0 do\u00a0\n\nest\u00eancil\u00a0do\u00a0m\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0s\u00e3o\u00a0representados\u00a0em\u00a0um\u00a0formato\u00a0de\u00a0ponto\u00a0fixo\u00a0com\u00a0\n\ndezoito\u00a0bits\u00a0de\u00a0precis\u00e3o,\u00a0j\u00e1\u00a0que\u00a0seus\u00a0valores\u00a0s\u00e3o\u00a0essenciais\u00a0para\u00a0o\u00a0desempenho\u00a0da\u00a0dispers\u00e3o\u00a0\n\nnum\u00e9rica.\u00a0Os\u00a0outros\u00a0coeficientes\u00a0s\u00e3o\u00a0representados\u00a0no\u00a0formato\u00a0de\u00a0ponto\u00a0flutuante\u00a0com\u00a0apenas\u00a0\n\nseis\u00a0bits\u00a0na\u00a0mantissa,\u00a0fazendo\u00a0com\u00a0que\u00a0as\u00a0multiplica\u00e7\u00f5es\u00a0levem\u00a0apenas\u00a0um\u00a0ciclo\u00a0de\u00a0rel\u00f3gio\u00a0para\u00a0\n\nserem\u00a0realizadas\u00a0pelos\u00a0multiplicadores\u00a0encontrados\u00a0no\u00a0FPGA.\u00a0\n\nEste\u00a0 esquema\u00a0 otimizado\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas,\u00a0 al\u00e9m\u00a0 de\u00a0 utilizar\u00a0 menos\u00a0 recursos\u00a0 de\u00a0\n\nhardware\u00a0 e\u00a0 possuir\u00a0 uma\u00a0 menor\u00a0 lat\u00eancia\u00a0 de\u00a0 pipeline,\u00a0 possui\u00a0 outra\u00a0 melhoria:\u00a0 os\u00a0 recursos\u00a0 de\u00a0\n\nhardware\u00a0necess\u00e1rios\u00a0para\u00a0as\u00a0multiplica\u00e7\u00f5es\u00a0dos\u00a0coeficientes\u00a0diminu\u00edram\u00a0pela\u00a0metade,\u00a0o\u00a0que\u00a0\n\npossibilitou\u00a0os\u00a0autores\u00a0modificarem\u00a0a\u00a0ordem\u00a0das\u00a0opera\u00e7\u00f5es\u00a0de\u00a0adi\u00e7\u00e3o\u00a0e\u00a0multiplica\u00e7\u00e3o,\u00a0como\u00a0\n\nmostra\u00a0a\u00a0Figura\u00a016.\u00a0\n\n \nFigura 16 Operador Laplaciano de quarta ordem para o esquema otimizado. \n\n \n\nComparando\u00a0as\u00a0Figura\u00a015\u00a0e\u00a0Figura\u00a016,\u00a0nota?se,\u00a0na\u00a0primeira,\u00a0que\u00a0um\u00a0grande\u00a0n\u00famero\u00a0de\u00a0\n\nrecursos\u00a0de\u00a0interconex\u00e3o\u00a0global\u00a0s\u00e3o\u00a0utilizados\u00a0para\u00a0rotear\u00a0os\u00a0operadores\u00a0dos\u00a0adicionadores\u00a0do\u00a0\n\nprimeiro\u00a0n\u00edvel,\u00a0o\u00a0que\u00a0leva\u00a0a\u00a0um\u00a0projeto\u00a0com\u00a0velocidade\u00a0mais\u00a0baixa,\u00a0enquanto\u00a0que,\u00a0na\u00a0segunda,\u00a0\n\nos\u00a0caminhos\u00a0de\u00a0dados\u00a0est\u00e3o\u00a0localizados,\u00a0possibilitando\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0um\u00a0rel\u00f3gio\u00a0mais\u00a0elevado\u00a0\n\nno\u00a0n\u00facleo\u00a0de\u00a0computa\u00e7\u00e3o,\u00a0melhorando,\u00a0assim,\u00a0seu\u00a0desempenho.\u00a0\n\nPara\u00a0 mostrar\u00a0 a\u00a0 efetividade\u00a0 do\u00a0 seu\u00a0 algoritmo,\u00a0 os\u00a0 autores,\u00a0 desenvolveram\u00a0 um\u00a0\n\nexperimento\u00a0simples.\u00a0Foi\u00a0escolhido\u00a0um\u00a0est\u00eancil\u00a0de\u00a0nove\u00a0pontos\u00a0que,\u00a0de\u00a0acordo\u00a0com\u00a0a\u00a0equa\u00e7\u00e3o\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n36\u00a0\n\n(3.4),\u00a0cinco\u00a0coeficientes\u00a0desconhecidos\u00a0devem\u00a0ser\u00a0calculados.\u00a0O\u00a0n\u00famero\u00a0de\u00a0onda\u00a0normalizado\u00a0\n\ndas\u00a0ondas\u00a0ac\u00fasticas\u00a0foi\u00a0 restringido\u00a0para\u00a0menos\u00a0de\u00a00.5.\u00a0A\u00a0Tabela\u00a03\u00a0mostra\u00a0os\u00a0 valores\u00a0desses\u00a0\n\ncoeficientes\u00a0para\u00a0o\u00a0esquema\u00a0de\u00a0m\u00e1xima\u00a0ordem,\u00a0o\u00a0esquema\u00a0otimizado\u00a0com\u00a0precis\u00e3o\u00a0completa,\u00a0\n\nou\u00a0seja,\u00a0s\u00e3o\u00a0utilizados\u00a0os\u00a0n\u00fameros\u00a0em\u00a0ponto\u00a0flutuante\u00a0precis\u00e3o\u00a0simples,\u00a0e\u00a0o\u00a0esquema\u00a0otimizado\u00a0\n\ncom\u00a0precis\u00e3o\u00a0finita,\u00a0onde\u00a0os\u00a0n\u00fameros\u00a0tem\u00a0precis\u00e3o\u00a0fixa,\u00a0possuindo\u00a0um\u00a0numero\u00a0de\u00a0bits\u00a0que\u00a0est\u00e1\u00a0\n\nde\u00a0acordo\u00a0com\u00a0o\u00a0algoritmo\u00a0desenvolvido.\u00a0A\u00a0Figura\u00a017\u00a0[26]\u00a0mostra\u00a0a\u00a0rela\u00e7\u00e3o\u00a0de\u00a0dispers\u00e3o\u00a0para\u00a0\n\nesses\u00a0 tr\u00eas\u00a0 esquemas\u00a0 e\u00a0 para\u00a0 a\u00a0 equa\u00e7\u00e3o\u00a0 de\u00a0 onda\u00a0 ideal.\u00a0 A\u00a0 Figura\u00a0 18\u00a0 [26]\u00a0 apresenta\u00a0 os\u00a0 erros\u00a0\n\nnum\u00e9ricos\u00a0causados\u00a0pelas\u00a0aproxima\u00e7\u00f5es\u00a0dos\u00a0m\u00e9todos\u00a0de\u00a0diferen\u00e7as\u00a0finitas.\u00a0\n\nTabela 3 Coeficientes para os diferentes esquemas de diferen\u00e7as finitas para o est\u00eancil com nove pontos. \n\n \n\n \nFigura 17 Compara\u00e7\u00e3o entre as rela\u00e7\u00f5es de dispers\u00e3o entre as diferentes aproxima\u00e7\u00f5es do m\u00e9todo de \n\ndiferen\u00e7as finitas. \n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n37\u00a0\n\n \nFigura 18 Erros de dispers\u00e3o causados pelas aproxima\u00e7\u00f5es do m\u00e9todo de diferen\u00e7as finitas comparados com \n\na equa\u00e7\u00e3o de onda original. \n \n\nPode?se\u00a0 observar\u00a0 pelos\u00a0 resultados\u00a0 que\u00a0 o\u00a0 esquema\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas\u00a0 otimizado\u00a0\n\npossibilita\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 uma\u00a0 banda\u00a0 de\u00a0 trabalho\u00a0 mais\u00a0 larga\u00a0 que\u00a0 os\u00a0 esquemas\u00a0 de\u00a0 m\u00e1xima\u00a0\n\nordem,\u00a0com\u00a0o\u00a0custo\u00a0de\u00a0negligenciar\u00a0a\u00a0aproxima\u00e7\u00e3o\u00a0do\u00a0erro,\u00a0devido\u00a0o\u00a0erro\u00a0apresentado\u00a0nesses\u00a0\n\nesquemas\u00a0possuir\u00a0altos\u00a0valores\u00a0quando\u00a0o\u00a0numero\u00a0de\u00a0onda\u00a0normalizado\u00a0se\u00a0aproxima\u00a0de\u00a00,5.\u00a0O\u00a0\n\nesquema\u00a0 de\u00a0 precis\u00e3o\u00a0 finita\u00a0 otimizado\u00a0 tamb\u00e9m\u00a0 possui\u00a0 um\u00a0 desempenho\u00a0 bastante\u00a0 similar\u00a0 ao\u00a0\n\nesquema\u00a0 de\u00a0 precis\u00e3o\u00a0 completa\u00a0 otimizado,\u00a0 por\u00e9m\u00a0 com\u00a0 uma\u00a0 representa\u00e7\u00e3o\u00a0 dos\u00a0 coeficientes\u00a0\n\nbem\u00a0mais\u00a0simples.\u00a0\n\nA\u00a0arquitetura\u00a0desenvolvida\u00a0pelos\u00a0autores\u00a0teve\u00a0como\u00a0um\u00a0dos\u00a0objetivos\u00a0aliviar\u00a0o\u00a0gargalo\u00a0\n\nque\u00a0 existe\u00a0 na\u00a0 troca\u00a0 de\u00a0 dados\u00a0 entre\u00a0 o\u00a0 FPGA\u00a0 e\u00a0 a\u00a0 mem\u00f3ria\u00a0 externa.\u00a0 Eles\u00a0 desenvolveram\u00a0 um\u00a0\n\nsistema\u00a0 de\u00a0 bufferiza\u00e7\u00e3o\u00a0 de\u00a0 dados\u00a0 baseado\u00a0 em\u00a0 uma\u00a0 janela\u00a0 que\u00a0 se\u00a0 desloca\u00a0 pela\u00a0 matriz\u00a0 de\u00a0\n\nentrada.\u00a0Esse\u00a0sistema,\u00a0que\u00a0utiliza\u00a0os\u00a0blocos\u00a0de\u00a0RAM\u00a0localizados\u00a0no\u00a0FPGA,\u00a0fica\u00a0entre\u00a0o\u00a0n\u00facleo\u00a0de\u00a0\n\ncomputa\u00e7\u00e3o\u00a0e\u00a0a\u00a0mem\u00f3ria\u00a0externa\u00a0da\u00a0placa.\u00a0\n\nEste\u00a0sistema\u00a0foi\u00a0implementado\u00a0a\u00a0partir\u00a0do\u00a0m\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0de\u00a0quarta\u00a0ordem\u00a0\n\nespacial\u00a0(2,4).\u00a0As\u00a0equa\u00e7\u00f5es\u00a0para\u00a0esse\u00a0esquema,\u00a0n\u00e3o\u00a0levando\u00a0em\u00a0conta\u00a0o\u00a0termo\u00a0da\u00a0fonte\u00a0s\u00edsmica,\u00a0\n\ns\u00e3o:\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n38\u00a0\n\n? ,\n,\n\n1\n12 \u00b7 ,\n\n4\n3 \u00b7 ,\n\n5\n2 \u00b7 ,\n\n4\n3 \u00b7 ,\n\n1\n12 \u00b7 ,\n\n1\n12 \u00b7 ,\n\n4\n3 \u00b7 ,\n\n5\n2 \u00b7 ,\n\n4\n3 \u00b7 ,\n\n1\n12 \u00b7 , \u00a0\n\n\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0(3.7)\u00a0\n\n, 2 \u00b7 , , \u00b7 , \u00b7 ? , ,\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0\u00a0(3.8)\u00a0\n\nSuponha\u00a0uma\u00a0matriz\u00a0com\u00a0I\u00a0linhas\u00a0e\u00a0J\u00a0colunas\u00a0no\u00a0espa\u00e7o\u00a02D\u00a0do\u00a0problema.\u00a0Como\u00a0poucas\u00a0\n\notimiza\u00e7\u00f5es,\u00a0 relacionadas\u00a0 ao\u00a0 acesso\u00a0 \u00e0\u00a0 mem\u00f3ria\u00a0 e\u00a0 a\u00a0 computa\u00e7\u00e3o,\u00a0 podem\u00a0 ser\u00a0 realizadas\u00a0 na\u00a0\n\nequa\u00e7\u00e3o\u00a0(3.8),\u00a0os\u00a0autores\u00a0mostraram\u00a0a\u00a0ideia\u00a0de\u00a0seu\u00a0sistema\u00a0computando\u00a0a\u00a0equa\u00e7\u00e3o\u00a0(3.7)\u00a0ponto\u00a0\n\na\u00a0ponta\u00a0a\u00a0cada\u00a0linha\u00a0da\u00a0matriz.\u00a0Essa\u00a0ideia\u00a0pode\u00a0ser\u00a0imaginada\u00a0como\u00a0uma\u00a0janela\u00a0que\u00a0se\u00a0desloca\u00a0\n\nlateralmente\u00a0pela\u00a0matriz\u00a0como\u00a0mostra\u00a0a\u00a0Figura\u00a019.\u00a0\n\n \nFigura 19 Janela se deslocando no espa\u00e7o 2D.\u00a0\n\nEsse\u00a0sistema\u00a0bufferiza\u00a0(4*J+1)\u00a0pontos\u00a0cont\u00ednuos\u00a0da\u00a0matriz,\u00a0que\u00a0s\u00e3o\u00a0os\u00a0pontos\u00a0em\u00a0cinza\u00a0\n\nna\u00a0 matriz\u00a0 mostrada\u00a0 na\u00a0 Figura\u00a0 19,\u00a0 al\u00e9m\u00a0 de\u00a0 possuir\u00a0 nove\u00a0 pontos\u00a0 ativos\u00a0 dentro\u00a0 da\u00a0 janela,\u00a0 os\u00a0\n\npontos\u00a0 em\u00a0 cinza\u00a0 mais\u00a0 escuro\u00a0 na\u00a0 Figura\u00a0 19.\u00a0 Estes\u00a0 \u00faltimos\u00a0 s\u00e3o\u00a0 os\u00a0 valores\u00a0 passados,\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n39\u00a0\n\nsimultaneamente,\u00a0 para\u00a0 o\u00a0 n\u00facleo\u00a0 de\u00a0 computa\u00e7\u00e3o\u00a0 atrav\u00e9s\u00a0 de\u00a0 caminhos\u00a0 de\u00a0 dados\u00a0 internos.\u00a0\n\nConectando\u00a0 a\u00a0 porta\u00a0 de\u00a0 entrada\u00a0 dessa\u00a0 janela\u00a0 com\u00a0 a\u00a0 mem\u00f3ria\u00a0 externa,\u00a0 apenas\u00a0 uma\u00a0 leitura\u00a0\n\nexterna\u00a0\u00e9\u00a0necess\u00e1ria\u00a0para\u00a0mover\u00a0essa\u00a0janela\u00a0um\u00a0ponto\u00a0para\u00a0a\u00a0direita\u00a0na\u00a0matriz.\u00a0\n\nA\u00a0 Figura\u00a0 20\u00a0 mostra\u00a0 o\u00a0 diagrama\u00a0 de\u00a0 blocos\u00a0 e\u00a0 o\u00a0 caminho\u00a0 de\u00a0 dados\u00a0 da\u00a0 estrutura\u00a0 de\u00a0\n\nbufferiza\u00e7\u00e3o\u00a0e\u00a0janela\u00a0de\u00a0deslocamento\u00a0dentro\u00a0do\u00a0FPGA.\u00a0Esta\u00a0arquitetura\u00a0utiliza\u00a0quatro\u00a0FIFOs\u00a0em\u00a0\n\ncascata\u00a0para\u00a0realizar\u00a0essa\u00a0bufferiza\u00e7\u00e3o,\u00a0onde\u00a0cada\u00a0uma\u00a0dessas\u00a0FIFOs\u00a0possui\u00a0a\u00a0capacidade\u00a0de\u00a0\n\narmazenar\u00a0uma\u00a0 linha\u00a0 inteira\u00a0de\u00a0matriz.\u00a0Os\u00a0pontos\u00a0da\u00a0matriz\u00a0de\u00a0entrada\u00a0s\u00e3o\u00a0enviados\u00a0para\u00a0o\u00a0\n\nFPGA\u00a0 atrav\u00e9s\u00a0 de\u00a0 uma\u00a0 porta\u00a0 que\u00a0 est\u00e1\u00a0 ligada\u00a0 a\u00a0 entrada\u00a0 da\u00a0 primeira\u00a0 FIFO.\u00a0 Os\u00a0 pontos\u00a0 s\u00e3o\u00a0\n\ndescartados\u00a0da\u00a0estrutura\u00a0na\u00a0sa\u00edda\u00a0da\u00a0\u00faltima\u00a0FIFO.\u00a0\u00c9\u00a0necess\u00e1rio\u00a0atrasar\u00a0a\u00a0computa\u00e7\u00e3o\u00a0do\u00a0ponto\u00a0\n\n, \u00a0at\u00e9\u00a0que\u00a0o\u00a0ponto\u00a0 , \u00a0entre\u00a0na\u00a0estrutura\u00a0de\u00a0bufferiza\u00e7\u00e3o,\u00a0fazendo\u00a0com\u00a0que\u00a0todos\u00a0 os\u00a0\n\noperandos\u00a0 necess\u00e1rios\u00a0 para\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 do\u00a0 ponto\u00a0 , \u00a0 estejam\u00a0 dispon\u00edveis\u00a0 para\u00a0 serem\u00a0\n\nenviados\u00a0para\u00a0o\u00a0n\u00facleo\u00a0de\u00a0computa\u00e7\u00e3o.\u00a0Circuitos\u00a0auxiliares\u00a0como\u00a0cache\u00a0entre\u00a0os\u00a0m\u00f3dulos\u00a0de\u00a0\n\nmem\u00f3ria\u00a0 da\u00a0 placa\u00a0 e\u00a0 o\u00a0 engenho\u00a0 computacional,\u00a0 foram\u00a0 tamb\u00e9m\u00a0 desenvolvidos\u00a0 para\u00a0 tornar\u00a0\n\ntransparente\u00a0 o\u00a0 acesso\u00a0 irregular\u00a0 dos\u00a0 dados\u00a0 e\u00a0 o\u00a0 comportamento\u00a0 peri\u00f3dico\u00a0 de\u00a0 refreshing\u00a0 que\u00a0\n\nacontece\u00a0 nas\u00a0 mem\u00f3rias\u00a0 SDRAM.\u00a0 Analisando\u00a0 seu\u00a0 comportamento,\u00a0 observa?se\u00a0 que\u00a0 o\u00a0 sistema\u00a0\n\nnecessita\u00a0de\u00a0leituras\u00a0do\u00a0valor\u00a0 , ,\u00a0do\u00a0par\u00e2metro\u00a0 , \u00a0e\u00a0do\u00a0valor\u00a0 , \u00a0e\u00a0da\u00a0escrita\u00a0do\u00a0resultado\u00a0\n\nda\u00a0 computa\u00e7\u00e3o,\u00a0 o\u00a0 ponto\u00a0 , ,\u00a0 para\u00a0 computar\u00a0 um\u00a0 ponto\u00a0 da\u00a0 matriz\u00a0 em\u00a0 um\u00a0 passo\u00a0 de\u00a0\n\nprocessamento.\u00a0Esse\u00a0procedimento\u00a0requer\u00a0quatro\u00a0acessos\u00a0a\u00a0mem\u00f3ria,\u00a0gerando\u00a0uma\u00a0rela\u00e7\u00e3o\u00a0de\u00a0\n\nopera\u00e7\u00f5es\u00a0 em\u00a0 ponto\u00a0 flutuante\u00a0 por\u00a0 acesso\u00a0 a\u00a0 mem\u00f3ria\u00a0 de\u00a0 5.25\u00a0 para\u00a0 o\u00a0 sistema\u00a0 utilizando\u00a0 o\u00a0\n\nm\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0de\u00a0quarta\u00a0ordem\u00a0espacial\u00a0(2,4).\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n40\u00a0\n\n \nFigura 20 Diagrama de blocos do sistema de bufferiza\u00e7\u00e3o para o esquema (2,4) no espa\u00e7o 2D.\u00a0\n\nO\u00a0interessante\u00a0dessa\u00a0arquitetura\u00a0\u00e9\u00a0que\u00a0diferentemente\u00a0da\u00a0solu\u00e7\u00e3o\u00a0em\u00a0software\u00a0onde\u00a0os\u00a0\n\nrequisitos\u00a0 de\u00a0 mem\u00f3ria\u00a0 crescem\u00a0 linearmente\u00a0 com\u00a0 a\u00a0 ordem\u00a0 do\u00a0 problema,\u00a0 na\u00a0 arquitetura\u00a0 dos\u00a0\n\nautores\u00a0a\u00a0quantidade\u00a0de\u00a0acessos\u00a0se\u00a0mant\u00e9m\u00a0constante\u00a0em\u00a0quatro\u00a0acessos,\u00a0para\u00a0computar\u00a0um\u00a0\n\nponto\u00a0 da\u00a0 matriz\u00a0 em\u00a0 um\u00a0 passo\u00a0 de\u00a0 processamento.\u00a0 O\u00a0 custo\u00a0 adicional\u00a0 nessa\u00a0 arquitetura\u00a0 \u00e9\u00a0 a\u00a0\n\nquantidade\u00a0de\u00a0FIFOs\u00a0que\u00a0s\u00e3o\u00a0necess\u00e1rias\u00a0para\u00a0a\u00a0estrutura\u00a0de\u00a0bufferiza\u00e7\u00e3o,\u00a0que\u00a0utiliza\u00a0blocos\u00a0de\u00a0\n\nRAM\u00a0do\u00a0FPGA,\u00a0e\u00a0o\u00a0n\u00famero\u00a0adicional\u00a0de\u00a0unidades\u00a0aritm\u00e9ticas\u00a0de\u00a0soma\u00a0ou\u00a0multiplica\u00e7\u00e3o.\u00a0\n\nA\u00a0 plataforma\u00a0 utilizada\u00a0 no\u00a0 trabalho\u00a0 dos\u00a0 autores\u00a0 \u00e9\u00a0 a\u00a0 placa\u00a0 de\u00a0 avalia\u00e7\u00e3o\u00a0 Xilinx\u00a0 ML401\u00a0\n\nVirtex?4\u00a0[28].\u00a0Essa\u00a0placa\u00a0possui\u00a0um\u00a0Virtex?4\u00a0XC4LX25\u00a0[29]\u00a0que\u00a0cont\u00e9m\u00a024,192\u00a0c\u00e9lulas\u00a0l\u00f3gicas,\u00a048\u00a0\n\nslices\u00a0de\u00a0DSP\u00a0e\u00a072\u00a0blocos\u00a0de\u00a0SRAM\u00a0com\u00a018?KB\u00a0cada.\u00a0A\u00a0placa\u00a0tamb\u00e9m\u00a0possui\u00a0m\u00f3dulos\u00a0DDR?\n\nSDRAM\u00a0com\u00a064MB\u00a0e\u00a032\u00a0bits\u00a0de\u00a0interface\u00a0com\u00a0o\u00a0FPGA,\u00a0e\u00a0uma\u00a0ZBT?SRAM\u00a0com\u00a09MB\u00a0e\u00a032\u00a0bits\u00a0de\u00a0\n\ninterface\u00a0 com\u00a0 FPGA.\u00a0 Os\u00a0 autores\u00a0 utilizaram\u00a0 uma\u00a0 plataforma\u00a0 Intel\u00a0 P4\u00a0 3.0\u00a0 GHz\u00a0 com\u00a0 1GB\u00a0 de\u00a0\n\nmem\u00f3ria\u00a0 para\u00a0 compara\u00e7\u00e3o\u00a0 com\u00a0 a\u00a0 plataforma\u00a0 proposta.\u00a0 O\u00a0 c\u00f3digo,\u00a0 desenvolvido\u00a0 em\u00a0 C,\u00a0 foi\u00a0\n\ncompilado\u00a0 no\u00a0 sistema\u00a0 operacional\u00a0 Linux\u00a0 utilizando\u00a0 o\u00a0 Intel\u00a0 C++\u00a0 v8.1\u00a0 com\u00a0 otimiza\u00e7\u00e3o\u00a0 para\u00a0\n\nvelocidade(?O3\u00a0\u2013tpp7\u00a0e\u00a0?xK).\u00a0\n\nO\u00a0exemplo\u00a0utilizado\u00a0para\u00a0compara\u00e7\u00e3o\u00a0de\u00a0desempenho\u00a0entre\u00a0a\u00a0plataforma\u00a0desenvolvida\u00a0\n\npelos\u00a0 autores\u00a0 e\u00a0 uma\u00a0 CPU\u00a0 foi\u00a0 uma\u00a0 modelagem\u00a0 s\u00edsmica?2D\u00a0 em\u00a0 um\u00a0 meio\u00a0 com\u00a0 velocidade\u00a0\n\nconstante,\u00a0 uma\u00a0 matriz\u00a0 de\u00a0 entrada\u00a0 com\u00a0 1000\u00a0 linhas\u00a0 e\u00a0 1000\u00a0 colunas\u00a0 e\u00a0 6000\u00a0 passos\u00a0 de\u00a0\n\nprocessamento.\u00a0Eles\u00a0utilizaram\u00a0esse\u00a0exemplo\u00a0e\u00a0variaram\u00a0a\u00a0ordem\u00a0dos\u00a0esquemas\u00a0de\u00a0diferen\u00e7as\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n41\u00a0\n\nfinitas\u00a0 para\u00a0 avaliar\u00a0 o\u00a0 aumento\u00a0 de\u00a0 velocidade\u00a0 no\u00a0 tempo\u00a0 de\u00a0 computa\u00e7\u00e3o\u00a0 (Speedup)\u00a0 da\u00a0 sua\u00a0\n\nimplementa\u00e7\u00e3o\u00a0em\u00a0hardware.\u00a0\n\nEsse\u00a0 exemplo\u00a0 possui\u00a0 um\u00a0 milh\u00e3o\u00a0 de\u00a0 pontos,\u00a0 sendo\u00a0 necess\u00e1rias\u00a0 quatro\u00a0 milh\u00f5es\u00a0 de\u00a0\n\npalavras\u00a0da\u00a0mem\u00f3ria\u00a0DDR?SDRAM\u00a0para\u00a0armazenar\u00a0todos\u00a0os\u00a0dados.\u00a0Esses\u00a0dados\u00a0s\u00e3o\u00a0organizados\u00a0\n\ncomo\u00a0quatro\u00a0volumes\u00a0de\u00a0dados,\u00a0um\u00a0para\u00a0a\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior,\u00a0um\u00a0para\u00a0a\u00a0matriz\u00a0de\u00a0\n\npress\u00e3o\u00a0 atual,\u00a0 um\u00a0 para\u00a0 a\u00a0 matriz\u00a0 de\u00a0 press\u00e3o\u00a0 futura\u00a0 e\u00a0 um\u00a0 para\u00a0 a\u00a0 matriz\u00a0 de\u00a0 velocidades.\u00a0 A\u00a0\n\nfrequ\u00eancia\u00a0de\u00a0opera\u00e7\u00e3o\u00a0da\u00a0mem\u00f3ria\u00a0DDR?SDRAM\u00a0\u00e9\u00a0de\u00a0100MHz\u00a0e\u00a0o\u00a0do\u00a0n\u00facleo\u00a0de\u00a0computa\u00e7\u00e3o\u00a0\n\n50MHz.\u00a0\n\nOs\u00a0resultados\u00a0da\u00a0simula\u00e7\u00e3o,\u00a0para\u00a0diferentes\u00a0ordens\u00a0de\u00a0esquema\u00a0de\u00a0diferen\u00e7as\u00a0finitas,\u00a0\n\npodem\u00a0 ser\u00a0 visto\u00a0 na\u00a0 Tabela\u00a0 4\u00a0 [26].\u00a0 Segundo\u00a0 os\u00a0 autores,\u00a0 os\u00a0 resultados\u00a0 mostrados\u00a0 s\u00e3o\u00a0\n\nsatisfat\u00f3rios,\u00a0 j\u00e1\u00a0 que\u00a0 a\u00a0 placa\u00a0 utilizada\u00a0 possui\u00a0 poucos\u00a0 recursos.\u00a0 O\u00a0 mais\u00a0 interessante\u00a0 desses\u00a0\n\nresultados\u00a0\u00e9\u00a0que\u00a0o\u00a0desempenho\u00a0da\u00a0plataforma\u00a0desenvolvida\u00a0no\u00a0artigo\u00a0continua\u00a0crescendo\u00a0\u00e0\u00a0\n\nmedida\u00a0 que\u00a0 a\u00a0 ordem\u00a0 do\u00a0 esquema\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas\u00a0 vai\u00a0 aumentando,\u00a0 j\u00e1\u00a0 que\u00a0 a\u00a0 vaz\u00e3o\u00a0 de\u00a0\n\nresultados\u00a0se\u00a0mant\u00e9m\u00a0quase\u00a0que\u00a0constante\u00a0para\u00a0a\u00a0plataforma,\u00a0enquanto\u00a0que\u00a0no\u00a0PC\u00a0a\u00a0vaz\u00e3o\u00a0vai\u00a0\n\ndecaindo.\u00a0\n\nTabela 4 Compara\u00e7\u00e3o de desempenho. \n\n\u00a0\n\n3.1.1 Conclus\u00f5es\u00a0\n\nA\u00a0 arquitetura\u00a0 proposta\u00a0 neste\u00a0 trabalho\u00a0 \u00e9\u00a0 bastante\u00a0 semelhante\u00a0 \u00e0\u00a0 desenvolvida\u00a0 nessa\u00a0\n\ndisserta\u00e7\u00e3o.\u00a0Uma\u00a0diferen\u00e7a\u00a0\u00e9\u00a0que,\u00a0no\u00a0artigo,\u00a0s\u00e3o\u00a0bufferizadas\u00a0as\u00a0linhas\u00a0da\u00a0matriz\u00a0de\u00a0entrada,\u00a0\n\nenquanto\u00a0que\u00a0na\u00a0arquitetura\u00a0mostrada\u00a0nessa\u00a0disserta\u00e7\u00e3o\u00a0s\u00e3o\u00a0bufferizadas\u00a0as\u00a0colunas\u00a0da\u00a0matriz.\u00a0\u00a0\n\nA\u00a0ordem\u00a0utilizada\u00a0nos\u00a0esquemas\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0tamb\u00e9m\u00a0\u00e9\u00a0diferente,\u00a0j\u00e1\u00a0que\u00a0nesta\u00a0\n\ndisserta\u00e7\u00e3o\u00a0\u00e9\u00a0utilizada\u00a0apenas\u00a0a\u00a0quarta\u00a0ordem.\u00a0As\u00a0otimiza\u00e7\u00f5es\u00a0 implementadas,\u00a0no\u00a0artigo,\u00a0no\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n42\u00a0\n\nm\u00e9todo\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas\u00a0 parecem\u00a0 bastante\u00a0 promissoras,\u00a0 por\u00e9m\u00a0 foram\u00a0 mostrados\u00a0\n\nresultados\u00a0apenas\u00a0para\u00a0ondas\u00a0ac\u00fasticas\u00a0com\u00a0valores\u00a0de\u00a0n\u00famero\u00a0de\u00a0onda\u00a0em\u00a0at\u00e9\u00a00.5.\u00a0\n\nOutro\u00a0poss\u00edvel\u00a0problema\u00a0que\u00a0a\u00a0solu\u00e7\u00e3o\u00a0mostrada\u00a0neste\u00a0trabalho\u00a0pode\u00a0apresentar\u00a0e\u00a0que\u00a0\n\nn\u00e3o\u00a0 foi\u00a0 citado\u00a0 \u00e9\u00a0 o\u00a0 erro\u00a0 causado\u00a0 pela\u00a0 diminui\u00e7\u00e3o\u00a0 da\u00a0 precis\u00e3o.\u00a0 Caso\u00a0 o\u00a0 n\u00famero\u00a0 de\u00a0 passos\u00a0 de\u00a0\n\nprocessamento\u00a0seja\u00a0muito\u00a0grande,\u00a0com\u00a0valores\u00a0entre\u00a010000\u00a0e\u00a015000,\u00a0esse\u00a0erro\u00a0pode\u00a0aumentar,\u00a0\n\ngerando\u00a0resultados\u00a0que\u00a0n\u00e3o\u00a0s\u00e3o\u00a0aceit\u00e1veis.\u00a0\n\n3.2 FPGA?Based\u00a0Acceleration\u00a0of\u00a0the\u00a03D\u00a0Finite?Difference\u00a0Time?\n\nDomain\u00a0Method.\u00a0James\u00a0P.\u00a0Durbano,\u00a0Fernando\u00a0E.\u00a0Ortiz,\u00a0John\u00a0R.\u00a0\n\nHumphrey,\u00a0Petersen\u00a0F.\u00a0Curt,\u00a0Dennis\u00a0W.\u00a0Prather.2004\u00a0\n\nEm\u00a0[30]\u00a0os\u00a0autores\u00a0James\u00a0P.\u00a0Durbano,\u00a0Fernando\u00a0E.\u00a0Ortiz,\u00a0John\u00a0R.\u00a0Humphrey,\u00a0Petersen\u00a0F.\u00a0\n\nCurt\u00a0 e\u00a0 Dennis\u00a0 W.\u00a0 Prather\u00a0 apresentam\u00a0 o\u00a0 desenvolvimento\u00a0 de\u00a0 um\u00a0 acelerador\u00a0 full?3D\u00a0 para\u00a0 o\u00a0\n\nm\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0finitas,\u00a0no\u00a0dom\u00ednio\u00a0do\u00a0tempo\u00a0(Finite?Difference\u00a0Time?Domain\u00a0 ?\u00a0FDTD),\u00a0\n\nimplementado\u00a0 em\u00a0 uma\u00a0 plataforma\u00a0 FPGA.\u00a0 Esse\u00a0 acelerador\u00a0 prov\u00ea\u00a0 aumento\u00a0 de\u00a0 velocidade\u00a0 de\u00a0\n\nmais\u00a0 de\u00a0 tr\u00eas\u00a0 ordens\u00a0 de\u00a0 grandeza\u00a0 quando\u00a0 comparado\u00a0 com\u00a0 solu\u00e7\u00f5es\u00a0 em\u00a0 um\u00a0 \u00fanico\u00a0 PC\u00a0 e\u00a0\n\nultrapassa\u00a0a\u00a0vaz\u00e3o\u00a0de\u00a0dados\u00a0de\u00a0sa\u00edda\u00a0(throughput)\u00a0de\u00a0clusters\u00a0de\u00a0PCs,\u00a0como\u00a0ser\u00e1\u00a0demonstrado\u00a0\n\na\u00a0seguir.\u00a0\n\nOs\u00a0 autores\u00a0 apresentam\u00a0 a\u00a0 implementa\u00e7\u00e3o\u00a0 de\u00a0 um\u00a0 algoritmo\u00a0 computacional\u00a0\n\neletromagn\u00e9tico\u00a0 que\u00a0 pode\u00a0 ser\u00a0 utilizado\u00a0 para\u00a0 uma\u00a0 vasta\u00a0 gama\u00a0 de\u00a0 problemas,\u00a0 como,\u00a0 por\u00a0\n\nexemplo,\u00a0em\u00a0um\u00a0oscilador\u00a0\u201ccoupled?ring\u201d.\u00a0O\u00a0algoritmo\u00a0deve\u00a0levar\u00a0em\u00a0conta\u00a0as\u00a0depend\u00eancias\u00a0\n\ntanto\u00a0 temporais\u00a0 como\u00a0 espaciais\u00a0 que\u00a0 existem\u00a0 nas\u00a0 equa\u00e7\u00f5es\u00a0 de\u00a0 Maxwell,\u00a0 que\u00a0 governam\u00a0 a\u00a0\n\npropaga\u00e7\u00e3o\u00a0 eletromagn\u00e9tica.\u00a0 Este\u00a0 m\u00e9todo\u00a0 substitui\u00a0 as\u00a0 derivadas\u00a0 espaciais\u00a0 encontradas\u00a0 nas\u00a0\n\nequa\u00e7\u00f5es\u00a0 de\u00a0 Maxwell\u00a0 por\u00a0 aproxima\u00e7\u00f5es\u00a0 de\u00a0 diferen\u00e7as?centrais,\u00a0 reduzindo\u00a0 as\u00a0 equa\u00e7\u00f5es\u00a0 a\u00a0\n\nopera\u00e7\u00f5es\u00a0simples\u00a0como\u00a0adi\u00e7\u00f5es,\u00a0subtra\u00e7\u00f5es,\u00a0e\u00a0multiplica\u00e7\u00f5es.\u00a0\n\nO\u00a0acelerador\u00a0em\u00a0hardware\u00a0possui\u00a0tr\u00eas\u00a0componentes\u00a0principais:\u00a0a\u00a0 interface\u00a0Host?PC,\u00a0a\u00a0\n\nhierarquia\u00a0de\u00a0mem\u00f3ria,\u00a0e\u00a0o\u00a0caminho\u00a0de\u00a0dados\u00a0computacionais.\u00a0A\u00a0seguir\u00a0ser\u00e1\u00a0descrito\u00a0cada\u00a0um\u00a0\n\ndesses\u00a0componentes:\u00a0\n\n1. A\u00a0 interface\u00a0Host?PC\u00a0consiste\u00a0de\u00a0um\u00a0aplica\u00e7\u00e3o\u00a0em\u00a0Java,\u00a0e\u00a0uma\u00a0placa\u00a0PCI\u00a0que\u00a0comporta\u00a0o\u00a0\n\nFPGA.\u00a0O\u00a0software\u00a0controla\u00a0o\u00a0envio\u00a0de\u00a0dados\u00a0para\u00a0o\u00a0FPGA,\u00a0como:\u00a0o\u00a0tamanho\u00a0da\u00a0malha,\u00a0o\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n43\u00a0\n\nn\u00famero\u00a0de\u00a0passos\u00a0que\u00a0ser\u00e3o\u00a0executados\u00a0e\u00a0uma\u00a0lookup\u00a0table\u00a0que\u00a0cont\u00e9m\u00a0valores\u00a0da\u00a0fonte\u00a0\n\nde\u00a0ondas\u00a0eletromagn\u00e9ticas.\u00a0O\u00a0acelerador\u00a0FDTD\u00a0processa\u00a0os\u00a0dados\u00a0e\u00a0periodicamente\u00a0retorna\u00a0\n\nos\u00a0resultados\u00a0para\u00a0o\u00a0host\u00a0PC\u00a0para\u00a0eles\u00a0serem\u00a0p\u00f3s?processados\u00a0ou\u00a0visualizados.\u00a0\n\n1.1. Um\u00a0dos\u00a0aspectos\u00a0interessantes\u00a0desta\u00a0plataforma,\u00a0\u00e9\u00a0que\u00a0o\u00a0controlador\u00a0do\u00a0barramento\u00a0\n\nPCI\u00a0\u00e9\u00a0um\u00a0ASIC,\u00a0o\u00a0que\u00a0libera\u00a0toda\u00a0a\u00a0l\u00f3gica\u00a0do\u00a0FPGA\u00a0para\u00a0implementa\u00e7\u00e3o\u00a0do\u00a0algoritmo.\u00a0\n\n1.2. Um\u00a0outro\u00a0aspecto\u00a0operacional\u00a0importante\u00a0\u00e9\u00a0que\u00a0o\u00a0tr\u00e1fego\u00a0de\u00a0dados,\u00a0entre\u00a0a\u00a0placa\u00a0onde\u00a0\n\nest\u00e1\u00a0localizado\u00a0o\u00a0FPGA\u00a0e\u00a0a\u00a0CPU,\u00a0utiliza\u00a0canais\u00a0de\u00a0DMA,\u00a0permitindo\u00a0opera\u00e7\u00f5es\u00a0do\u00a0tipo\u00a0\n\nburst.\u00a0 Como\u00a0 essas\u00a0 transfer\u00eancias\u00a0 s\u00e3o\u00a0 realizadas\u00a0 independentemente\u00a0 do\u00a0 caminho\u00a0 de\u00a0\n\ndados\u00a0computacionais,\u00a0a\u00a0lat\u00eancia\u00a0de\u00a0comunica\u00e7\u00e3o\u00a0n\u00e3o\u00a0atrasa\u00a0as\u00a0computa\u00e7\u00f5es.\u00a0\n\n2. O\u00a0armazenamento\u00a0de\u00a0dados\u00a0e\u00a0a\u00a0largura\u00a0do\u00a0barramento\u00a0da\u00a0mem\u00f3ria\u00a0do\u00a0m\u00e9todo\u00a0FDTD\u00a0s\u00e3o\u00a0\n\nbastante\u00a0 altos,\u00a0 com\u00a0 problemas\u00a0 representativos\u00a0 possuindo\u00a0 de\u00a0 20\u00a0 \u2013\u00a0 200\u00a0 milh\u00f5es\u00a0 de\u00a0 n\u00f3s,\u00a0\n\nrequerendo\u00a0 algo\u00a0 em\u00a0 torno\u00a0 de\u00a0 1\u00a0 \u2013\u00a0 10\u00a0 GB\u00a0 de\u00a0 RAM.\u00a0 Estes\u00a0 fatores\u00a0 exigem\u00a0 uma\u00a0 grande\u00a0\n\nquantidade\u00a0 de\u00a0 mem\u00f3ria\u00a0 de\u00a0 alta\u00a0 velocidade,\u00a0 mem\u00f3ria\u00a0 principal\u00a0 e\u00a0 cache.\u00a0 Esse\u00a0 sistema\u00a0 \u00e9\u00a0\n\ncomposto\u00a0de\u00a0SRAM,\u00a0DRAM\u00a0e\u00a0blocos\u00a0de\u00a0RAM\u00a0internos\u00a0do\u00a0FPGA\u00a0(BRAM).\u00a0\n\n2.1. A\u00a0 plataforma\u00a0 cont\u00e9m\u00a0 quatro\u00a0 DDR\u00a0 SDRAM\u00a0 DIMMs\u00a0 independentes.\u00a0 Canais\u00a0 DMA,\u00a0 via\u00a0\n\nm\u00e9todo\u00a0 burst,\u00a0 s\u00e3o\u00a0 utilizados\u00a0 para\u00a0 transfer\u00eancia\u00a0 de\u00a0 dados\u00a0 entre\u00a0 FPGA\u00a0 e\u00a0 mem\u00f3ria\u00a0\n\nexterna.\u00a0Um\u00a0mecanismo\u00a0de\u00a0buffer\u00a0interno\u00a0a\u00a0FPGA\u00a0(BRAM)\u00a0tamb\u00e9m\u00a0foi\u00a0utilizado\u00a0para\u00a0\n\nguardar\u00a0dados\u00a0tempor\u00e1rios.\u00a0\n\n2.2. Nesta\u00a0 plataforma\u00a0 os\u00a0 blocos\u00a0 de\u00a0 RAM\u00a0 s\u00e3o\u00a0 utilizados\u00a0 com\u00a0 caches\u00a0 dual?ported,\u00a0 o\u00a0 que\u00a0\n\npossibilita\u00a0maximizar\u00a0a\u00a0comunica\u00e7\u00e3o\u00a0entre\u00a0os\u00a0blocos\u00a0de\u00a0RAM\u00a0e\u00a0o\u00a0caminho\u00a0de\u00a0dados\u00a0\n\ncomputacionais,\u00a0mantendo\u00a0o\u00a0pipeline\u00a0sempre\u00a0cheio.\u00a0\n\n3. O\u00a0caminho\u00a0de\u00a0dados\u00a0da\u00a0arquitetura\u00a0pode\u00a0ser\u00a0visualizada\u00a0atrav\u00e9s\u00a0da\u00a0Figura\u00a021.\u00a0\n\n \nFigura 21 (a) Essa figura mostra, em alto n\u00edvel, como \u00e9 o fluxo de dados entre a DRAM e o FPGA. (b) Essa \n\nfigura mostra o mesmo fluxo dos dados, porem com mais detalhes nos sistemas de cache e engenho de \ncomputa\u00e7\u00e3o.\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n44\u00a0\n\nDevido\u00a0a\u00a0precis\u00e3o\u00a0exigida\u00a0na\u00a0resolu\u00e7\u00e3o\u00a0do\u00a0problema,\u00a0sua\u00a0necessidade\u00a0de\u00a0aritm\u00e9tica\u00a0de\u00a0\n\nponto\u00a0flutuante\u00a0com\u00a0precis\u00e3o\u00a0simples\u00a0de\u00a032\u00a0bits\u00a0no\u00a0padr\u00e3o\u00a0IEEE\u00a0754\u00a0foi\u00a0utilizada\u00a0neste\u00a0projeto.\u00a0\n\nEm\u00a0 simula\u00e7\u00f5es\u00a0 eletromagn\u00e9ticas\u00a0 deve\u00a0 haver\u00a0 uma\u00a0 fonte\u00a0 de\u00a0 excita\u00e7\u00e3o,\u00a0 a\u00a0 qual\u00a0 \u00e9\u00a0\n\nrespons\u00e1vel\u00a0 pela\u00a0 gera\u00e7\u00e3o\u00a0 de\u00a0 ondas\u00a0 eletromagn\u00e9ticas\u00a0 a\u00a0 serem\u00a0 analisada.\u00a0 A\u00a0 gera\u00e7\u00e3o\u00a0 \u00e9\u00a0\n\ncustomizada\u00a0e\u00a0implementada\u00a0em\u00a0circuitos,\u00a0atrav\u00e9s\u00a0de\u00a0look?up\u00a0tables\u00a0e\u00a0t\u00e9cnicas\u00a0de\u00a0interpola\u00e7\u00e3o.\u00a0\n\nEssa\u00a0tabela\u00a0\u00e9\u00a0parcialmente\u00a0armazenada\u00a0na\u00a0SRAM\u00a0e\u00a0nos\u00a0blocos\u00a0de\u00a0RAM\u00a0do\u00a0FPGA.\u00a0\n\nOs\u00a0 N\u00facleos\u00a0 de\u00a0 computa\u00e7\u00e3o\u00a0 implementam\u00a0 as\u00a0 equa\u00e7\u00f5es\u00a0 de\u00a0 atualiza\u00e7\u00e3o\u00a0 do\u00a0 campo,\u00a0 as\u00a0\n\nquais\u00a0 representam\u00a0 a\u00a0 forma\u00a0 discretizada\u00a0 da\u00a0 equa\u00e7\u00e3o\u00a0 de\u00a0 Maxwell.\u00a0 Essas\u00a0 equa\u00e7\u00f5es\u00a0 s\u00e3o\u00a0\n\nrespons\u00e1veis\u00a0pela\u00a0propaga\u00e7\u00e3o\u00a0dos\u00a0campos\u00a0eletromagn\u00e9ticos\u00a0e\u00a0s\u00e3o\u00a0o\u00a0cora\u00e7\u00e3o\u00a0da\u00a0implementa\u00e7\u00e3o\u00a0\n\nbaseada\u00a0 em\u00a0 hardware\u00a0 do\u00a0 m\u00e9todo\u00a0 FDTD.\u00a0 Na\u00a0 arquitetura\u00a0 proposta,\u00a0 doze\u00a0 equa\u00e7\u00f5es\u00a0 s\u00e3o\u00a0\n\nexecutadas\u00a0em\u00a0paralelo,\u00a0o\u00a0que\u00a0permite\u00a0que\u00a0doze\u00a0campos\u00a0sejam\u00a0atualizados\u00a0simultaneamente.\u00a0\n\nA\u00a0 placa\u00a0 utilizada\u00a0 pelos\u00a0 autores\u00a0 suporta\u00a0 at\u00e9\u00a0 16\u00a0 GB\u00a0 de\u00a0 DDR\u00a0 SDRAM\u00a0 e\u00a0 36\u00a0 MB\u00a0 de\u00a0 DDR\u00a0\n\nSRAM.\u00a0Essa\u00a0placa\u00a0possui\u00a0uma\u00a0Xilinx\u00a0Virtex\u00a0II\u00a08000\u00a0[32],\u00a0e\u00a0um\u00a0controlador\u00a0externo\u00a0PCI\u00a0PLX\u00a09656\u00a0\n\n[31]\u00a0 que\u00a0 suporta\u00a0 o\u00a0 barramento\u00a0 PCI\u00a0 64/66.\u00a0 Esses\u00a0 componentes\u00a0 proveem\u00a0 uma\u00a0 largura\u00a0 de\u00a0\n\nmem\u00f3ria\u00a0de\u00a0pico\u00a0de\u00a09.7\u00a0GB/s.\u00a0A\u00a0Figura\u00a022\u00a0mostra\u00a0o\u00a0diagrama\u00a0de\u00a0blocos\u00a0da\u00a0placa\u00a0e\u00a0tamb\u00e9m\u00a0\n\nmostra\u00a0fisicamente\u00a0a\u00a0placa.\u00a0\n\n \nFigura 22 Diagrama de blocos da placa (esquerda) e a placa utilizada (direita).\u00a0\n\n\u00c9\u00a0esperado\u00a0que\u00a0esse\u00a0sistema\u00a0atualize\u00a0aproximadamente\u00a030\u00a0milh\u00f5es\u00a0de\u00a0n\u00f3s\u00a0por\u00a0segundo\u00a0\n\n30\u00a0Mnps,\u00a0constante,\u00a0independente\u00a0do\u00a0tamanho\u00a0do\u00a0problema,\u00a0enquanto\u00a0que\u00a0uma\u00a0Workstation\u00a0\n\nda\u00a0Dell\u00a0com\u00a03.0\u00a0GHz,\u00a02\u00a0GB\u00a0PC\u00a03200\u00a0DDR\u00a0SDRAM,\u00a0por\u00a0exemplo,\u00a0pode\u00a0atualizar\u00a0at\u00e9\u00a04.3\u00a0Mnps,\u00a0no\u00a0\n\npico.\u00a0 Em\u00a0 m\u00e9dia\u00a0 este\u00a0 n\u00famero\u00a0 cai\u00a0 para\u00a0 algo\u00a0 em\u00a0 torno\u00a0 de\u00a0 1.3\u00a0 Mnps\u00a0 ou\u00a0 ainda\u00a0 menos,\u00a0 caso\u00a0 o\u00a0\n\nproblema\u00a0 seja\u00a0 muito\u00a0 grande\u00a0 para\u00a0 caber\u00a0 em\u00a0 sua\u00a0 mem\u00f3ria\u00a0 e\u00a0 necessite\u00a0 de\u00a0 utiliza\u00e7\u00e3o\u00a0 do\u00a0 disco\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n45\u00a0\n\nr\u00edgido.\u00a0A\u00a0Figura\u00a023\u00a0[30]\u00a0mostra\u00a0uma\u00a0compara\u00e7\u00e3o\u00a0de\u00a0desempenho\u00a0em\u00a0rela\u00e7\u00e3o\u00a0ao\u00a0tamanho\u00a0do\u00a0\n\nproblema.\u00a0\n\n\u00a0\n\n \nFigura 23 Compara\u00e7\u00e3o de desempenho entre PC, cluster de 30 n\u00f3s e a arquitetura proposta. \n\nO\u00a0 acelerador\u00a0 pode\u00a0 suportar\u00a0 problemas\u00a0 com\u00a0 at\u00e9\u00a0 256\u00a0 milh\u00f5es\u00a0 de\u00a0 n\u00f3s,\u00a0 enquanto\u00a0 a\u00a0\n\nWorkstation\u00a0 pode\u00a0 suportar\u00a0 problemas\u00a0 com\u00a0 at\u00e9\u00a0 44\u00a0 milh\u00f5es\u00a0 de\u00a0 n\u00f3s.\u00a0 Embora\u00a0 o\u00a0 custo\u00a0 do\u00a0\n\nacelerador\u00a0seja\u00a0bem\u00a0superior\u00a0a\u00a0de\u00a0um\u00a0single?PC\u00a0seu\u00a0desempenho\u00a0\u00e9\u00a023\u00a0vezes\u00a0maior.\u00a0Quando\u00a0\n\ncomparado\u00a0 um\u00a0 cluster\u00a0 de\u00a0 90\u00a0 PCs,\u00a0 apesar\u00a0 de\u00a0 terem\u00a0 uma\u00a0 vaz\u00e3o\u00a0 de\u00a0 dados\u00a0 (throughput)\u00a0\n\naproximadamente\u00a0iguais,\u00a0o\u00a0pre\u00e7o\u00a0do\u00a0acelerador\u00a0\u00e9\u00a0bem\u00a0menor,\u00a0al\u00e9m\u00a0de\u00a0ocupar\u00a0uma\u00a0\u00e1rea\u00a0bem\u00a0\n\nmenor\u00a0e\u00a0consumir\u00a0bem\u00a0menos\u00a0pot\u00eancia.\u00a0\n\n3.2.1 Conclus\u00f5es\u00a0\n\nA\u00a0 arquitetura\u00a0 apresentada\u00a0 nesse\u00a0 artigo\u00a0 possui\u00a0 a\u00a0 mesma\u00a0 estrat\u00e9gia\u00a0 de\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0\n\nmem\u00f3rias\u00a0da\u00a0placa\u00a0e\u00a0de\u00a0mem\u00f3rias\u00a0 internas\u00a0do\u00a0FPGA\u00a0que\u00a0\u00e9\u00a0utilizada\u00a0na\u00a0plataforma\u00a0proposta\u00a0\n\nnesta\u00a0 disserta\u00e7\u00e3o.\u00a0 Como\u00a0 citado\u00a0 anteriormente,\u00a0 na\u00a0 arquitetura\u00a0 proposta\u00a0 neste\u00a0 artigo,\u00a0 doze\u00a0\n\nequa\u00e7\u00f5es\u00a0s\u00e3o\u00a0executadas\u00a0em\u00a0paralelo.\u00a0Por\u00e9m\u00a0n\u00e3o\u00a0est\u00e1\u00a0expl\u00edcito\u00a0quantos\u00a0dados\u00a0s\u00e3o\u00a0necess\u00e1rios\u00a0\n\npara\u00a0computar\u00a0essas\u00a0doze\u00a0equa\u00e7\u00f5es,\u00a0nem\u00a0como\u00a0eles\u00a0est\u00e3o\u00a0organizados\u00a0na\u00a0mem\u00f3ria.\u00a0\u00a0\n\nUma\u00a0 poss\u00edvel\u00a0 melhoria\u00a0 seria\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 uma\u00a0 representa\u00e7\u00e3o\u00a0 customizada\u00a0 para\u00a0 os\u00a0\n\ndados,\u00a0 como\u00a0 \u00e9\u00a0 feito\u00a0 em\u00a0 [33],\u00a0 melhorando\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 dos\u00a0 recursos\u00a0 de\u00a0 hardware\u00a0 e\u00a0 a\u00a0\n\ntransfer\u00eancia\u00a0dos\u00a0dados,\u00a0j\u00e1\u00a0que\u00a0utilizar\u00a0a\u00a0representa\u00e7\u00e3o\u00a0de\u00a0ponto\u00a0flutuante\u00a0seguindo\u00a0o\u00a0padr\u00e3o\u00a0\n\nIEEE\u00a0754\u00a0\u00e9\u00a0bastante\u00a0custosa.\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n46\u00a0\n\nUm\u00a0 ponto\u00a0 negativo\u00a0 da\u00a0 arquitetura\u00a0 desse\u00a0 artigo\u00a0 \u00e9\u00a0 que\u00a0 ela\u00a0 ainda\u00a0 n\u00e3o\u00a0 foi\u00a0 validada\u00a0 em\u00a0\n\nhardware,\u00a0pois\u00a0os\u00a0autores\u00a0estavam\u00a0encontrando\u00a0alguns\u00a0problemas\u00a0de\u00a0\u201ctiming\u201d\u00a0para\u00a0realizar\u00a0os\u00a0\n\ntestes\u00a0 no\u00a0 FPGA.\u00a0 Assim,\u00a0 os\u00a0 resultados\u00a0 apresentados\u00a0 foram\u00a0 obtidos\u00a0 a\u00a0 partir\u00a0 de\u00a0 simula\u00e7\u00f5es\u00a0\n\nfuncionais.\u00a0\u00a0\n\n3.3 Accelerating\u00a03D\u00a0convolution\u00a0using\u00a0streaming\u00a0architectures\u00a0on\u00a0\n\nFPGAs.\u00a0H.\u00a0Fu,\u00a0R.\u00a0G.\u00a0Clapp,\u00a0O.\u00a0Mencer\u00a0and\u00a0O.\u00a0Pell\u00a0.October\u00a02009.\u00a0\n\nEm\u00a0[63]\u00a0os\u00a0autores\u00a0H.\u00a0Fu,\u00a0R.\u00a0G.\u00a0Clapp,\u00a0O.\u00a0Mencer\u00a0e\u00a0O.\u00a0Pell\u00a0investigam\u00a0a\u00a0capacidade\u00a0que\u00a0o\u00a0\n\nFPGA\u00a0 possui\u00a0 na\u00a0 resolu\u00e7\u00e3o\u00a0 de\u00a0 problemas\u00a0 de\u00a0 convolu\u00e7\u00e3o\u00a0 3D.\u00a0 Para\u00a0 realizar\u00a0 tal\u00a0 objetivo,\u00a0 foram\u00a0\n\nexploradas\u00a0 algumas\u00a0 varia\u00e7\u00f5es\u00a0 na\u00a0 arquitetura\u00a0 proposta\u00a0 no\u00a0 trabalho,\u00a0 como:\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0\n\nest\u00eanceis\u00a0 diferentes;\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 v\u00e1rios\u00a0 operadores\u00a0 executando\u00a0 em\u00a0 paralelo\u00a0 no\u00a0 FPGA;\u00a0\n\nexecu\u00e7\u00e3o\u00a0de\u00a0v\u00e1rios\u00a0passos\u00a0de\u00a0processamento\u00a0de\u00a0forma\u00a0simult\u00e2nea;\u00a0e\u00a0customiza\u00e7\u00e3o\u00a0da\u00a0precis\u00e3o\u00a0\n\nutilizada\u00a0nos\u00a0n\u00fameros.\u00a0\n\n3.3.1 Arquitetura\u00a0em\u00a0Stream\u00a0para\u00a0computa\u00e7\u00e3o\u00a0da\u00a0convolu\u00e7\u00e3o\u00a0\n\nA\u00a0 aplica\u00e7\u00e3o\u00a0 que\u00a0 foi\u00a0 escolhida\u00a0 para\u00a0 se\u00a0 chegar\u00a0 ao\u00a0 objetivo\u00a0 citado\u00a0 anteriormente\u00a0 foi\u00a0 a\u00a0\n\nMigra\u00e7\u00e3o\u00a0 Reversa\u00a0 no\u00a0 Tempo.\u00a0 O\u00a0 tamanho\u00a0 do\u00a0 problema\u00a0 foi\u00a0 512x512x512,\u00a0 utilizando\u00a0 ordens\u00a0\n\nespaciais\u00a0variando\u00a0da\u00a0quarta\u00a0a\u00a0sexta,\u00a0e\u00a0utilizando\u00a0a\u00a0segunda\u00a0ordem\u00a0no\u00a0tempo.\u00a0\u00a0\n\nA\u00a0placa\u00a0de\u00a0acelera\u00e7\u00e3o\u00a0utilizada\u00a0neste\u00a0trabalho\u00a0foi\u00a0a\u00a0MAX2\u00a0da\u00a0Maxeler8.\u00a0Essa\u00a0placa\u00a0possui\u00a0\n\num\u00a0 FPGA\u00a0 Virtex?5\u00a0 LX330T\u00a0 [64],\u00a0 12\u00a0 GB\u00a0 de\u00a0 mem\u00f3ria,\u00a0 e\u00a0 uma\u00a0 interface\u00a0 PCI?Express\u00a0 x16,\u00a0 que\u00a0 \u00e9\u00a0\n\nutilizada\u00a0para\u00a0comunica\u00e7\u00e3o\u00a0com\u00a0o\u00a0host\u00a0PC.\u00a0\n\nA\u00a0arquitetura\u00a0em\u00a0stream\u00a0implementada\u00a0em\u00a0FPGA\u00a0computa\u00a0um\u00a0resultado\u00a0a\u00a0cada\u00a0ciclo\u00a0de\u00a0\n\nrel\u00f3gio.\u00a0Para\u00a0conseguir\u00a0esse\u00a0desempenho\u00a0foram\u00a0utilizadas\u00a0estruturas\u00a0de\u00a0mem\u00f3ria\u00a0que\u00a0fazem\u00a0a\u00a0\n\nbufferiza\u00e7\u00e3o\u00a0 de\u00a0 dados.\u00a0 A\u00a0 Figura\u00a0 24\u00a0 mostra\u00a0 como\u00a0 \u00e9\u00a0 realizada\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 em\u00a0 stream\u00a0 dos\u00a0\n\ndados\u00a0em\u00a0um\u00a0exemplo\u00a0em\u00a0duas\u00a0dimens\u00f5es.\u00a0Para\u00a0a\u00a0computa\u00e7\u00e3o\u00a0do\u00a0elemento\u00a0(3,3)\u00a0mostrado\u00a0na\u00a0\n\nFigura\u00a0 24,\u00a0 as\u00a0 seis\u00a0 linhas\u00a0 da\u00a0 matriz\u00a0 que\u00a0 v\u00e3o\u00a0 do\u00a0 elemento\u00a0 (0,3)\u00a0 at\u00e9\u00a0 o\u00a0 elemento\u00a0 (6,3)\u00a0 s\u00e3o\u00a0\n\nbufferizadas,\u00a0 assim\u00a0 para\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 do\u00a0 pr\u00f3ximo\u00a0 elemento\u00a0 (3,4)\u00a0 apenas\u00a0 um\u00a0 leitura\u00a0 \u00e9\u00a0\n\nnecess\u00e1ria,\u00a0j\u00e1\u00a0que\u00a0todos\u00a0os\u00a0outros\u00a0dados\u00a0j\u00e1\u00a0se\u00a0encontram\u00a0na\u00a0estrutura\u00a0de\u00a0bufferiza\u00e7\u00e3o.\u00a0\n\n                                                 \n8 http://www.maxeler.com \n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n47\u00a0\n\n \nFigura 24 Computa\u00e7\u00e3o dos dados em stream da convolu\u00e7\u00e3o 2D.\u00a0\n\nPara\u00a0uma\u00a0linha\u00a0com\u00a0tamanho\u00a0512,\u00a0esta\u00a0estrat\u00e9gia\u00a0requer\u00a0o\u00a0armazenamento\u00a0de\u00a0512x6\u00a0\n\ndados\u00a0da\u00a0matriz.\u00a0Para\u00a0o\u00a0caso\u00a0da\u00a0convolu\u00e7\u00e3o\u00a03D\u00a0com\u00a0um\u00a0est\u00eancil\u00a0com\u00a07\u00a0pontos\u00a0e\u00a0uma\u00a0matriz\u00a0\n\ncom\u00a0tamanho\u00a0512x512x512,\u00a0o\u00a0n\u00famero\u00a0de\u00a0elementos\u00a0atinge\u00a0o\u00a0valor\u00a0de\u00a0512x512x6.\u00a0Como\u00a0essa\u00a0\n\nquantidade\u00a0 de\u00a0 dados\u00a0 n\u00e3o\u00a0 caberia\u00a0 na\u00a0 FPGA\u00a0 utilizada\u00a0 neste\u00a0 trabalho,\u00a0 os\u00a0 autores\u00a0 dividiram\u00a0 a\u00a0\n\nmatriz\u00a0em\u00a0matrizes\u00a0menores\u00a0e\u00a0realizaram\u00a0a\u00a0convolu\u00e7\u00e3o\u00a0em\u00a0cada\u00a0uma\u00a0dessas\u00a0matrizes\u00a0menores\u00a0\n\nseparadamente.\u00a0\n\n3.3.2 Explora\u00e7\u00e3o\u00a0de\u00a0op\u00e7\u00f5es\u00a0de\u00a0projeto\u00a0\n\nNa\u00a0arquitetura\u00a0desenvolvida,\u00a0foi\u00a0utilizado\u00a0um\u00a0est\u00eancil\u00a0\u2018estrela\u2019\u00a0com\u00a07\u00a0pontos,\u00a0em\u00a0cada\u00a0\n\neixo,\u00a0para\u00a0realizar\u00a0a\u00a0computa\u00e7\u00e3o\u00a0do\u00a0algoritmo\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0de\u00a0sexta\u00a0ordem.\u00a0O\u00a0outro\u00a0\n\nest\u00eancil\u00a0utilizado\u00a0nas\u00a0explora\u00e7\u00f5es\u00a0realizadas\u00a0na\u00a0arquitetura\u00a0foi\u00a0o\u00a0est\u00eancil\u00a0\u2018cubo\u2019\u00a03?por?3?por?3,\u00a0\n\nque\u00a0 realiza\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 do\u00a0 algoritmo\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas\u00a0 de\u00a0 sexta\u00a0 ordem.\u00a0 Estes\u00a0 dois\u00a0\n\nest\u00eanceis\u00a0podem\u00a0ser\u00a0vistos\u00a0na\u00a0Figura\u00a025.\u00a0\n\n \nFigura 25 Est\u00eancil 'estrela' (a) e o est\u00eancil 'cubo' (b).\u00a0\n\nA\u00a0 diferen\u00e7a\u00a0 do\u00a0 custo\u00a0 de\u00a0 recursos\u00a0 para\u00a0 esses\u00a0 dois\u00a0 est\u00eanceis\u00a0 pode\u00a0 ser\u00a0 visto\u00a0 na\u00a0 parte\u00a0\n\nsuperior\u00a0 da\u00a0 Tabela\u00a0 5.\u00a0 Os\u00a0 autores\u00a0 realizaram\u00a0 otimiza\u00e7\u00f5es\u00a0 na\u00a0 computa\u00e7\u00e3o\u00a0 desses\u00a0 est\u00eanceis,\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n48\u00a0\n\nexplorando\u00a0 a\u00a0 simetria\u00a0 que\u00a0 existe\u00a0 nos\u00a0 coeficientes\u00a0 dos\u00a0 mesmos,\u00a0 como\u00a0 pode\u00a0 ser\u00a0 visto\u00a0 nos\u00a0\n\ncoeficientes\u00a0 que\u00a0 possuem\u00a0 a\u00a0 mesma\u00a0 letra\u00a0 no\u00a0 est\u00eancil\u00a0 \u2018cubo\u2019\u00a0 mostrado\u00a0 na\u00a0 Figura\u00a0 25.\u00a0 Assim,\u00a0\n\nv\u00e1rias\u00a0 computa\u00e7\u00f5es\u00a0 aritm\u00e9ticas\u00a0 puderam\u00a0 ser\u00a0 reutilizadas.\u00a0 O\u00a0 resultado\u00a0 foi\u00a0 uma\u00a0 redu\u00e7\u00e3o\u00a0 dos\u00a0\n\nrecursos\u00a0utilizados\u00a0pelos\u00a0dois\u00a0est\u00eanceis,\u00a0que\u00a0\u00e9\u00a0mostrado\u00a0na\u00a0parte\u00a0inferior\u00a0da\u00a0Tabela\u00a05.\u00a0\n\nTabela 5 Custo dos recursos para os est\u00eanceis 'estrela' e 'cubo'  \npara uma matriz com tamanho 120x120x120. \n\n\u00a0\n\nOutra\u00a0 explora\u00e7\u00e3o\u00a0 desenvolvida\u00a0 neste\u00a0 artigo\u00a0 foi\u00a0 utilizar\u00a0 a\u00a0 m\u00e1xima\u00a0 quantidade\u00a0 de\u00a0\n\nest\u00eanceis\u00a0concorrentes\u00a0que\u00a0podem\u00a0ser\u00a0colocados\u00a0no\u00a0FPGA.\u00a0Os\u00a0autores\u00a0constataram\u00a0que\u00a0esse\u00a0\n\naumento\u00a0do\u00a0n\u00famero\u00a0de\u00a0est\u00eanceis\u00a0possui\u00a0um\u00a0limite\u00a0do\u00a0ponto\u00a0de\u00a0vista\u00a0do\u00a0desempenho,\u00a0pois\u00a0a\u00a0\n\nutiliza\u00e7\u00e3o\u00a0demasiada\u00a0de\u00a0est\u00eanceis\u00a0faria\u00a0com\u00a0que\u00a0a\u00a0mem\u00f3ria\u00a0n\u00e3o\u00a0conseguisse\u00a0fornecer\u00a0todos\u00a0os\u00a0\n\ndados\u00a0necess\u00e1rios\u00a0para\u00a0a\u00a0computa\u00e7\u00e3o.\u00a0\n\nAssim,\u00a0 foi\u00a0 desenvolvida\u00a0 uma\u00a0 ferramenta\u00a0 em\u00a0 software,\u00a0 utilizando\u00a0 resultados\u00a0\n\nexperimentais,\u00a0que\u00a0modela\u00a0o\u00a0custo\u00a0e\u00a0o\u00a0desempenho\u00a0de\u00a0v\u00e1rias\u00a0arquiteturas.\u00a0A\u00a0Figura\u00a026\u00a0mostra\u00a0\n\no\u00a0 desempenho\u00a0 estimado\u00a0 para\u00a0 o\u00a0 processamento\u00a0 de\u00a0 uma\u00a0 convolu\u00e7\u00e3o\u00a0 3D\u00a0 com\u00a0 tamanho\u00a0\n\n512x512x512\u00a0 utilizando\u00a0 diferentes\u00a0 n\u00fameros\u00a0 de\u00a0 n\u00facleos\u00a0 de\u00a0 computa\u00e7\u00e3o\u00a0 em\u00a0 FPGA.\u00a0 Esse\u00a0\n\ndesempenho\u00a0foi\u00a0atingido\u00a0com\u00a0as\u00a0arquiteturas\u00a0possuindo\u00a0uma\u00a0frequ\u00eancia\u00a0de\u00a0trabalho\u00a0de\u00a0125\u00a0\n\nMHz,\u00a0e\u00a0comparado\u00a0com\u00a0uma\u00a0implementa\u00e7\u00e3o\u00a0em\u00a0software\u00a0sendo\u00a0executada\u00a0em\u00a0um\u00a0Intel\u00a0Xeon\u00a0\n\n2.0\u00a0 GHz.\u00a0 Devido\u00a0 \u00e0\u00a0 restri\u00e7\u00e3o\u00a0 do\u00a0 numero\u00a0 de\u00a0 slices\u00a0 l\u00f3gicos\u00a0 do\u00a0 FPGA,\u00a0 o\u00a0 n\u00famero\u00a0 m\u00e1ximo\u00a0 de\u00a0\n\nest\u00eanceis\u00a0concorrentes\u00a0do\u00a0tipo\u00a0\u2018cubo\u2019\u00a0foram\u00a0seis,\u00a0e\u00a0oito\u00a0para\u00a0o\u00a0tipo\u00a0\u2018estrela\u2019.\u00a0\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n49\u00a0\n\n \nFigura 26 Speedup para o processamento de uma convolu\u00e7\u00e3o 3D  \n\n512x512x512 com v\u00e1rios operadores de est\u00eanceis.\u00a0\n\nNa\u00a0Figura\u00a026\u00a0pode\u00a0notar\u00a0que\u00a0o\u00a0speedup\u00a0alcan\u00e7ado\u00a0pela\u00a0arquitetura\u00a0ficou\u00a0est\u00e1vel\u00a0quando\u00a0\n\no\u00a0numero\u00a0de\u00a0est\u00eanceis\u00a0concorrentes\u00a0chegou\u00a0a\u00a0quatro.\u00a0Isso\u00a0aconteceu\u00a0devido\u00a0\u00e0\u00a0mem\u00f3ria\u00a0n\u00e3o\u00a0\n\nconseguir\u00a0fornecer\u00a0a\u00a0quantidade\u00a0de\u00a0dados\u00a0necessaria\u00a0para\u00a0um\u00a0n\u00famero\u00a0de\u00a0est\u00eanceis\u00a0maior\u00a0que\u00a0\n\nquatro.\u00a0 Assim,\u00a0 para\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 uma\u00a0 quantidade\u00a0 de\u00a0 est\u00eanceis\u00a0 maior\u00a0 que\u00a0 quatro,\u00a0 alguma\u00a0\n\nestrat\u00e9gia\u00a0 de\u00a0 diminui\u00e7\u00e3o\u00a0 de\u00a0 velocidade\u00a0 de\u00a0 processamento\u00a0 teve\u00a0 de\u00a0 ser\u00a0 adotada,\u00a0 como,\u00a0 por\u00a0\n\nexemplo,\u00a0 a\u00a0 diminui\u00e7\u00e3o\u00a0 da\u00a0 frequ\u00eancia\u00a0 de\u00a0 opera\u00e7\u00e3o\u00a0 de\u00a0 tais\u00a0 est\u00eanceis,\u00a0 resultando\u00a0 no\u00a0 mesmo\u00a0\n\nspeedup\u00a0atingido\u00a0na\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0quatro\u00a0est\u00eanceis.\u00a0\n\nOutra\u00a0 explora\u00e7\u00e3o\u00a0 realizada\u00a0 neste\u00a0 artigo\u00a0 foi\u00a0 processar\u00a0 m\u00faltiplos\u00a0 passos\u00a0 de\u00a0\n\nprocessamento\u00a0 de\u00a0 forma\u00a0 simult\u00e2nea,\u00a0 ao\u00a0 inv\u00e9s\u00a0 de\u00a0 utilizar\u00a0 v\u00e1rios\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0\n\nconcorrentes.\u00a0A\u00a0Figura\u00a027\u00a0mostra\u00a0a\u00a0estrutura\u00a0b\u00e1sica\u00a0de\u00a0um\u00a0circuito\u00a0que\u00a0processa\u00a0tr\u00eas\u00a0passos\u00a0de\u00a0\n\nprocessamento\u00a0 simult\u00e2neos.\u00a0 Na\u00a0 Figura\u00a0 27\u00a0 pode\u00a0 ser\u00a0 visto\u00a0 que\u00a0 a\u00a0 sa\u00edda\u00a0 de\u00a0 uma\u00a0 unidade\u00a0 de\u00a0\n\ncomputa\u00e7\u00e3o\u00a0em\u00a0um\u00a0passo\u00a0de\u00a0processamento\u00a0\u00e9\u00a0a\u00a0entrada\u00a0de\u00a0uma\u00a0unidade\u00a0de\u00a0computa\u00e7\u00e3o\u00a0no\u00a0\n\npasso\u00a0de\u00a0processamento\u00a0seguinte.\u00a0O\u00a0exemplo\u00a0mostrado\u00a0na\u00a0figura\u00a0utiliza\u00a0um\u00a0est\u00eancil\u00a0do\u00a0tipo\u00a0\n\n\u2018cubo\u2019\u00a03?por?3?por?3.\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n50\u00a0\n\n \nFigura 27 Estrutura de um circuito b\u00e1sico utilizado para processar multiplos passos de processamento (  \n\nrepresenta o campo de pressao no passo de processamento i).\u00a0\n\nA\u00a0vantagem\u00a0de\u00a0processar\u00a0m\u00faltiplos\u00a0passos\u00a0de\u00a0processamento,\u00a0quando\u00a0comparado\u00a0com\u00a0\n\nde\u00a0 utilizar\u00a0 v\u00e1rios\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0 concorrentes,\u00a0 \u00e9\u00a0 que\u00a0 o\u00a0 desempenho\u00a0 n\u00e3o\u00a0 fica\u00a0\n\nrestrito\u00a0a\u00a0 largura\u00a0de\u00a0banda\u00a0da\u00a0mem\u00f3ria,\u00a0 j\u00e1\u00a0que\u00a0cada\u00a0passo\u00a0de\u00a0processamento\u00a0est\u00e1\u00a0pegando\u00a0\n\ndados\u00a0do\u00a0passo\u00a0anterior,\u00a0com\u00a0exce\u00e7\u00e3o\u00a0do\u00a0primeiro.\u00a0\n\nUma\u00a0desvantagem\u00a0da\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0m\u00faltiplos\u00a0passos\u00a0de\u00a0processamento\u00a0\u00e9\u00a0a\u00a0quantidade\u00a0\n\nde\u00a0 dados\u00a0 que\u00a0 precisam\u00a0 ser\u00a0 armazenados,\u00a0 j\u00e1\u00a0 que\u00a0 cada\u00a0 passo\u00a0 de\u00a0 processamento\u00a0 precisa\u00a0\n\narmazenar\u00a0os\u00a0resultados\u00a0do\u00a0passo\u00a0de\u00a0processamento\u00a0anterior.\u00a0Por\u00a0isso,\u00a0os\u00a0autores\u00a0tiveram\u00a0que\u00a0\n\nquebrar\u00a0ainda\u00a0mais\u00a0suas\u00a0matrizes\u00a0de\u00a0entrada,\u00a0aumentando,\u00a0assim,\u00a0o\u00a0custo\u00a0da\u00a0computa\u00e7\u00e3o\u00a0dos\u00a0\n\ndados\u00a0sobrepostos,\u00a0e\u00a0aumentando\u00a0o\u00a0n\u00famero\u00a0de\u00a0streams\u00a0que\u00a0devem\u00a0ser\u00a0realizadas.\u00a0\n\nA\u00a0 Figura\u00a0 28\u00a0 mostra\u00a0 os\u00a0 desempenhos\u00a0 estimados\u00a0 das\u00a0 arquiteturas\u00a0 em\u00a0 FPGA\u00a0 que\u00a0\n\nprocessam\u00a0m\u00faltiplos\u00a0passos\u00a0de\u00a0processamento.\u00a0Na\u00a0Figura\u00a028\u00a0s\u00e3o\u00a0mostrados\u00a0o\u00a0desempenho\u00a0do\u00a0\n\nest\u00eancil\u00a0\u2018estrela\u2019,\u00a0e\u00a0do\u00a0est\u00eancil\u00a0\u2018cubo\u2019\u00a0de\u00a0segunda\u00a0e\u00a0quarta\u00a0ordem.\u00a0O\u00a0est\u00eancil\u00a0\u2018cubo\u2019\u00a0possui\u00a0um\u00a0\n\nmelhor\u00a0desempenho,\u00a0pois\u00a0sua\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0BRAM\u00a0\u00e9\u00a0menor\u00a0que\u00a0a\u00a0do\u00a0est\u00eancil\u00a0\u2018estrela\u2019.\u00a0Devido\u00a0\u00e0\u00a0\n\nrestri\u00e7\u00e3o\u00a0no\u00a0n\u00famero\u00a0de\u00a0slices\u00a0l\u00f3gicos\u00a0do\u00a0FPGA,\u00a0foram\u00a0utilizados\u00a0oito\u00a0passos\u00a0de\u00a0processamento\u00a0\n\nsimult\u00e2neos\u00a0para\u00a0o\u00a0est\u00eancil\u00a0\u2018estrela\u2019,\u00a0seis\u00a0e\u00a0cinco\u00a0passos\u00a0para\u00a0o\u00a0est\u00eancil\u00a0\u2018cubo\u2019\u00a0de\u00a0segunda\u00a0e\u00a0\n\nquarta\u00a0ordem,\u00a0respectivamente.\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n51\u00a0\n\n \nFigura 28 Speedup da computa\u00e7\u00e3o de m\u00faltiplos passos de processamento simult\u00e2neos.\u00a0\n\nNa\u00a0Figura\u00a028\u00a0pode\u00a0notar\u00a0a\u00a0grande\u00a0queda\u00a0de\u00a0desempenho\u00a0que\u00a0o\u00a0est\u00eancil\u00a0estrela\u00a0sofre\u00a0\n\nquando\u00a0 o\u00a0 numero\u00a0 de\u00a0 passos\u00a0 de\u00a0 processamento\u00a0 simult\u00e2neos\u00a0 passa\u00a0 de\u00a0 quatro.\u00a0 Isso\u00a0 ocorre\u00a0\n\ndevido\u00a0a\u00a0grande\u00a0quantidade\u00a0de\u00a0dados\u00a0que\u00a0deve\u00a0ser\u00a0armazenada\u00a0temporariamente\u00a0dentro\u00a0do\u00a0\n\nFPGA\u00a0para\u00a0que\u00a0a\u00a0computa\u00e7\u00e3o\u00a0possa\u00a0ser\u00a0realizada.\u00a0No\u00a0caso\u00a0de\u00a0est\u00eancil\u00a0estrela\u00a06\u00a0linhas\u00a0inteiras\u00a0\n\nda\u00a0 matriz\u00a0 devem\u00a0 ser\u00a0 armazenadas\u00a0 dentro\u00a0 do\u00a0 FPGA\u00a0 entre\u00a0 cada\u00a0 um\u00a0 dos\u00a0 passos\u00a0 de\u00a0\n\nprocessamento,\u00a0enquanto\u00a0que\u00a0no\u00a0est\u00eancil\u00a0cubo\u00a0apenas\u00a0duas\u00a0linhas\u00a0s\u00e3o\u00a0necess\u00e1rias.\u00a0\n\nA\u00a0 \u00faltima\u00a0 explora\u00e7\u00e3o\u00a0 realizada\u00a0 no\u00a0 trabalho\u00a0 foi\u00a0 modificar\u00a0 a\u00a0 precis\u00e3o\u00a0 dos\u00a0 n\u00fameros\u00a0\n\nutilizados\u00a0 pela\u00a0 arquitetura.\u00a0 A\u00a0 Figura\u00a0 29\u00a0 mostra\u00a0 o\u00a0 desempenho\u00a0 atingido\u00a0 utilizando\u00a0 n\u00fameros\u00a0\n\nponto\u00a0 flutuante\u00a0 com\u00a0 precis\u00e3o\u00a0 reduzida.\u00a0 Com\u00a0 uma\u00a0 precis\u00e3o\u00a0 de\u00a0 16\u00a0 bits\u00a0 ponto\u00a0 flutuante,\u00a0 o\u00a0\n\nspeedup\u00a0 alcan\u00e7ado\u00a0 pela\u00a0 estrat\u00e9gia\u00a0 de\u00a0 m\u00faltiplos\u00a0 est\u00eanceis\u00a0 concorrentes\u00a0 foi\u00a0 49x\u00a0 e\u00a0 para\u00a0 a\u00a0\n\nestrat\u00e9gia\u00a0de\u00a0m\u00faltiplos\u00a0passos\u00a0de\u00a0processamentos\u00a0foi\u00a046x.\u00a0\n\n \nFigura 29 Speedup para precis\u00e3o reduzida.\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n52\u00a0\n\n3.3.3 Resultados\u00a0da\u00a0acelera\u00e7\u00e3o\u00a0\n\nO\u00a0 \u2018cubo\u2019\u00a0 de\u00a0 segunda\u00a0 ordem\u00a0 foi\u00a0 implementado\u00a0 com\u00a0 seis\u00a0 passos\u00a0 de\u00a0 processamento\u00a0\n\nsimult\u00e2neos,\u00a0e\u00a0o\u00a0\u2018cubo\u2019\u00a0de\u00a0quarta\u00a0ordem\u00a0com\u00a0cinco\u00a0passos\u00a0de\u00a0processamento\u00a0simult\u00e2neos.\u00a0A\u00a0\n\nprimeira\u00a0implementa\u00e7\u00e3o\u00a0computou\u00a0seis\u00a0passos\u00a0em\u00a01,383\u00a0segundos,\u00a0enquanto\u00a0que\u00a0a\u00a0segunda\u00a0\n\ncomputou\u00a0 cinco\u00a0 passos\u00a0 em\u00a0 1,346\u00a0 segundos.\u00a0 Comparado\u00a0 com\u00a0 a\u00a0 implementa\u00e7\u00e3o\u00a0 de\u00a0 segunda\u00a0\n\nordem\u00a0em\u00a0software\u00a0que\u00a0computa\u00a0um\u00a0passo\u00a0em\u00a06,36\u00a0segundos,\u00a0as\u00a0duas\u00a0 implementa\u00e7\u00f5es\u00a0em\u00a0\n\nFPGA\u00a0 obtiveram\u00a0 um\u00a0 speedup\u00a0 de\u00a0 27,5x\u00a0 e\u00a0 23,5x\u00a0 na\u00a0 primeira\u00a0 e\u00a0 na\u00a0 segunda\u00a0 implementa\u00e7\u00f5es,\u00a0\n\nrespectivamente.\u00a0\n\nEssas\u00a0 implementa\u00e7\u00f5es\u00a0 citadas\u00a0 anteriormente\u00a0 foram\u00a0 realizadas\u00a0 em\u00a0 um\u00a0 FPGA\u00a0 da\u00a0 placa\u00a0\n\nutilizada\u00a0em\u00a0[63].\u00a0Por\u00e9m,\u00a0essa\u00a0placa\u00a0possui\u00a0dois\u00a0FPGAs\u00a0id\u00eanticos,\u00a0assim,\u00a0segundo\u00a0os\u00a0autores,\u00a0o\u00a0\n\nspeedup\u00a0 mostrado\u00a0 anteriormente\u00a0 para\u00a0 as\u00a0 duas\u00a0 implementa\u00e7\u00f5es\u00a0 em\u00a0 FPGA\u00a0 podem\u00a0 ser\u00a0\n\nduplicados,\u00a0 alcan\u00e7ando\u00a0 55x\u00a0 e\u00a0 47x.\u00a0 Ainda\u00a0 segundo\u00a0 os\u00a0 autores,\u00a0 caso\u00a0 fosse\u00a0 utilizada\u00a0 a\u00a0 Virtex?6\u00a0\n\nSX475T\u00a0 [65],\u00a0 seria\u00a0 poss\u00edvel\u00a0 utilizar\u00a0 13\u00a0 passos\u00a0 de\u00a0 processamentos\u00a0 simult\u00e2neos\u00a0 em\u00a0 um\u00a0 \u00fanico\u00a0\n\nFPGA,\u00a0alcan\u00e7ando\u00a0um\u00a0speedup\u00a0de\u00a055x.\u00a0Utilizando\u00a0dois\u00a0FPGAs,\u00a0esse\u00a0speedup\u00a0chegaria\u00a0a\u00a0110x,\u00a0\n\nquando\u00a0comparado\u00a0com\u00a0uma\u00a0implementa\u00e7\u00e3o\u00a0em\u00a0uma\u00a0CPU\u00a0com\u00a0um\u00a0\u00fanico\u00a0core.\u00a0\n\nEssas\u00a0 implementa\u00e7\u00f5es\u00a0 citadas\u00a0 anteriormente\u00a0 foram\u00a0 realizadas\u00a0 em\u00a0 um\u00a0 FPGA\u00a0 da\u00a0 placa\u00a0\n\nutilizada\u00a0 no\u00a0 artigo.\u00a0 Para\u00a0 as\u00a0 duas\u00a0 FPGAs\u00a0 existentes\u00a0 na\u00a0 placa\u00a0 seria\u00a0 alcan\u00e7ado\u00a0 o\u00a0 dobro\u00a0 de\u00a0\n\ndesempenho\u00a0(speedup),\u00a0ou\u00a0seja,\u00a055x\u00a0e\u00a047x\u00a0respectivamente.\u00a0Ainda\u00a0segundo\u00a0os\u00a0autores,\u00a0caso\u00a0\n\nfosse\u00a0 utilizada\u00a0 a\u00a0 Virtex?6\u00a0 SX475T\u00a0 [65],\u00a0 seria\u00a0 poss\u00edvel\u00a0 utilizar\u00a0 13\u00a0 passos\u00a0 de\u00a0 processamentos\u00a0\n\nsimult\u00e2neos\u00a0em\u00a0um\u00a0\u00fanico\u00a0FPGA,\u00a0alcan\u00e7ando\u00a0um\u00a0speedup\u00a0de\u00a055x.\u00a0Para\u00a0os\u00a0dois\u00a0FPGAs\u00a0ter\u00edamos\u00a0\n\num\u00a0speedup\u00a0de\u00a0110x,\u00a0quando\u00a0comparado\u00a0com\u00a0uma\u00a0implementa\u00e7\u00e3o\u00a0em\u00a0software.\u00a0\n\n3.3.4 Conclus\u00f5es\u00a0\n\nA\u00a0arquitetura\u00a0em\u00a0stream\u00a0proposta\u00a0neste\u00a0artigo\u00a0possui\u00a0uma\u00a0grande\u00a0semelhan\u00e7a\u00a0com\u00a0a\u00a0\n\narquitetura\u00a0 proposta\u00a0 nesta\u00a0 disserta\u00e7\u00e3o.\u00a0 Por\u00e9m,\u00a0 a\u00a0 estrutura\u00a0 de\u00a0 bufferiza\u00e7\u00e3o\u00a0 utilizada\u00a0 neste\u00a0\n\nartigo\u00a0segue\u00a0a\u00a0mesma\u00a0ideia\u00a0da\u00a0estrutura\u00a0mostrada\u00a0no\u00a0artigo\u00a0[26],\u00a0onde\u00a0as\u00a0linhas\u00a0da\u00a0matriz\u00a0do\u00a0\n\ncampo\u00a0 de\u00a0 press\u00e3o\u00a0 atual\u00a0 s\u00e3o\u00a0 bufferizadas,\u00a0 diferentemente\u00a0 da\u00a0 estrat\u00e9gia\u00a0 utilizada\u00a0 nesta\u00a0\n\ndisserta\u00e7\u00e3o\u00a0que\u00a0bufferiza\u00a0as\u00a0colunas\u00a0dessa\u00a0matriz,\u00a0que\u00a0possui\u00a0um\u00a0menor\u00a0custo,\u00a0como\u00a0citado\u00a0na\u00a0\n\nse\u00e7\u00e3o\u00a03.1.1.\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n53\u00a0\n\nNo\u00a0trabalho\u00a0apresentado,\u00a0n\u00e3o\u00a0foi\u00a0explorada\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0v\u00e1rios\u00a0n\u00facleos\u00a0concorrente\u00a0\n\nem\u00a0 conjunto\u00a0 com\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 do\u00a0 v\u00e1rios\u00a0 passos\u00a0 de\u00a0 processamentos\u00a0 simult\u00e2neos.\u00a0 Essa\u00a0\n\nabordagem\u00a0 seria\u00a0 interessante\u00a0 porque\u00a0 aumentaria\u00a0 o\u00a0 reuso\u00a0 dos\u00a0 dados,\u00a0 j\u00e1\u00a0 que\u00a0 o\u00a0 aumento\u00a0 do\u00a0\n\nnumero\u00a0de\u00a0n\u00facleos\u00a0concorrentes\u00a0aumenta\u00a0o\u00a0reuso.\u00a0\n\nA\u00a0 estrat\u00e9gia\u00a0 de\u00a0 redu\u00e7\u00e3o\u00a0 de\u00a0 precis\u00e3o\u00a0 parece\u00a0 bastante\u00a0 promissora\u00a0 na\u00a0 redu\u00e7\u00e3o\u00a0 de\u00a0\n\ntransa\u00e7\u00f5es\u00a0que\u00a0s\u00e3o\u00a0necess\u00e1rias\u00a0com\u00a0a\u00a0mem\u00f3ria,\u00a0por\u00e9m\u00a0um\u00a0estudo\u00a0bastante\u00a0cuidadoso\u00a0deve\u00a0ser\u00a0\n\nrealizado,\u00a0atrav\u00e9s\u00a0da\u00a0execu\u00e7\u00e3o\u00a0de\u00a0v\u00e1rios\u00a0exemplos\u00a0com\u00a0modelos\u00a0e\u00a0tamanhos\u00a0diferentes,\u00a0e\u00a0com\u00a0\n\nv\u00e1rios\u00a0n\u00fameros\u00a0de\u00a0passos\u00a0de\u00a0processamento.\u00a0Isto\u00a0\u00e9\u00a0importante,\u00a0pois\u00a0essa\u00a0redu\u00e7\u00e3o\u00a0de\u00a0precis\u00e3o\u00a0\n\npode\u00a0 ocasionar\u00a0 em\u00a0 pequenos\u00a0 erros,\u00a0 que,\u00a0 com\u00a0 o\u00a0 crescimento\u00a0 do\u00a0 numero\u00a0 de\u00a0 passos\u00a0 de\u00a0\n\nprocessamento,\u00a0 pode\u00a0 levar\u00a0 a\u00a0 gera\u00e7\u00e3o\u00a0 de\u00a0 imagens\u00a0 que\u00a0 n\u00e3o\u00a0 representem\u00a0 o\u00a0 terreno\u00a0\n\ncorretamente.\u00a0\n\nO\u00a0speedup\u00a0mostrado\u00a0atrav\u00e9s\u00a0da\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0dois\u00a0FPGA\u00a0se\u00a0mostra\u00a0bastante\u00a0promissor,\u00a0\n\npor\u00e9m,\u00a0para\u00a0se\u00a0ter\u00a0uma\u00a0duplica\u00e7\u00e3o\u00a0do\u00a0desempenho,\u00a0o\u00a0tempo\u00a0da\u00a0troca\u00a0de\u00a0informa\u00e7\u00f5es,\u00a0entre\u00a0os\u00a0\n\ndois\u00a0FPGAs\u00a0deve\u00a0se\u00a0sobrepor\u00a0ao\u00a0tempo\u00a0de\u00a0processamento.\u00a0Os\u00a0autores\u00a0n\u00e3o\u00a0mostraram\u00a0como\u00a0\n\niriam\u00a0realizar\u00a0tal\u00a0tarefa.\u00a0\n\n3.4 Conclus\u00f5es\u00a0\n\nNeste\u00a0 cap\u00edtulo\u00a0 foram\u00a0 mostrados\u00a0 alguns\u00a0 trabalhos\u00a0 que\u00a0 utilizam\u00a0 FPGAs\u00a0 como\u00a0\n\ncoprocessadores\u00a0da\u00a0CPU\u00a0com\u00a0o\u00a0objetivo\u00a0de\u00a0melhorar\u00a0o\u00a0desempenho\u00a0de\u00a0aplica\u00e7\u00f5es\u00a0cientificas\u00a0\n\nque\u00a0utilizam\u00a0o\u00a0m\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0na\u00a0resolu\u00e7\u00e3o\u00a0de\u00a0seus\u00a0problemas.\u00a0\n\nO\u00a0primeiro\u00a0trabalho\u00a0[26]\u00a0prop\u00f4s\u00a0uma\u00a0solu\u00e7\u00e3o\u00a0baseada\u00a0em\u00a0computa\u00e7\u00e3o\u00a0reconfigur\u00e1vel\u00a0\n\npara\u00a0acelerar\u00a0a\u00a0execu\u00e7\u00e3o\u00a0de\u00a0problemas\u00a0de\u00a0modelagem\u00a0em\u00a0s\u00edsmica\u00a0ac\u00fastica\u00a0ou\u00a0el\u00e1stica.\u00a0Para\u00a0tal,\u00a0\n\nforam\u00a0 realizadas\u00a0 otimiza\u00e7\u00f5es\u00a0 na\u00a0 escolha\u00a0 dos\u00a0 coeficientes\u00a0 do\u00a0 m\u00e9todo\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas,\u00a0\n\nassim\u00a0como\u00a0uma\u00a0precis\u00e3o\u00a0modificada\u00a0foi\u00a0utilizada.\u00a0A\u00a0arquitetura\u00a0desenvolvida\u00a0se\u00a0baseou\u00a0em\u00a0\n\nFIFOS\u00a0 para\u00a0 alcan\u00e7ar\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 de\u00a0 um\u00a0 dado\u00a0 a\u00a0 cada\u00a0 ciclo\u00a0 de\u00a0 rel\u00f3gio\u00a0 e\u00a0 um\u00a0 bom\u00a0 reuso\u00a0 de\u00a0\n\ndados.\u00a0Bons\u00a0ganhos\u00a0de\u00a0desempenhos\u00a0foram\u00a0alcan\u00e7ados,\u00a0principalmente\u00a0nas\u00a0arquiteturas\u00a0que\u00a0\n\nutilizaram\u00a0o\u00a0m\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0com\u00a0ordens\u00a0mais\u00a0altas.\u00a0\n\nO\u00a0 segundo\u00a0 trabalho\u00a0 [30]\u00a0 prop\u00f4s\u00a0 o\u00a0 desenvolvimento\u00a0 de\u00a0 um\u00a0 acelerador\u00a0 full?3D\u00a0 para\u00a0 o\u00a0\n\nm\u00e9todo\u00a0de\u00a0diferen\u00e7as\u00a0finitas,\u00a0no\u00a0dom\u00ednio\u00a0do\u00a0tempo\u00a0(Finite?Difference\u00a0Time?Domain\u00a0 ?\u00a0FDTD).\u00a0\n\n\n\nCap\u00edtulo\u00a03\u00a0\u2013\u00a0Trabalhos\u00a0Relacionados\u00a0 \u00a0\n \n\n \n\n54\u00a0\n\nDoze\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0 s\u00e3o\u00a0 utilizados\u00a0 na\u00a0 arquitetura\u00a0 desenvolvida,\u00a0 alcan\u00e7ando\u00a0 um\u00a0\n\ndesempenho\u00a0comparado\u00a0com\u00a0um\u00a0cluster\u00a0de\u00a090\u00a0PCs.\u00a0\n\nO\u00a0 terceiro\u00a0 trabalho\u00a0 [63]\u00a0 investiga\u00a0 a\u00a0 capacidade\u00a0 que\u00a0 o\u00a0 FPGA\u00a0 possui\u00a0 na\u00a0 resolu\u00e7\u00e3o\u00a0 de\u00a0\n\nproblemas\u00a0de\u00a0convolu\u00e7\u00e3o\u00a03D.\u00a0Para\u00a0realizar\u00a0tal\u00a0objetivo,\u00a0foram\u00a0exploradas\u00a0algumas\u00a0varia\u00e7\u00f5es\u00a0na\u00a0\n\narquitetura\u00a0proposta\u00a0no\u00a0trabalho,\u00a0como:\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0est\u00eanceis\u00a0diferentes;\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0v\u00e1rios\u00a0\n\noperadores\u00a0executando\u00a0em\u00a0paralelo\u00a0no\u00a0FPGA;\u00a0execu\u00e7\u00e3o\u00a0de\u00a0v\u00e1rios\u00a0passos\u00a0de\u00a0processamento\u00a0de\u00a0\n\nforma\u00a0simult\u00e2nea;\u00a0e\u00a0customiza\u00e7\u00e3o\u00a0da\u00a0precis\u00e3o\u00a0utilizada\u00a0nos\u00a0n\u00fameros.\u00a0Foram\u00a0realizadas\u00a0duas\u00a0\n\nimplementa\u00e7\u00f5es\u00a0que\u00a0atingiram\u00a0um\u00a0speedup\u00a0de\u00a027,5x\u00a0e\u00a023,5x.\u00a0\n\n\u00a0\n\n\n\nCap\u00edtulo\u00a04\u00a0\u2013\u00a0Plataforma\u00a0Utilizada\u00a0\n \n\n \n\n55\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\nCap\u00edtulo\u00a0\n\n4\u00a0\n4 Plataforma\u00a0PROCe?III\u00a0\n\n\u00a0\n\nEste\u00a0cap\u00edtulo\u00a0tem\u00a0como\u00a0objetivo\u00a0apresentar\u00a0a\u00a0plataforma\u00a0PROCe\u00a0III\u00a0que\u00a0foi\u00a0utilizada\u00a0\n\nno\u00a0 desenvolvimento\u00a0 do\u00a0 prot\u00f3tipo\u00a0 da\u00a0 plataforma\u00a0 desenvolvida\u00a0 nesta\u00a0 disserta\u00e7\u00e3o.\u00a0 Essa\u00a0\n\nplataforma\u00a0 consiste\u00a0 da\u00a0 placa\u00a0 onde\u00a0 se\u00a0 encontra\u00a0 o\u00a0 FPGA,\u00a0 do\u00a0 IP?PROCMultiport\u00a0 utilizado\u00a0 para\u00a0\n\ncontrole\u00a0das\u00a0mem\u00f3rias\u00a0e\u00a0do\u00a0barramento\u00a0PCIe,\u00a0e\u00a0do\u00a0device\u00a0driver\u00a0que\u00a0\u00e9\u00a0utilizado\u00a0pela\u00a0aplica\u00e7\u00e3o\u00a0\n\npara\u00a0acessar\u00a0os\u00a0componentes\u00a0da\u00a0placa.\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\n\n\nCap\u00edtulo\u00a04\u00a0\u2013\u00a0Plataforma\u00a0Utilizada\u00a0\n \n\n \n\n56\u00a0\n\n4.1 O\u00a0Sistema\u00a0PROCe\u00a0III\u00a0\n\nA\u00a0plataforma\u00a0PROCe\u00a0III\u00a0\u00e9\u00a0composto\u00a0pela\u00a0placa\u00a0de\u00a0prototipa\u00e7\u00e3o,\u00a0por\u00a0IPs,\u00a0device\u00a0drivers\u00a0e\u00a0\n\npela\u00a0ferramenta\u00a0PROCWizard\u00a0[37].\u00a0Nessa\u00a0se\u00e7\u00e3o\u00a0ser\u00e3o\u00a0mostradas\u00a0as\u00a0principais\u00a0caracter\u00edsticas\u00a0da\u00a0\n\nplaca\u00a0que\u00a0foi\u00a0utilizada\u00a0no\u00a0desenvolvimento\u00a0da\u00a0plataforma\u00a0proposta\u00a0nessa\u00a0disserta\u00e7\u00e3o.\u00a0\n\nO\u00a0Sistema\u00a0PROCe\u00a0III\u00a0da\u00a0GiDEL\u00a0[34]\u00a0fornece\u00a0uma\u00a0plataforma\u00a0baseada\u00a0em\u00a0FPGA\u00a0de\u00a0alta\u00a0\n\nvelocidade\u00a0com\u00a0grande\u00a0taxa\u00a0de\u00a0transfer\u00eancia\u00a0de\u00a0dados\u00a0(throughput)\u00a0e\u00a0uma\u00a0grande\u00a0quantidade\u00a0\n\nde\u00a0 mem\u00f3ria.\u00a0 Este\u00a0 sistema\u00a0 \u00e9\u00a0 voltado\u00a0 para\u00a0 aplica\u00e7\u00f5es\u00a0 que\u00a0 requerem\u00a0 um\u00a0 grande\u00a0 poder\u00a0\n\ncomputacional\u00a0 e\u00a0 possuem\u00a0 uma\u00a0 grande\u00a0 quantidade\u00a0 de\u00a0 dados,\u00a0 como\u00a0 por\u00a0 exemplo,\u00a0\n\nprocessamento\u00a0 de\u00a0 imagens,\u00a0 sistemas\u00a0 aeroespaciais\u00a0 e\u00a0 militares,\u00a0 prototipa\u00e7\u00e3o\u00a0 e\u00a0 debug\u00a0 de\u00a0\n\nsistemas,\u00a0etc.\u00a0A\u00a0Figura\u00a030\u00a0mostra\u00a0a\u00a0placa.\u00a0\n\n \nFigura 30 Placa PROCe III.\u00a0\n\nA\u00a0 arquitetura\u00a0 da\u00a0 PROCe\u00a0 III\u00a0 \u00e9\u00a0 baseada\u00a0 na\u00a0 Stratix\u00a0 III\u00a0 EP3SE80\u00a0 da\u00a0 Altera\u00a0 [35]\u00a0 e\u00a0 suporta\u00a0\n\nfrequ\u00eancias\u00a0de\u00a0opera\u00e7\u00e3o\u00a0de\u00a0at\u00e9\u00a0300\u00a0MHz.\u00a0Esse\u00a0FPGA\u00a0possui\u00a0as\u00a0seguintes\u00a0caracter\u00edsticas:\u00a0\n\n\u2022 80.000\u00a0elementos\u00a0l\u00f3gicos\u00a0(LE).\u00a0\n\n\u2022 6.683\u00a0Kbits\u00a0de\u00a0mem\u00f3ria\u00a0distribu\u00edda\u00a0em\u00a0tr\u00eas\u00a0blocos\u00a0de\u00a0RAM,\u00a0denominados\u00a0de\u00a0TriMatrix,\u00a0\n\nque\u00a0s\u00e3o\u00a0utilizados\u00a0para\u00a0implementar\u00a0mem\u00f3rias\u00a0dual?port\u00a0e\u00a0FIFOs.\u00a0\n\n\u2022 672\u00a0blocos\u00a0DSPs\u00a0de\u00a0alta\u00a0velocidade,\u00a0que\u00a0possuem\u00a0multiplicadores\u00a018x18\u00a0bits\u00a0(aritm\u00e9tica\u00a0\n\ninteira),\u00a0utilizados\u00a0para\u00a0implementar\u00a0multiplicadores\u00a0de\u00a09\u00d79,\u00a012\u00d712,\u00a018\u00d718,e\u00a036\u00d736\u00a0bits\u00a0\n\ncom\u00a0velocidades\u00a0de\u00a0at\u00e9\u00a0550\u00a0MHz,\u00a0fun\u00e7\u00f5es\u00a0de\u00a0multiplica\u00e7\u00e3o\u00a0?\u00a0acumula\u00e7\u00e3o,\u00a0e\u00a0filtros\u00a0FIR.\u00a0\n\n\u2022 Oito\u00a0PLLs\u00a0(Phase\u00a0Locked\u00a0Loop)\u00a0\n\n\n\nCap\u00edtulo\u00a04\u00a0\u2013\u00a0Plataforma\u00a0Utilizada\u00a0\n \n\n \n\n57\u00a0\n\nA\u00a0arquitetura\u00a0tamb\u00e9m\u00a0possui\u00a0ainda\u00a0uma\u00a0mem\u00f3ria\u00a0DDR2\u00a0SDRAM\u00a0de\u00a0512\u00a0MB\u00a0com\u00a0largura\u00a0\n\nde\u00a0barramento\u00a0de\u00a064\u00a0bits\u00a0ligada\u00a0diretamente\u00a0ao\u00a0FPGA.\u00a0Dois\u00a0slots\u00a0adicionais\u00a0de\u00a0200\u00a0pinos\u00a0para\u00a0\n\nmem\u00f3rias\u00a0DDR2\u00a0DRAM\u00a0SODIMM\u00a0com\u00a064bits\u00a0de\u00a0 largura\u00a0de\u00a0barramento\u00a0e\u00a0com\u00a0capacidade\u00a0de\u00a0\n\nendere\u00e7amento\u00a0de\u00a0at\u00e9\u00a08GB\u00a0tamb\u00e9m\u00a0s\u00e3o\u00a0dispon\u00edveis\u00a0na\u00a0placa.\u00a0Esses\u00a0tr\u00eas\u00a0blocos\u00a0de\u00a0mem\u00f3ria\u00a0\n\npodem\u00a0ser\u00a0controlados\u00a0independentemente,\u00a0por\u00a0um\u00a0controlador\u00a0desenvolvido\u00a0pelo\u00a0usu\u00e1rio,\u00a0ou\u00a0\n\npelo\u00a0PROCMultiPort\u00a0[36]\u00a0da\u00a0GiDEL.\u00a0O\u00a0PROCMultiport\u00a0\u00e9\u00a0um\u00a0controlador\u00a0de\u00a0mem\u00f3ria\u00a0que\u00a0pode\u00a0\n\nser\u00a0gerado\u00a0automaticamente\u00a0atrav\u00e9s\u00a0da\u00a0ferramenta\u00a0PROCWizard\u00a0da\u00a0GiDEL.\u00a0\n\nUma\u00a0interface\u00a0PCI\u00a0Express\u00a0de\u00a04x\u00a0possibilita\u00a0que\u00a0a\u00a0placa\u00a0seja\u00a0conectada\u00a0\u00e0\u00a0maioria\u00a0dos\u00a0PCs\u00a0\n\natuais.\u00a0Esta\u00a0 interface\u00a0suporta\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0at\u00e9\u00a032\u00a0canais\u00a0de\u00a0DMA,\u00a0os\u00a0quais\u00a0permitem\u00a0que\u00a0a\u00a0\n\nplaca\u00a0tenha\u00a0acesso\u00a0ao\u00a0barramento\u00a0na\u00a0forma\u00a0de\u00a0um\u00a0dispositivo\u00a0master.\u00a0O\u00a0controle\u00a0desse\u00a0DMA\u00a0\u00e9\u00a0\n\nfeito\u00a0atrav\u00e9s\u00a0de\u00a0um\u00a0device\u00a0driver,\u00a0gerado\u00a0pela\u00a0ferramenta\u00a0PROCWizard.\u00a0A\u00a0Figura\u00a031\u00a0mostra\u00a0o\u00a0\n\ndiagrama\u00a0de\u00a0blocos\u00a0da\u00a0arquitetura.\u00a0\n\n \nFigura 31 Diagrama de Blocos da arquitetura da PROCe III.\u00a0\n\n4.2 Infraestrutura\u00a0de\u00a0Hardware\u00a0\u2013\u00a0M\u00f3dulo\u00a0PROCMultiPort\u00a0\n\nO\u00a0 m\u00f3dulo\u00a0 PROCMultiPort\u00a0 [36],\u00a0 \u00e9\u00a0 um\u00a0 IP?core\u00a0 gerado\u00a0 pela\u00a0 ferramenta\u00a0 PROCWizard,\u00a0\n\nutilizado\u00a0para\u00a0controlar\u00a0as\u00a0mem\u00f3rias\u00a0dispon\u00edveis\u00a0na\u00a0placa\u00a0de\u00a0forma\u00a0eficiente,\u00a0mantendo\u00a0uma\u00a0\n\ninterface\u00a0 de\u00a0 comunica\u00e7\u00e3o\u00a0 simples.\u00a0 Utilizando\u00a0 os\u00a0 blocos\u00a0 de\u00a0 mem\u00f3ria\u00a0 DRAM,\u00a0 localizados\u00a0 na\u00a0\n\nplaca,\u00a0e\u00a0a\u00a0mem\u00f3ria\u00a0interna\u00a0do\u00a0FPGA,\u00a0o\u00a0PROCMultiPort\u00a0pode\u00a0implementar\u00a0a\u00a0funcionalidade\u00a0de\u00a0\n\nv\u00e1rios\u00a0tipos\u00a0diferentes\u00a0de\u00a0mem\u00f3rias\u00a0mantendo\u00a0uma\u00a0interface\u00a0simples\u00a0para\u00a0a\u00a0aplica\u00e7\u00e3o\u00a0no\u00a0FPGA.\u00a0\n\n\n\nCap\u00edtulo\u00a04\u00a0\u2013\u00a0Plataforma\u00a0Utilizada\u00a0\n \n\n \n\n58\u00a0\n\nO\u00a0PROCMultiPort\u00a0consegue\u00a0transformar\u00a0uma\u00a0mem\u00f3ria\u00a0 localizada\u00a0na\u00a0placa,\u00a0que\u00a0possui\u00a0\n\napenas\u00a0uma\u00a0porta\u00a0de\u00a0acesso,\u00a0em\u00a0uma\u00a0mem\u00f3ria\u00a0com\u00a0v\u00e1rias\u00a0portas\u00a0de\u00a0acesso\u00a0(multi?port).Assim,\u00a0\n\num\u00a0\u00fanico\u00a0bloco\u00a0de\u00a0mem\u00f3ria\u00a0pode\u00a0ser\u00a0acessado\u00a0simultaneamente\u00a0por\u00a0at\u00e9\u00a016\u00a0portas,\u00a0onde\u00a0cada\u00a0\n\numa\u00a0dessas\u00a0portas\u00a0possui\u00a0seu\u00a0pr\u00f3prio\u00a0dom\u00ednio\u00a0de\u00a0frequ\u00eancia,\u00a0assim\u00a0como,\u00a0sua\u00a0pr\u00f3pria\u00a0largura\u00a0\n\nde\u00a0bits\u00a0dos\u00a0dados.\u00a0O\u00a0acesso\u00a0\u00e0\u00a0mem\u00f3ria\u00a0pode\u00a0ser\u00a0feito\u00a0ainda\u00a0no\u00a0modo\u00a0sequencial\u00a0ou\u00a0rand\u00f4mico.\u00a0\n\nNo\u00a0 modo\u00a0 sequencial\u00a0 o\u00a0 acesso\u00a0 pode\u00a0 ocorrer\u00a0 na\u00a0 forma\u00a0 de\u00a0 burst,\u00a0 ou\u00a0 palavra\u00a0 por\u00a0 palavra,\u00a0\n\nutilizando\u00a0 uma\u00a0 interface\u00a0 semelhante\u00a0 a\u00a0 interfaces\u00a0 de\u00a0 uma\u00a0 FIFO.\u00a0 Al\u00e9m\u00a0 disso,\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 do\u00a0\n\nPROCMultiPort,\u00a0 em\u00a0 conjunto\u00a0 com\u00a0 os\u00a0 canais\u00a0 de\u00a0 DMA\u00a0 da\u00a0placa,\u00a0 faz\u00a0com\u00a0 que\u00a0 o\u00a0 usu\u00e1rio\u00a0 possa\u00a0\n\niniciar\u00a0uma\u00a0transfer\u00eancia\u00a0de\u00a0dados\u00a0no\u00a0modo\u00a0DMA,\u00a0liberando\u00a0a\u00a0CPU\u00a0para\u00a0a\u00a0realiza\u00e7\u00e3o\u00a0de\u00a0outras\u00a0\n\ntarefas,\u00a0durante\u00a0a\u00a0transfer\u00eancia\u00a0de\u00a0dados\u00a0entre\u00a0a\u00a0mem\u00f3ria\u00a0do\u00a0PC\u00a0e\u00a0da\u00a0placa,\u00a0aumentando\u00a0o\u00a0\n\nparalelismo\u00a0de\u00a0execu\u00e7\u00e3o.\u00a0\n\nO\u00a0modo\u00a0rand\u00f4mico\u00a0de\u00a0acesso\u00a0\u00e0\u00a0mem\u00f3ria,\u00a0por\u00a0sua\u00a0vez,\u00a0permite\u00a0que\u00a0o\u00a0usu\u00e1rio\u00a0realize\u00a0\n\nleituras\u00a0ou\u00a0escritas\u00a0rand\u00f4micas\u00a0na\u00a0mem\u00f3ria\u00a0atrav\u00e9s\u00a0das\u00a0portas\u00a0de\u00a0acesso.\u00a0As\u00a0portas\u00a0rand\u00f4micas\u00a0\n\npossuem\u00a0a\u00a0prioridade\u00a0mais\u00a0alta\u00a0no\u00a0acesso\u00a0a\u00a0mem\u00f3ria\u00a0quando\u00a0comparadas\u00a0com\u00a0as\u00a0sequenciais.\u00a0\n\nA\u00a0Figura\u00a032\u00a0mostra\u00a0o\u00a0diagrama\u00a0de\u00a0blocos\u00a0do\u00a0PROCMultiPort\u00a0onde\u00a0o\u00a0caminho\u00a0de\u00a0dados\u00a0\n\nentre\u00a0a\u00a0mem\u00f3ria\u00a0e\u00a0a\u00a0aplica\u00e7\u00e3o\u00a0pode\u00a0ser\u00a0visto.\u00a0\n\n \nFigura 32 Diagrama de blocos do PROCMultiPort.\u00a0\n\nO\u00a0IP\u00a0core\u00a0do\u00a0controlador\u00a0do\u00a0PROCMultiPort\u00a0possui\u00a0duas\u00a0interfaces\u00a0b\u00e1sicas:\u00a0\n\n\u2022 Interface\u00a0com\u00a0a\u00a0mem\u00f3ria,\u00a0que\u00a0se\u00a0conecta\u00a0diretamente\u00a0com\u00a0a\u00a0mem\u00f3ria\u00a0DDR.\u00a0\n\n\n\nCap\u00edtulo\u00a04\u00a0\u2013\u00a0Plataforma\u00a0Utilizada\u00a0\n \n\n \n\n59\u00a0\n\n\u2022 Interface\u00a0das\u00a0portas\u00a0ou\u00a0interface\u00a0com\u00a0o\u00a0usu\u00e1rio,\u00a0que\u00a0se\u00a0conecta\u00a0com\u00a0o\u00a0host?pc\u00a0ou\u00a0com\u00a0a\u00a0\n\nl\u00f3gica\u00a0 do\u00a0 usu\u00e1rio,\u00a0 especificando\u00a0 a\u00a0 largura\u00a0 de\u00a0 dados,\u00a0 frequ\u00eancia\u00a0 de\u00a0 opera\u00e7\u00e3o,\u00a0 tipo\u00a0 de\u00a0\n\nacesso,\u00a0etc.\u00a0\n\n4.3 Infraestrutura\u00a0de\u00a0Software\u00a0\n\nNessa\u00a0se\u00e7\u00e3o\u00a0ser\u00e3o\u00a0apresentadas\u00a0as\u00a0principais\u00a0caracter\u00edsticas\u00a0da\u00a0aplica\u00e7\u00e3o\u00a0PROCWizard,\u00a0\n\nferramenta\u00a0 utilizada\u00a0 na\u00a0 integra\u00e7\u00e3o\u00a0 entre\u00a0 os\u00a0 m\u00f3dulos\u00a0 de\u00a0 hardware\u00a0 e\u00a0 software,\u00a0 cria\u00e7\u00e3o\u00a0 e\u00a0\n\nintegra\u00e7\u00e3o\u00a0 de\u00a0 IP?cores.\u00a0 Nessa\u00a0 se\u00e7\u00e3o\u00a0 tamb\u00e9m\u00a0 ser\u00e1\u00a0 mostrado\u00a0 o\u00a0 device\u00a0 driver\u00a0 criado\u00a0 pela\u00a0\n\naplica\u00e7\u00e3o\u00a0 PROCWizard,\u00a0 respons\u00e1vel\u00a0 pela\u00a0 comunica\u00e7\u00e3o\u00a0 entre\u00a0 a\u00a0 aplica\u00e7\u00e3o\u00a0 que\u00a0 est\u00e1\u00a0 sendo\u00a0\n\nexecutada\u00a0no\u00a0host\u00a0e\u00a0a\u00a0placa\u00a0de\u00a0prototipa\u00e7\u00e3o.\u00a0\n\n4.3.1 A\u00a0PROCWizard\u00a0\n\nA\u00a0 PROCWizard\u00a0 da\u00a0 GiDEL\u00a0 [37]\u00a0 \u00e9\u00a0 uma\u00a0 aplica\u00e7\u00e3o\u00a0 que\u00a0 tem\u00a0 como\u00a0 objetivo\u00a0 integrar\u00a0\n\ncomponentes\u00a0de\u00a0hardware\u00a0e\u00a0software\u00a0durante\u00a0o\u00a0desenvolvimento\u00a0de\u00a0um\u00a0projeto.\u00a0Trabalhando\u00a0\n\nem\u00a0 conjunto\u00a0 com\u00a0 as\u00a0 placas\u00a0 da\u00a0 GiDEL,\u00a0 essa\u00a0 aplica\u00e7\u00e3o\u00a0 permite\u00a0 que\u00a0 o\u00a0 usu\u00e1rio\u00a0 rapidamente\u00a0\n\ndesenvolva\u00a0 um\u00a0 projeto\u00a0 que\u00a0 pode\u00a0 ser\u00a0 automaticamente\u00a0 traduzido\u00a0 em\u00a0 c\u00f3digo\u00a0 HDL\u00a0 e\u00a0 C++.\u00a0 O\u00a0\n\nc\u00f3digo\u00a0C++\u00a0se\u00a0comunica\u00a0com\u00a0o\u00a0c\u00f3digo\u00a0HDL\u00a0atrav\u00e9s\u00a0do\u00a0barramento\u00a0PCI,\u00a0garantindo\u00a0uma\u00a0f\u00e1cil\u00a0\n\nintegra\u00e7\u00e3o\u00a0hardware?software.\u00a0\n\nPROCWizard\u00a0disponibiliza\u00a0tamb\u00e9m\u00a0um\u00a0ambiente\u00a0 \u00a0para\u00a0teste/depura\u00e7\u00e3o\u00a0do\u00a0projeto\u00a0do\u00a0\n\nusu\u00e1rio.\u00a0No\u00a0modo\u00a0de\u00a0Debug\u00a0(depura\u00e7\u00e3o)\u00a0da\u00a0ferramenta,\u00a0pode\u00a0acessar\u00a0a\u00a0placa\u00a0no\u00a0momento\u00a0da\u00a0\n\nexecu\u00e7\u00e3o\u00a0do\u00a0projeto\u00a0atrav\u00e9s\u00a0de\u00a0um\u00a0browser,\u00a0manualmente\u00a0ou\u00a0utilizando\u00a0scripts\u00a0/\u00a0macros.\u00a0O\u00a0\n\nambiente\u00a0 de\u00a0 co?simula\u00e7\u00e3o\u00a0 permite\u00a0 o\u00a0 compartilhamento\u00a0 simult\u00e2neo,\u00a0 pelos\u00a0 componentes\u00a0 de\u00a0\n\nhardware\u00a0e\u00a0software,\u00a0da\u00a0mesma\u00a0informa\u00e7\u00e3o\u00a0e\u00a0defini\u00e7\u00f5es\u00a0do\u00a0projeto.\u00a0Dessa\u00a0forma,\u00a0o\u00a0tempo\u00a0de\u00a0\n\ndesenvolvimento\u00a0do\u00a0projeto\u00a0\u00e9\u00a0reduzido,\u00a0e\u00a0a\u00a0confiabilidade\u00a0e\u00a0manuten\u00e7\u00e3o\u00a0do\u00a0projeto\u00a0se\u00a0tornam\u00a0\n\nmelhores.\u00a0\n\nAs\u00a0principais\u00a0caracter\u00edsticas\u00a0e\u00a0funcionalidades\u00a0do\u00a0PROCWizard\u00a0s\u00e3o:\u00a0\n\n Integra\u00e7\u00e3o\u00a0autom\u00e1tica\u00a0entre\u00a0software\u00a0e\u00a0hardware.\u00a0\n\n Integra\u00e7\u00e3o\u00a0autom\u00e1tica\u00a0de\u00a0IP\u00a0cores\u00a0da\u00a0GiDEL\u00a0no\u00a0projeto.\u00a0\n\n Gera\u00e7\u00e3o\u00a0de\u00a0c\u00f3digo\u00a0HDL.\u00a0\n\n\n\nCap\u00edtulo\u00a04\u00a0\u2013\u00a0Plataforma\u00a0Utilizada\u00a0\n \n\n \n\n60\u00a0\n\n Gera\u00e7\u00e3o\u00a0do\u00a0Device\u00a0driver\u00a0em\u00a0C++.\u00a0\n\n Gera\u00e7\u00e3o\u00a0de\u00a0documenta\u00e7\u00e3o.\u00a0\n\n Debug\u00a0de\u00a0hardware. \n\nDentre\u00a0as\u00a0caracter\u00edsticas\u00a0acima,\u00a0talvez\u00a0a\u00a0mais\u00a0importante\u00a0seja\u00a0a\u00a0gera\u00e7\u00e3o\u00a0autom\u00e1tica\u00a0dos\u00a0\n\nm\u00f3dulos\u00a0de\u00a0hardware,\u00a0em\u00a0uma\u00a0 linguagem\u00a0de\u00a0descri\u00e7\u00e3o\u00a0de\u00a0hardware\u00a0(HDL).\u00a0Neste\u00a0sentido,\u00a0a\u00a0\n\nferramente\u00a0 cria\u00a0 um\u00a0 m\u00f3dulo\u00a0 top?level\u00a0 que\u00a0 conecta\u00a0 o\u00a0 sub?m\u00f3dulo\u00a0 respons\u00e1vel\u00a0 pela\u00a0 interface\u00a0\n\nhardware/software\u00a0com\u00a0todos\u00a0os\u00a0subm\u00f3dulos\u00a0do\u00a0usu\u00e1rio.\u00a0Todas\u00a0as\u00a0restri\u00e7\u00f5es\u00a0da\u00a0placa\u00a0que\u00a0s\u00e3o\u00a0\n\nnecess\u00e1rias\u00a0para\u00a0a\u00a0gera\u00e7\u00e3o\u00a0do\u00a0hardware\u00a0e\u00a0o\u00a0projeto\u00a0do\u00a0Quartus\u00a0[38],\u00a0contendo\u00a0essas\u00a0restri\u00e7\u00f5es,\u00a0\n\ne\u00a0o\u00a0m\u00f3dulo\u00a0top?level\u00a0tamb\u00e9m\u00a0s\u00e3o\u00a0gerados\u00a0automaticamente.\u00a0Isso\u00a0faz\u00a0com\u00a0que\u00a0o\u00a0desenvolvedor\u00a0\n\nn\u00e3o\u00a0tenha\u00a0que\u00a0definir\u00a0os\u00a0detalhes\u00a0da\u00a0aloca\u00e7\u00e3o\u00a0dos\u00a0pinos\u00a0do\u00a0FPGA\u00a0e\u00a0protocolo\u00a0de\u00a0comunica\u00e7\u00e3o\u00a0\n\ndo\u00a0barramento\u00a0PCI.\u00a0Uma\u00a0vis\u00e3o\u00a0geral\u00a0do\u00a0sistema\u00a0\u00e9\u00a0mostrada\u00a0na\u00a0Figura\u00a033.\u00a0\n\n \nFigura 33 Vis\u00e3o Geral do Sistema gerado na PROCWizard.\u00a0\n\n4.3.2 O\u00a0Device\u00a0driver\u00a0\n\nO\u00a0 aplicativo\u00a0 PROCWizard\u00a0 permite\u00a0 a\u00a0 gera\u00e7\u00e3o\u00a0 de\u00a0 um\u00a0 device\u00a0 driver\u00a0 para\u00a0 acesso\u00a0 aos\u00a0\n\nm\u00f3dulos\u00a0de\u00a0hardware\u00a0na\u00a0placa\u00a0de\u00a0prototipa\u00e7\u00e3o,\u00a0como\u00a0uma\u00a0classe\u00a0em\u00a0C++.\u00a0Isto\u00a0faz\u00a0com\u00a0que\u00a0o\u00a0\n\nmesmo\u00a0seja\u00a0visto\u00a0como\u00a0um\u00a0objeto\u00a0em\u00a0C++\u00a0na\u00a0aplica\u00e7\u00e3o\u00a0do\u00a0usu\u00e1rio.\u00a0Este\u00a0driver\u00a0tamb\u00e9m\u00a0realiza\u00a0\n\n\n\nCap\u00edtulo\u00a04\u00a0\u2013\u00a0Plataforma\u00a0Utilizada\u00a0\n \n\n \n\n61\u00a0\n\na\u00a0fun\u00e7\u00e3o\u00a0de\u00a0 inicializa\u00e7\u00e3o\u00a0do\u00a0hardware(configura\u00e7\u00e3o\u00a0do\u00a0FPGA),\u00a0assim\u00a0como\u00a0configura\u00e7\u00f5es\u00a0das\u00a0\n\nfrequ\u00eancias\u00a0de\u00a0trabalho\u00a0da\u00a0placa.\u00a0\n\n4.4 Conclus\u00f5es\u00a0\n\nO\u00a0sistema\u00a0PROCe\u00a0III\u00a0apresentado\u00a0se\u00a0mostrou\u00a0um\u00a0sistema\u00a0bastante\u00a0interessante\u00a0para\u00a0ser\u00a0\n\nusado\u00a0por\u00a0desenvolvedores\u00a0de\u00a0IP?cores\u00a0em\u00a0FPGA\u00a0que\u00a0necessitam\u00a0de\u00a0uma\u00a0boa\u00a0quantidade\u00a0de\u00a0\n\nmem\u00f3ria\u00a0externa\u00a0e\u00a0uma\u00a0comunica\u00e7\u00e3o\u00a0veloz\u00a0com\u00a0a\u00a0CPU,\u00a0atrav\u00e9s\u00a0do\u00a0barramento\u00a0PCIe.\u00a0\n\nEsse\u00a0 sistema\u00a0 apresenta\u00a0 alguns\u00a0 pontos\u00a0 positivos\u00a0 e\u00a0 negativos.\u00a0 A\u00a0 caracter\u00edstica\u00a0 mais\u00a0\n\ninteressante\u00a0 do\u00a0 produto\u00a0 da\u00a0 GiDEL\u00a0 \u00e9\u00a0 o\u00a0 fato\u00a0 de\u00a0 o\u00a0 desenvolvedor\u00a0 poder\u00a0 se\u00a0 concentrar\u00a0 no\u00a0\n\ndesenvolvimento\u00a0do\u00a0n\u00facleo\u00a0de\u00a0seu\u00a0problema,\u00a0 j\u00e1\u00a0que\u00a0o\u00a0sistema\u00a0PROCe\u00a0 III\u00a0disponibiliza\u00a0v\u00e1rias\u00a0\n\nferramentas\u00a0que\u00a0implementam\u00a0a\u00a0comunica\u00e7\u00e3o\u00a0tanto\u00a0com\u00a0a\u00a0mem\u00f3ria\u00a0como\u00a0com\u00a0\u00a0barramento\u00a0\n\nPCIe,\u00a0 fazendo\u00a0 com\u00a0 que\u00a0 o\u00a0 desenvolvedor\u00a0 tenha\u00a0 que\u00a0 se\u00a0 preocupar\u00a0 em\u00a0 apenas\u00a0 utilizar\u00a0 essas\u00a0\n\nferramentas.\u00a0\n\nUm\u00a0ponto\u00a0negativo\u00a0desse\u00a0sistema\u00a0\u00e9\u00a0a\u00a0quantidade\u00a0de\u00a0blocos\u00a0de\u00a0mem\u00f3ria\u00a0dispon\u00edveis.\u00a0\n\nCaso\u00a0a\u00a0placa\u00a0possu\u00edsse\u00a0mais\u00a0blocos\u00a0de\u00a0mem\u00f3ria,\u00a0mais\u00a0n\u00facleos\u00a0de\u00a0processamento\u00a0poderiam\u00a0ser\u00a0\n\ninstanciados\u00a0na\u00a0arquitetura,\u00a0fazendo\u00a0com\u00a0que\u00a0sua\u00a0velocidade\u00a0de\u00a0computa\u00e7\u00e3o\u00a0aumentasse.\u00a0\n\n\u00a0\n\n\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n62\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\nCap\u00edtulo\u00a0\n\n5\u00a0\n5 Plataforma\u00a0Desenvolvida\u00a0\n\n\u00a0\n\nEste\u00a0 cap\u00edtulo\u00a0 tem\u00a0 como\u00a0 objetivo\u00a0 mostrar\u00a0 a\u00a0 plataforma\u00a0 desenvolvida\u00a0 nessa\u00a0\n\ndisserta\u00e7\u00e3o.\u00a0A\u00a0plataforma\u00a0pode\u00a0ser\u00a0dividida\u00a0em\u00a0tr\u00eas\u00a0partes\u00a0principais:\u00a0a\u00a0Aplica\u00e7\u00e3o\u00a0de\u00a0Controle\u00a0e\u00a0\n\nComunica\u00e7\u00e3o\u00a0da\u00a0Arquitetura\u00a0para\u00a0processamento\u00a0em\u00a0stream;\u00a0o\u00a0N\u00facleo\u00a0de\u00a0Processamento\u00a0que\u00a0\n\n\u00e9\u00a0o\u00a0m\u00f3dulo\u00a0respons\u00e1vel\u00a0por\u00a0implementar\u00a0a\u00a0equa\u00e7\u00e3o\u00a0de\u00a0diferen\u00e7as\u00a0finitas;\u00a0e\u00a0a\u00a0Arquitetura\u00a0para\u00a0\n\nprocessamento\u00a0em\u00a0stream,respons\u00e1vel\u00a0por\u00a0controlar\u00a0todo\u00a0o\u00a0fluxo\u00a0de\u00a0dados.\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\n\u00a0 \u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n63\n\n5.1 Vis\u00e3o\u00a0geral\u00a0da\u00a0plataforma\u00a0desenvolvida\u00a0\n\nA\u00a0 Plataforma\u00a0 desenvolvida\u00a0 nessa\u00a0 disserta\u00e7\u00e3o\u00a0 segue\u00a0 uma\u00a0 das\u00a0 tend\u00eancias\u00a0 atuais\u00a0 de\u00a0\n\ndesenvolvimento\u00a0 de\u00a0 plataformas\u00a0 de\u00a0 alto\u00a0 desempenho,\u00a0 qual\u00a0 seja,\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 dispositivo\u00a0\n\nl\u00f3gicos\u00a0 program\u00e1veis,\u00a0 os\u00a0 FPGAs,\u00a0 para\u00a0 acelera\u00e7\u00e3o\u00a0 de\u00a0 processamento\u00a0 de\u00a0 dados,\u00a0 com\u00a0\n\nconsequente\u00a0 aumento\u00a0 no\u00a0 desempenho\u00a0 de\u00a0 sistemas\u00a0 computacionais.\u00a0 A\u00a0 plataforma\u00a0 proposta\u00a0\n\nutiliza\u00a0 um\u00a0 FPGA\u00a0 acoplado\u00a0 a\u00a0 uma\u00a0 CPU\u00a0 de\u00a0 prop\u00f3sito\u00a0 geral,\u00a0 atrav\u00e9s\u00a0 de\u00a0um\u00a0 barramento\u00a0 r\u00e1pido\u00a0\n\nPCIe.\u00a0O\u00a0FPGA\u00a0\u00e9\u00a0utilizado\u00a0como\u00a0um\u00a0coprocessador\u00a0que\u00a0implementa\u00a0a\u00a0parte\u00a0de\u00a0um\u00a0algoritmo\u00a0que\u00a0\n\npossui\u00a0uma\u00a0computa\u00e7\u00e3o\u00a0 intensiva\u00a0de\u00a0dados.\u00a0Dessa\u00a0forma,\u00a0o\u00a0c\u00f3digo\u00a0que\u00a0 j\u00e1\u00a0est\u00e1\u00a0sendo\u00a0usado\u00a0\n\npara\u00a0 resolver\u00a0 o\u00a0 problema\u00a0 pode\u00a0 ser\u00a0 mantido,\u00a0 substituindo,\u00a0 apenas,\u00a0 a\u00a0 parte\u00a0 que\u00a0 realiza\u00a0 a\u00a0\n\ncomputa\u00e7\u00e3o\u00a0intensiva,\u00a0por\u00a0uma\u00a0chamada\u00a0de\u00a0fun\u00e7\u00e3o\u00a0que,\u00a0na\u00a0verdade,\u00a0estar\u00e1\u00a0sendo\u00a0executada\u00a0\n\nem\u00a0um\u00a0componente\u00a0de\u00a0hardware\u00a0(FPGA).\u00a0\n\nEsta\u00a0plataforma\u00a0foi\u00a0desenvolvida\u00a0com\u00a0o\u00a0objetivo\u00a0de\u00a0acelerar\u00a0o\u00a0processamento\u00a0de\u00a0um\u00a0\n\nalgoritmo,\u00a0 que\u00a0 lida\u00a0 com\u00a0 modelagem\u00a0 2D\u00a0 em\u00a0 s\u00edsmica,\u00a0 o\u00a0 qual\u00a0 representa\u00a0 o\u00a0 primeiro\u00a0 passo\u00a0\n\ncomputacional\u00a0do\u00a0m\u00e9todo\u00a0s\u00edsmico\u00a0RTM.\u00a0\n\nO\u00a0 sistema\u00a0 \u00e9\u00a0 dividido\u00a0 em\u00a0 duas\u00a0 parti\u00e7\u00f5es\u00a0 (SW/HW).\u00a0 A\u00a0 primeira\u00a0 diz\u00a0 respeito\u00a0 ao\u00a0\n\ncomponente\u00a0de\u00a0software,\u00a0um\u00a0aplicativo\u00a0de\u00a0controle\u00a0e\u00a0comunica\u00e7\u00e3o\u00a0que\u00a0\u00e9\u00a0executado\u00a0na\u00a0CPU.\u00a0\n\nEsse\u00a0aplicativo\u00a0tem\u00a0como\u00a0objetivo\u00a0controlar\u00a0e\u00a0fornecer\u00a0todos\u00a0os\u00a0dados\u00a0necess\u00e1rios\u00a0para\u00a0que\u00a0a\u00a0\n\narquitetura\u00a0em\u00a0hardware\u00a0possa\u00a0ser\u00a0executada,\u00a0no\u00a0FPGA.\u00a0A\u00a0segunda\u00a0parti\u00e7\u00e3o,\u00a0a\u00a0arquitetura\u00a0para\u00a0\n\nprocessamento\u00a0em\u00a0stream,\u00a0foi\u00a0desenvolvida\u00a0em\u00a0hardware\u00a0e\u00a0tem\u00a0como\u00a0objetivo\u00a0implementar,\u00a0\n\nde\u00a0 uma\u00a0 forma\u00a0 otimizada,\u00a0 o\u00a0 m\u00e9todo\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas\u00a0 utilizado\u00a0 na\u00a0 modelagem\u00a0 s\u00edsmica,\u00a0 o\u00a0\n\nprimeiro\u00a0passo\u00a0computacional\u00a0do\u00a0m\u00e9todo\u00a0RTM.\u00a0A\u00a0Figura\u00a034 mostra\u00a0o\u00a0diagrama\u00a0de\u00a0blocos\u00a0dessa\u00a0\n\nplataforma.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n64\n\n \nFigura 34 Diagrama de blocos da plataforma desenvolvida.\u00a0\n\nA\u00a0plataforma\u00a0possui\u00a0o\u00a0fluxo\u00a0de\u00a0processamento\u00a0mostrado\u00a0na\u00a0Figura\u00a035.\u00a0O\u00a0primeiro\u00a0passo\u00a0\n\ndo\u00a0fluxo\u00a0\u00e9\u00a0a\u00a0escolha\u00a0do\u00a0tamanho\u00a0do\u00a0problema\u00a0e\u00a0da\u00a0localiza\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0pelo\u00a0usu\u00e1rio.\u00a0\n\nAp\u00f3s\u00a0essa\u00a0escolha,\u00a0o\u00a0aplicativo\u00a0de\u00a0controle\u00a0e\u00a0comunica\u00e7\u00e3o\u00a0realiza\u00a0alguns\u00a0pr\u00e9?processamentos,\u00a0\n\ncomo,\u00a0por\u00a0exemplo,\u00a0o\u00a0c\u00e1lculo\u00a0do\u00a0vetor\u00a0de\u00a0pulso\u00a0s\u00edsmico,\u00a0a\u00a0gera\u00e7\u00e3o\u00a0das\u00a0matrizes\u00a0de\u00a0entrada,\u00a0e\u00a0o\u00a0\n\ncalculo\u00a0e\u00a0gera\u00e7\u00e3o\u00a0de\u00a0alguns\u00a0par\u00e2metros\u00a0que\u00a0s\u00e3o\u00a0enviados\u00a0para\u00a0a\u00a0arquitetura\u00a0em\u00a0hardware.\u00a0Em\u00a0\n\nseguida,\u00a0o\u00a0aplicativo\u00a0verifica,\u00a0atrav\u00e9s\u00a0do\u00a0device\u00a0driver,\u00a0se\u00a0a\u00a0placa\u00a0est\u00e1\u00a0pronta\u00a0para\u00a0receber\u00a0os\u00a0\n\ndados.\u00a0 Caso\u00a0 a\u00a0 placa\u00a0 esteja\u00a0 preparada\u00a0 para\u00a0 receber\u00a0 os\u00a0 dados,\u00a0 o\u00a0 aplicativo\u00a0 os\u00a0 envia\u00a0 para\u00a0 a\u00a0\n\nmem\u00f3ria\u00a0da\u00a0placa.\u00a0Em\u00a0seguida,\u00a0o\u00a0aplicativo\u00a0sinaliza\u00a0para\u00a0arquitetura\u00a0para\u00a0processamento\u00a0em\u00a0\n\nstream\u00a0que\u00a0todos\u00a0os\u00a0dados\u00a0necess\u00e1rios\u00a0para\u00a0a\u00a0computa\u00e7\u00e3o\u00a0do\u00a0problema\u00a0escolhido\u00a0pelo\u00a0usu\u00e1rio\u00a0\n\nj\u00e1\u00a0se\u00a0encontram\u00a0na\u00a0mem\u00f3ria.\u00a0A\u00a0arquitetura,\u00a0ent\u00e3o,\u00a0realiza\u00a0o\u00a0um\u00a0passo\u00a0de\u00a0processamento\u00a0sobre\u00a0\n\nos\u00a0 dados.\u00a0 Caso\u00a0 todos\u00a0 os\u00a0 passos\u00a0 de\u00a0 processamentos\u00a0 tenham\u00a0 sido\u00a0 realizados,\u00a0 a\u00a0 arquitetura\u00a0\n\nsinaliza\u00a0para\u00a0o\u00a0aplicativo\u00a0que\u00a0os\u00a0resultados\u00a0est\u00e3o\u00a0dispon\u00edveis.\u00a0Caso\u00a0contr\u00e1rio,\u00a0o\u00a0passo\u00a0seguinte\u00a0\n\nde\u00a0 computa\u00e7\u00e3o\u00a0 \u00e9\u00a0 realizado.\u00a0 Quando\u00a0 todos\u00a0 os\u00a0 passos\u00a0 de\u00a0 processamento\u00a0 s\u00e3o\u00a0 realizados,\u00a0 o\u00a0\n\naplicativo,\u00a0ent\u00e3o,\u00a0l\u00ea\u00a0da\u00a0mem\u00f3ria\u00a0da\u00a0placa\u00a0os\u00a0resultados,\u00a0e\u00a0os\u00a0disponibiliza\u00a0para\u00a0o\u00a0usu\u00e1rio\u00a0atrav\u00e9s\u00a0\n\nde\u00a0um\u00a0arquivo.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n65\n\n \nFigura 35 Fluxo de processamento da plataforma.\u00a0\n\n5.2 Aplica\u00e7\u00e3o\u00a0de\u00a0Controle\u00a0e\u00a0Comunica\u00e7\u00e3o\u00a0\n\nUm\u00a0aplicativo\u00a0de\u00a0Controle\u00a0e\u00a0Comunica\u00e7\u00e3o\u00a0foi\u00a0desenvolvido\u00a0em\u00a0software\u00a0com\u00a0o\u00a0objetivo\u00a0\n\ncontrolar\u00a0 toda\u00a0 a\u00a0 arquitetura\u00a0 para\u00a0 o\u00a0 processamento\u00a0 em\u00a0 stream.\u00a0 Ou\u00a0 seja,\u00a0 fornecer\u00a0 dados\u00a0\n\nnecess\u00e1rios\u00a0 para\u00a0 os\u00a0 n\u00facleos\u00a0 de\u00a0 processamentos\u00a0 realizarem\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 da\u00a0 equa\u00e7\u00e3o\u00a0 de\u00a0\n\ndiferen\u00e7as\u00a0finitas,\u00a0fornecer\u00a0par\u00e2metros\u00a0para\u00a0o\u00a0controle\u00a0de\u00a0fluxo\u00a0de\u00a0dados\u00a0na\u00a0arquitetura,\u00a0e\u00a0ler\u00a0\n\n\n\nCap\u00edtulo 5 \u2013 Plataforma Desenvolvida \n \n\n \n\n66\n\nos resultados da mem\u00f3ria da placa. Para se comunicar com a placa, a aplica\u00e7\u00e3o utiliza o device \n\ndriver apresentado no capitulo 3 na se\u00e7\u00e3o 4.3.2. A Figura 36 mostra o diagrama de blocos da \n\narquitetura Interna da Aplica\u00e7\u00e3o. \n\n \nFigura 36 Arquitetura interna do Aplicativo de Controle e Comunica\u00e7\u00e3o. \n\nComo citado anteriormente, o Aplicativo de Controle e Comunica\u00e7\u00e3o \u00e9 respons\u00e1vel por \n\nenviar todas as matrizes de entrada, o vetor de entrada e os par\u00e2metros de configura\u00e7\u00e3o da \n\narquitetura para processamento em stream. Ap\u00f3s enviar todos esses dados, a aplica\u00e7\u00e3o sinaliza \n\npara a arquitetura, atrav\u00e9s de um sinal (start_process), que o processamento j\u00e1 pode ser \n\niniciado. Ao final, quando a arquitetura finaliza o processamento, um sinal de end_process \n\nsinaliza para a aplica\u00e7\u00e3o que o processamento chegou ao fim, Ap\u00f3s a finaliza\u00e7\u00e3o do \n\nprocessamento, a aplica\u00e7\u00e3o faz a leitura da matriz de resposta. \n\nO vetor de entrada \u00e9 o vetor do pulso s\u00edsmico, que representa a fonte de ondas s\u00edsmicas \n\ninserida no modelo 2D. Ou seja, a onda que \u00e9 inserida no modelo \u00e9 representada por um vetor \n\nonde os \u00edndices desse vetor representam os instante de tempo, e os elementos do vetor \n\nrepresentam os valores da amplitude da onda em cada um desses instantes de tempo. Esse \n\nvetor \u00e9 gerado a partir de par\u00e2metros espec\u00edficos do problema, como a frequ\u00eancia da onda \n\ns\u00edsmica, o tamanho do grid que est\u00e1 representando o terreno, entre outros. Cada elemento \n\ndesse vetor \u00e9 representado por um n\u00famero em ponto flutuante de 32 bits que \u00e9 utilizado em \n\ncada passo de processamento da arquitetura. Ou seja, a onda s\u00edsmica que \u00e9 inserida no modelo \n\n\n\nCap\u00edtulo 5 \u2013 Plataforma Desenvolvida \n \n\n \n\n67\n\n\u00e9 dividida espacialmente em v\u00e1rios valores, e cada um desses valores \u00e9 inserido no modelo a \n\ncada passo de processamento. Ap\u00f3s o vetor ser gerado ele \u00e9 enviado para a mem\u00f3ria da placa. \n\nAs matrizes de entrada s\u00e3o representadas pela matriz de press\u00e3o atual, a matriz de \n\npress\u00e3o anterior e a matriz de velocidade. As matrizes de press\u00e3o atual e anterior s\u00e3o geradas e \n\ninicializadas direto na mem\u00f3ria da aplica\u00e7\u00e3o, com todos os seus elementos com valores iguais a \n\nzero. A matriz de velocidade, por sua vez, pode ser lida a partir de um arquivo ou pode ser \n\ngerada direto na mem\u00f3ria da aplica\u00e7\u00e3o. Cada elemento dessas tr\u00eas matrizes \u00e9 representado \n\npor um n\u00famero, ponto flutuante, com 32 bits. Ap\u00f3s a gera\u00e7\u00e3o dessas matrizes, cada uma delas \n\n\u00e9 transformada em um vetor unidimensional, ou quais, s\u00e3o ent\u00e3o, transferidos para a mem\u00f3ria \n\nda placa.  \n\nA convers\u00e3o matriz x vetor \u00e9 realizada, a partir da divis\u00e3o da matriz em conjuntos de \n\nquatro colunas inteiras da matriz. A esta estrutura vetorial d\u00e1-se o nome de slice. Dessa forma, \n\numa matriz se torna um conjunto de slices sequenciais, onde o n\u00famero de slices \u00e9 igual ao \n\nn\u00famero de colunas da matriz dividido por quatro. O vetor resultante possui, portanto, uma \n\nlargura de dados quatro vezes maior que o tamanho de um elemento da matriz, ou seja, cada \n\nelemento desse vetor possui 128 bits. O tamanho desse vetor equivale ao n\u00famero de slices \n\nvezes o n\u00famero de linhas da matriz. A Figura 37 mostra esse processo de transforma\u00e7\u00e3o para \n\numa matriz com 12 linhas e 16 colunas. \n\n \nFigura 37 Transforma\u00e7\u00e3o de uma matriz em um vetor unidimensional. \n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n68\n\nAl\u00e9m\u00a0da\u00a0convers\u00e3o,\u00a0alguns\u00a0par\u00e2metros\u00a0precisam\u00a0ser\u00a0transferidos\u00a0para\u00a0a\u00a0arquitetura,\u00a0os\u00a0\n\nquais\u00a0 s\u00e3o\u00a0 fornecidos\u00a0 pelo\u00a0 usu\u00e1rio\u00a0 da\u00a0 plataforma,\u00a0 em\u00a0 fun\u00e7\u00e3o\u00a0 do\u00a0 tamanho\u00a0 problema\u00a0 a\u00a0 ser\u00a0\n\nresolvido.\u00a0Esses\u00a0par\u00e2metros\u00a0s\u00e3o:\u00a0n\u00famero\u00a0de\u00a0linhas\u00a0da\u00a0matriz\u00a0(PAR_num_lines\u00a0[15:0]),\u00a0n\u00famero\u00a0\n\nde\u00a0colunas\u00a0da\u00a0matriz\u00a0(PAR_num_cols\u00a0[15:0]),\u00a0n\u00famero\u00a0de\u00a0passos\u00a0desejados\u00a0de\u00a0processamento\u00a0\n\n(PAR_num_times_steps\u00a0[15:0]),\u00a0a\u00a0linha\u00a0onde\u00a0ser\u00e1\u00a0inserido\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0(PAR_pulse_pos_line\u00a0\n\n[15:0])\u00a0e\u00a0a\u00a0coluna\u00a0onde\u00a0ser\u00e1\u00a0insira\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0(PAR_pulse_pos_col\u00a0[15:0]).\u00a0A\u00a0partir\u00a0desses\u00a0\n\ncinco\u00a0par\u00e2metros\u00a0iniciais\u00a0s\u00e3o\u00a0gerados\u00a0os\u00a0seguintes\u00a0par\u00e2metros:\u00a0\n\na. \u00a0n\u00famero\u00a0de\u00a0slices\u00a0da\u00a0matriz\u00a0(PAR_num_slices\u00a0[15:0]),\u00a0como\u00a0descrito\u00a0acima;\u00a0\u00a0\n\nb. o\u00a0n\u00famero\u00a0de\u00a0passos\u00a0de\u00a0 inicializa\u00e7\u00e3o\u00a0que\u00a0s\u00e3o\u00a0realizados\u00a0para\u00a0as\u00a0matrizes\u00a0de\u00a0entrada\u00a0\n\n(PAR_num_init_steps\u00a0[15:0]).\u00a0Esse\u00a0valor\u00a0\u00e9\u00a0igual\u00a0ao\u00a0n\u00famero\u00a0de\u00a0linhas\u00a0vezes\u00a0dois;\u00a0\u00a0\n\nc. o\u00a0slice\u00a0onde\u00a0ser\u00e1\u00a0inserido\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0(PAR_pulse_pos_slice\u00a0[15:0]),\u00a0sendo\u00a0esse\u00a0igual\u00a0\n\nao\u00a0valor\u00a0da\u00a0coluna\u00a0onde\u00a0ser\u00e1\u00a0inserido\u00a0o\u00a0pulso\u00a0dividido\u00a0por\u00a0quatro.\u00a0Caso\u00a0esse\u00a0valor\u00a0n\u00e3o\u00a0\n\nresulte\u00a0em\u00a0um\u00a0n\u00famero\u00a0inteiro,\u00a0deve?se\u00a0arredonda?lo\u00a0para\u00a0o\u00a0pr\u00f3ximo\u00a0valor\u00a0inteiro.\u00a0\n\nd. o\u00a0 n\u00famero\u00a0 de\u00a0 linhas\u00a0 process\u00e1veis\u00a0 da\u00a0 matriz\u00a0 (PAR_processable_lines\u00a0 [15:0]),\u00a0 o\u00a0 que\u00a0\n\nrepresenta\u00a0 o\u00a0 n\u00famero\u00a0 de\u00a0 linhas\u00a0 da\u00a0 matriz\u00a0 menos\u00a0 quatro.\u00a0 Essa\u00a0 subtra\u00e7\u00e3o\u00a0 de\u00a0 quatro\u00a0\n\nrepresenta\u00a0as\u00a0linhas\u00a0que\u00a0s\u00e3o\u00a0bordas\u00a0na\u00a0matriz\u00a0e\u00a0que\u00a0n\u00e3o\u00a0precisam\u00a0ser\u00a0processadas;\u00a0\n\ne. o\u00a0endere\u00e7o\u00a0inicial\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0(PAR_apf_start_addr\u00a0[31:0]);\u00a0\n\nf. o\u00a0endere\u00e7o\u00a0inicial\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior\u00a0(PAR_ppf_start_addr\u00a0[31:0]);\u00a0\n\ng. o\u00a0endere\u00e7o\u00a0inicial\u00a0da\u00a0matriz\u00a0de\u00a0velocidades\u00a0(PAR_vel_start_addr\u00a0[31:0]);\u00a0\n\nh. o\u00a0endere\u00e7o\u00a0inicial\u00a0do\u00a0vetor\u00a0de\u00a0pulso\u00a0s\u00edsmico\u00a0(PAR_seismic_start_addr\u00a0[31:0]).\u00a0\u00a0\n\nAs\u00a0 palavras\u00a0 entre\u00a0 par\u00eanteses\u00a0 s\u00e3o\u00a0 os\u00a0 nomes\u00a0 dos\u00a0 atributos\u00a0 da\u00a0 classe\u00a0 do\u00a0 device\u00a0 driver,\u00a0\n\ndescrito\u00a0 no\u00a0 capitulo\u00a0 anterior,\u00a0 a\u00a0 partir\u00a0 dos\u00a0 quais\u00a0 o\u00a0 aplicativo\u00a0 envia\u00a0 par\u00e2metros\u00a0 para\u00a0 o\u00a0\n\nprocessamento.\u00a0\n\nExiste\u00a0uma\u00a0limita\u00e7\u00e3o\u00a0para\u00a0o\u00a0tamanho\u00a0de\u00a0linhas\u00a0das\u00a0matrizes\u00a0de\u00a0entrada\u00a0que\u00a0podem\u00a0ser\u00a0\n\nenviadas\u00a0 para\u00a0 a\u00a0 arquitetura\u00a0 em\u00a0 hardware.\u00a0 Por\u00e9m,\u00a0 essa\u00a0 limita\u00e7\u00e3o\u00a0 n\u00e3o\u00a0 \u00e9\u00a0 uma\u00a0 restri\u00e7\u00e3o\u00a0 da\u00a0\n\naplica\u00e7\u00e3o,\u00a0mas\u00a0sim\u00a0da\u00a0arquitetura,\u00a0ou\u00a0melhor,\u00a0do\u00a0tamanho\u00a0m\u00e1ximo\u00a0das\u00a0FIFOS\u00a0internas\u00a0no\u00a0FPGA.\u00a0\n\nEste\u00a0fato\u00a0\u00e9\u00a0fun\u00e7\u00e3o\u00a0direta\u00a0do\u00a0modelo\u00a0de\u00a0reusabilidade\u00a0de\u00a0dados\u00a0utilizado\u00a0no\u00a0modelo\u00a0proposto.\u00a0O\u00a0\n\nnumero\u00a0de\u00a0m\u00e1ximo\u00a0de\u00a0linhas\u00a0que\u00a0as\u00a0matrizes\u00a0de\u00a0entrada\u00a0podem\u00a0ter\u00a0\u00e9\u00a08192.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n69\n\n5.3 Arquitetura\u00a0para\u00a0Processamento\u00a0em\u00a0Stream\u00a0\n\n5.3.1 Vis\u00e3o\u00a0geral\u00a0da\u00a0Arquitetura\u00a0\n\nA\u00a0 Arquitetura\u00a0 para\u00a0 processamento\u00a0 em\u00a0 stream\u00a0 tem\u00a0 como\u00a0 objetivo\u00a0 fornecer\u00a0 os\u00a0 dados\u00a0\n\nnecess\u00e1rios\u00a0 para\u00a0 que\u00a0 os\u00a0 n\u00facleos\u00a0 de\u00a0 Processamento\u00a0 possam\u00a0 realizar\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 das\u00a0\n\nequa\u00e7\u00f5es\u00a0de\u00a0diferen\u00e7as\u00a0finitas.\u00a0O\u00a0algoritmo\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0possibilita\u00a0um\u00a0alto\u00a0n\u00edvel\u00a0de\u00a0\n\nparalelismo,\u00a0ou\u00a0seja,\u00a0v\u00e1rias\u00a0computa\u00e7\u00f5es\u00a0podem\u00a0ocorrer\u00a0em\u00a0paralelo,\u00a0e\u00a0a\u00a0computa\u00e7\u00e3o\u00a0de\u00a0um\u00a0\n\nelemento\u00a0 n\u00e3o\u00a0 necessita\u00a0 de\u00a0 algum\u00a0 tipo\u00a0 de\u00a0 comunica\u00e7\u00e3o\u00a0 ou\u00a0 armazenamento\u00a0 de\u00a0 elementos\u00a0\n\nvizinhos\u00a0 que\u00a0 est\u00e3o\u00a0 sendo\u00a0 computados\u00a0 ao\u00a0 mesmo\u00a0 tempo.\u00a0 Ou\u00a0 seja,\u00a0 a\u00a0 comunica\u00e7\u00e3o\u00a0 e\u00a0\n\narmazenamentos\u00a0globais\u00a0s\u00e3o\u00a0m\u00ednimos,\u00a0possibilitando\u00a0que\u00a0os\u00a0dados\u00a0passem\u00a0de\u00a0uma\u00a0unidade\u00a0de\u00a0\n\ncomputa\u00e7\u00e3o\u00a0 para\u00a0 outra\u00a0 ao\u00a0 longo\u00a0 do\u00a0 Pipeline\u00a0 sem\u00a0 depend\u00eancia\u00a0 de\u00a0 dados.\u00a0 A\u00a0 arquitetura\u00a0\n\nproposta\u00a0nessa\u00a0disserta\u00e7\u00e3o\u00a0explora\u00a0essa\u00a0localidade\u00a0e\u00a0concorr\u00eancia,\u00a0separando\u00a0a\u00a0comunica\u00e7\u00e3o\u00a0\n\nde\u00a0 dados\u00a0 das\u00a0 estruturas\u00a0 de\u00a0 armazenamentos\u00a0 e\u00a0 de\u00a0 processamento,\u00a0 fazendo\u00a0 com\u00a0 que\u00a0 as\u00a0\n\nunidades\u00a0de\u00a0computa\u00e7\u00e3o\u00a0possam\u00a0ser\u00a0alimentadas\u00a0de\u00a0forma\u00a0eficientemente,\u00a0o\u00a0que\u00a0caracteriza\u00a0\n\numa\u00a0arquitetura\u00a0de\u00a0processamento\u00a0em\u00a0stream.\u00a0Na\u00a0arquitetura\u00a0em\u00a0stream\u00a0o\u00a0pr\u00f3prio\u00a0fluxo\u00a0de\u00a0\n\ndados\u00a0\u00e9\u00a0quem\u00a0\u201cdispara\u201d\u00a0as\u00a0computa\u00e7\u00f5es.\u00a0\n\nA\u00a0 Arquitetura\u00a0 procura\u00a0 manter\u00a0 um\u00a0 fluxo\u00a0 de\u00a0 dados\u00a0 constante\u00a0 para\u00a0 os\u00a0 n\u00facleos\u00a0 de\u00a0\n\nprocessamento,\u00a0fazendo\u00a0com\u00a0que\u00a0eles\u00a0estejam,\u00a0na\u00a0maior\u00a0parte\u00a0do\u00a0tempo,\u00a0processando\u00a0dados\u00a0\n\nv\u00e1lidos.\u00a0 Esta\u00a0 alimenta\u00e7\u00e3o\u00a0 de\u00a0 dados\u00a0 \u00e9\u00a0 feita\u00a0 atrav\u00e9s\u00a0 do\u00a0 m\u00f3dulo\u00a0 PROCMultiPort,\u00a0 que\u00a0 realiza\u00a0\n\nleituras\u00a0e\u00a0escritas\u00a0na\u00a0mem\u00f3ria\u00a0da\u00a0placa\u00a0e\u00a0implementa\u00a0a\u00a0comunica\u00e7\u00e3o\u00a0com\u00a0o\u00a0barramento\u00a0PCIe.\u00a0\n\nDe\u00a0fato,\u00a0o\u00a0m\u00f3dulo\u00a0PROCMultiPort,\u00a0se\u00a0comunica\u00a0com\u00a0o\u00a0aplicativo\u00a0para\u00a0controle\u00a0e\u00a0comunica\u00e7\u00e3o,\u00a0\n\natrav\u00e9s\u00a0do\u00a0barramento\u00a0PCIe,\u00a0para\u00a0receber\u00a0dados\u00a0de\u00a0entrada\u00a0para\u00a0processamento\u00a0e\u00a0sinais\u00a0de\u00a0\n\ncontrole.\u00a0A\u00a0Figura\u00a038\u00a0mostra\u00a0o\u00a0diagrama\u00a0de\u00a0blocos\u00a0da\u00a0arquitetura\u00a0interna\u00a0para\u00a0processamento\u00a0\n\nem\u00a0stream.\u00a0\n\n\n\nCap\u00edtulo 5 \u2013 Plataforma Desenvolvida \n \n\n \n\n70\n\n \nFigura 38 Diagrama de blocos da Arquitetura para Processamento em Stream. \n\nAl\u00e9m do m\u00f3dulo PROCMultiPort, o m\u00f3dulo ARCH 2D, \u00e9 o respons\u00e1vel pela interconex\u00e3o \n\nde todos os m\u00f3dulos desenvolvidos para implementar a arquitetura. Como parte de ARCH 2D, a \n\nunidade Control Unit \u00e9 a que controla toda a arquitetura. Esse m\u00f3dulo \u00e9 respons\u00e1vel por \n\ncontrolar todo o fluxo de dados, realizando leituras e escritas, al\u00e9m de indicar o final do \n\nprocessamento de todos os dados.  \n\nOutros m\u00f3dulos presentes na arquitetura s\u00e3o: \n\na. os m\u00f3dulos Ricker e Ricker PPF, respons\u00e1veis pela inser\u00e7\u00e3o do vetor de pulso s\u00edsmico \n\nnas matrizes de press\u00e3o atual e anterior, ou seja, respons\u00e1veis pela implementa\u00e7\u00e3o da fonte \n\nde ondas s\u00edsmicas no modelo. \n\nb. o m\u00f3dulo FIFO_SR, que  possui um conjunto de FIFOs e registradores de \n\ndeslocamento (Shift Registers - SR) que implementam o reuso de dados da arquitetura. \n\nc. o N\u00facleo de Processamento, que \u00e9 o modulo que implementa a equa\u00e7\u00e3o discretizada \n\nda equa\u00e7\u00e3o de propaga\u00e7\u00e3o de ondas. Na Arquitetura proposta nessa disserta\u00e7\u00e3o foram \n\nutilizados quatro N\u00facleos de Processamento para realizar a computa\u00e7\u00e3o dos dados de \n\nentrada. \n\nA Figura 39 mostra o diagrama de blocos da arquitetura interna do M\u00f3dulo ARCH 2D, \n\napresentando os m\u00f3dulos citados acima e como eles est\u00e3o interligado. \n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n71\n\n \nFigura 39 Diagrama de blocos da arquitetura interna do ARCH 2D.\u00a0\n\n5.3.2 Organiza\u00e7\u00e3o\u00a0de\u00a0dados\u00a0na\u00a0mem\u00f3ria\u00a0\n\nNessa\u00a0se\u00e7\u00e3o\u00a0ser\u00e1\u00a0mostrado\u00a0como\u00a0foram\u00a0organizados\u00a0os\u00a0dados\u00a0das\u00a0matrizes\u00a0do\u00a0campo\u00a0de\u00a0\n\npress\u00e3o\u00a0 atual,\u00a0 anterior\u00a0 e\u00a0 futuro,\u00a0 da\u00a0 matriz\u00a0 de\u00a0 velocidade\u00a0 e\u00a0 do\u00a0 vetor\u00a0 de\u00a0 pulso\u00a0 s\u00edsmico\u00a0 na\u00a0\n\nmem\u00f3ria.\u00a0O\u00a0objetivo\u00a0dessa\u00a0organiza\u00e7\u00e3o\u00a0foi\u00a0posicionar\u00a0os\u00a0dados\u00a0na\u00a0mem\u00f3ria\u00a0de\u00a0forma\u00a0que\u00a0a\u00a0\n\nleitura\u00a0e\u00a0escrita\u00a0desses\u00a0dados\u00a0seja\u00a0feita\u00a0com\u00a0a\u00a0menor\u00a0lat\u00eancia\u00a0poss\u00edvel.\u00a0Para\u00a0atingir\u00a0essa\u00a0baixa\u00a0\n\nlat\u00eancia,\u00a0 os\u00a0 dados\u00a0 foram\u00a0 organizados\u00a0 de\u00a0 uma\u00a0 forma\u00a0 que\u00a0 possibilita\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0\n\ntransfer\u00eancias\u00a0em\u00a0modo\u00a0burst\u00a0entre\u00a0a\u00a0mem\u00f3ria\u00a0e\u00a0seu\u00a0controlador,\u00a0ou\u00a0seja,\u00a0os\u00a0dados\u00a0s\u00e3o\u00a0lidos\u00a0\n\nda\u00a0forma\u00a0mais\u00a0sequencial\u00a0poss\u00edvel.\u00a0\n\nO\u00a0 controlador\u00a0 de\u00a0 mem\u00f3ria\u00a0 utilizado\u00a0 na\u00a0 arquitetura\u00a0 desenvolvida\u00a0 nessa\u00a0 disserta\u00e7\u00e3o,\u00a0\n\ncomo\u00a0 citado\u00a0 anteriormente,\u00a0 \u00e9\u00a0 o\u00a0 PROCMultiPort.\u00a0 Este\u00a0 controlador,\u00a0 descrito\u00a0 em\u00a0 detalhes\u00a0 na\u00a0\n\nse\u00e7\u00e3o\u00a04.2,\u00a0permite\u00a0a\u00a0abstra\u00e7\u00e3o\u00a0de\u00a0v\u00e1rios\u00a0detalhes\u00a0da\u00a0 implementa\u00e7\u00e3o\u00a0da\u00a0mem\u00f3ria,\u00a0tais\u00a0como\u00a0\n\ntamanho\u00a0de\u00a0dados,\u00a0frequ\u00eancia,\u00a0etc.,\u00a0facilitando\u00a0sua\u00a0utiliza\u00e7\u00e3o.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n72\n\nA\u00a0organiza\u00e7\u00e3o\u00a0dos\u00a0dados\u00a0para\u00a0melhor\u00a0reuso\u00a0e,\u00a0por\u00a0conseguinte,\u00a0melhor\u00a0desempenho\u00a0no\u00a0\n\nprocessamento,\u00a0pode\u00a0ser\u00a0visto\u00a0na\u00a0Figura\u00a040.\u00a0Uma\u00a0das\u00a0caracter\u00edsticas\u00a0interessantes\u00a0do\u00a0m\u00f3dulo\u00a0\n\nPROCMultiPort\u00a0 \u00e9\u00a0 que\u00a0 ele\u00a0 permite\u00a0 que\u00a0 um\u00a0 bloco\u00a0 de\u00a0 dados\u00a0 na\u00a0 mem\u00f3ria\u00a0 tenha\u00a0 um\u00a0 tamanho\u00a0\n\ndiferente\u00a0de\u00a0um\u00a0outro\u00a0bloco\u00a0de\u00a0dados.\u00a0No\u00a0caso\u00a0da\u00a0organiza\u00e7\u00e3o\u00a0mostrada\u00a0na\u00a0Figura\u00a040,\u00a0os\u00a0dados\u00a0\n\ndo\u00a0vetor\u00a0de\u00a0pulso\u00a0s\u00edsmico\u00a0possuem\u00a032\u00a0bits\u00a0e\u00a0o\u00a0restante\u00a0dos\u00a0dados\u00a0possuem\u00a0128\u00a0bits,\u00a0sendo\u00a0o\u00a0\n\nacesso\u00a0transparente\u00a0para\u00a0o\u00a0Control\u00a0Unit.\u00a0Cada\u00a0posi\u00e7\u00e3o\u00a0da\u00a0mem\u00f3ria\u00a0que\u00a0possui\u00a0128\u00a0bits\u00a0contem\u00a0\n\nquatro\u00a0dados\u00a0de\u00a032\u00a0bits,\u00a0onde\u00a0cada\u00a0um\u00a0desses\u00a0dados\u00a0representa\u00a0um\u00a0valor\u00a0em\u00a0ponto\u00a0flutuante\u00a0\n\ncom\u00a0precis\u00e3o\u00a0simples.\u00a0\n\nOs\u00a0primeiros\u00a0dados\u00a0nos\u00a0endere\u00e7os\u00a0mais\u00a0baixos\u00a0da\u00a0mem\u00f3ria\u00a0s\u00e3o\u00a0aqueles\u00a0referentes\u00a0ao\u00a0\n\nvetor\u00a0de\u00a0pulso\u00a0s\u00edsmico.\u00a0Cada\u00a0posi\u00e7\u00e3o\u00a0da\u00a0mem\u00f3ria\u00a0possui\u00a0um\u00a0elemento\u00a0do\u00a0vetor.\u00a0Em\u00a0seguida,\u00a0\n\num\u00a0bloco\u00a0de\u00a0dados\u00a0 iguais\u00a0a\u00a0zero\u00a0separam\u00a0o\u00a0vetor\u00a0de\u00a0pulso\u00a0s\u00edsmico\u00a0do\u00a0pr\u00f3ximo\u00a0conjunto\u00a0de\u00a0\n\ndados.\u00a0O\u00a0pr\u00f3ximo\u00a0conjunto\u00a0de\u00a0dados\u00a0na\u00a0mem\u00f3ria\u00a0s\u00e3o\u00a0os\u00a0referentes\u00a0\u00e0\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual.\u00a0\n\nNessa\u00a0 regi\u00e3o\u00a0 da\u00a0 mem\u00f3ria\u00a0 temos\u00a0 os\u00a0 slices\u00a0 da\u00a0 matriz\u00a0 de\u00a0 press\u00e3o\u00a0 atual\u00a0 organizados\u00a0 de\u00a0 forma\u00a0\n\nsequencial.\u00a0Esses\u00a0slices\u00a0formam\u00a0o\u00a0vetor\u00a0unidimensional,\u00a0mostrado\u00a0na\u00a0Figura\u00a037,\u00a0que\u00a0\u00e9\u00a0enviado\u00a0\n\npelo\u00a0 aplicativo.\u00a0 Ap\u00f3s\u00a0 o\u00a0 \u00faltimo\u00a0 slice\u00a0 dessa\u00a0 matriz,\u00a0 um\u00a0 novo\u00a0 bloco\u00a0 de\u00a0 zeros\u00a0 \u00e9\u00a0 inserido,\u00a0\n\ndelimitando\u00a0os\u00a0dados\u00a0dessa\u00a0matriz\u00a0atual\u00a0da\u00a0pr\u00f3xima\u00a0matriz.\u00a0\u00a0\n\nOs\u00a0pr\u00f3ximos\u00a0dados\u00a0na\u00a0mem\u00f3ria\u00a0s\u00e3o\u00a0os\u00a0referentes\u00a0\u00e0\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior.\u00a0Esses\u00a0\n\ndados\u00a0seguem\u00a0a\u00a0mesma\u00a0organiza\u00e7\u00e3o\u00a0dos\u00a0dados\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual.\u00a0Ap\u00f3s\u00a0os\u00a0dados\u00a0da\u00a0\n\nmatriz\u00a0de\u00a0press\u00e3o\u00a0anterior\u00a0temos\u00a0o\u00a0bloco\u00a0de\u00a0zeros\u00a0e\u00a0depois\u00a0os\u00a0dados\u00a0da\u00a0matriz\u00a0de\u00a0velocidades\u00a0\n\nque\u00a0tamb\u00e9m\u00a0segue\u00a0a\u00a0mesma\u00a0organiza\u00e7\u00e3o\u00a0dos\u00a0dados\u00a0dessas\u00a0\u00faltimas\u00a0duas\u00a0matrizes.\u00a0\n\nTodas\u00a0as\u00a0matrizes\u00a0acima\u00a0possuem\u00a0o\u00a0mesmo\u00a0tamanho\u00a0e\u00a0o\u00a0vetor\u00a0de\u00a0pulso\u00a0s\u00edsmico\u00a0possui\u00a0a\u00a0\n\nquantidade\u00a0de\u00a0elementos\u00a0igual\u00a0ao\u00a0n\u00famero\u00a0de\u00a0passos\u00a0de\u00a0processamento.\u00a0A\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0\n\nfutura\u00a0\u00e9\u00a0escrita\u00a0no\u00a0mesmo\u00a0espa\u00e7o\u00a0de\u00a0endere\u00e7amento\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior,\u00a0j\u00e1\u00a0que\u00a0essa\u00a0\n\n\u00faltima\u00a0 n\u00e3o\u00a0 \u00e9\u00a0 utilizada\u00a0 nos\u00a0 pr\u00f3ximos\u00a0 passos\u00a0 de\u00a0 processamento.\u00a0 Assim,\u00a0 no\u00a0 final\u00a0 do\u00a0 passo\u00a0 de\u00a0\n\nprocessamento,\u00a0no\u00a0local\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior,\u00a0temos\u00a0a\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0futura,\u00a0que\u00a0\n\nse\u00a0torna\u00a0a\u00a0nova\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual,\u00a0e\u00a0a\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0se\u00a0torna\u00a0a\u00a0nova\u00a0matriz\u00a0de\u00a0\n\npress\u00e3o\u00a0 anterior.\u00a0 Dessa\u00a0 forma,\u00a0 essas\u00a0 duas\u00a0 matrizes\u00a0 ficam\u00a0 trocando\u00a0 de\u00a0 posi\u00e7\u00f5es\u00a0 durante\u00a0 os\u00a0\n\npassos\u00a0 de\u00a0 processamento.\u00a0 Isso\u00a0 possibilitou\u00a0 a\u00a0 utiliza\u00e7\u00e3o\u00a0 de\u00a0 apenas\u00a0 tr\u00eas\u00a0 espa\u00e7os\u00a0 de\u00a0\n\nendere\u00e7amento,\u00a0ao\u00a0inv\u00e9s\u00a0de\u00a0quatro,\u00a0para\u00a0armazenar\u00a0as\u00a0quatro\u00a0matrizes\u00a0de\u00a0campo\u00a0de\u00a0press\u00e3o.\u00a0\n\nA\u00a0Figura\u00a040\u00a0mostra\u00a0como\u00a0\u00e9\u00a0feita\u00a0a\u00a0organiza\u00e7\u00e3o\u00a0dos\u00a0dados\u00a0na\u00a0mem\u00f3ria.\u00a0\n\n\n\nCap\u00edtulo 5 \u2013 Plataforma Desenvolvida \n \n\n \n\n73\n\n \nFigura 40 Organiza\u00e7\u00e3o de dados na mem\u00f3ria. \n\n5.3.3 A Utiliza\u00e7\u00e3o do PROCMultiPort  \n\nNessa se\u00e7\u00e3o ser\u00e1 mostrado como o m\u00f3dulo PROCMultiPort foi configurado e utilizado \n\nna arquitetura para processamento em stream. Como citado anteriormente, este IP-core da \n\nGiDEL foi utilizado nessa arquitetura para realizar todas as transfer\u00eancias de dados com a \n\nmem\u00f3ria e com o barramento PCIe. \n\nPara implementar a fun\u00e7\u00e3o de envio de par\u00e2metros do aplicativo de Controle e \n\nComunica\u00e7\u00e3o para a arquitetura, foram gerados registradores especiais no PROCMultiPort, para \n\ncada um dos par\u00e2metros enviados pela aplica\u00e7\u00e3o. Os valores desses par\u00e2metros s\u00e3o \n\ndisponibilizados para a unidade de controle, atrav\u00e9s de portas de sa\u00eddas do PROCMultiPort. A \n\nFigura 41 mostra as portas de sa\u00edda do PROCMultiport que s\u00e3o utilizadas para enviar os \n\npar\u00e2metros para a arquitetura, e as portas de entrada da arquitetura (ARCH 2D) que recebe \n\nesses par\u00e2metros. \n\n\n\nCap\u00edtulo 5 \u2013 Plataforma Desenvolvida \n \n\n \n\n74\n\n \nFigura 41 Portas de par\u00e2metros, clock e reset. \n\nNa Figura 41 tamb\u00e9m pode ser visto o sistema de clock utilizado na arquitetura. A placa \n\npossui um clock principal, o clk0, a partir do qual todos os outros clocks podem ser derivados. A \n\nfrequ\u00eancia do clk0 pode ser configurada na ferramenta PROCWizard. O valor configurado para \n\nesse clock foi de 100 MHz. O sinal lclk representa o clock do barramento local da placa, onde \n\nest\u00e3o ligados o FPGA e o barramento PCI. A frequ\u00eancia do lclk \u00e9 de 50 MHz. O sinal clk2 \u00e9 um \n\nclock auxiliar que pode ser utilizado como o clock em emula\u00e7\u00f5es mais lentas. Este sinal pode \n\npossuir uma frequ\u00eancia com o valor m\u00e1ximo igual \u00e0 metade da frequ\u00eancia do clk0. A frequ\u00eancia \n\ndesse clock \u00e9 configurada na ferramenta PROCWizard. Seu valor configurado foi de 50MHz. O \n\nsinal de reset utilizado pela plataforma \u00e9 definido como clrn, gerado a partir da chamada de \n\numa fun\u00e7\u00e3o do device driver. Este sinal \u00e9 ativo em n\u00edvel l\u00f3gico baixo. \n\nAinda na Figura 41 podem ser vistos os sinais utilizados na indica\u00e7\u00e3o do in\u00edcio e do \n\nt\u00e9rmino do processamento, que s\u00e3o os sinais start_process e end_process. O start_process \u00e9 o \n\nsinal que indica para a arquitetura que o processamento pode ser iniciado, e o end_process \u00e9 o \n\nsinal que indica para o aplicativo que a arquitetura finalizou o processamento. \n\n\n\nCap\u00edtulo 5 \u2013 Plataforma Desenvolvida \n \n\n \n\n75\n\nAs matrizes do campo de press\u00e3o atual e anterior, da matriz de velocidade e do vetor de \n\npulso s\u00edsmico s\u00e3o lidas atrav\u00e9s de portas de leitura sequenciais no PROCMultiPort, uma porta \n\npara cada um conjuntos de dados. Da mesma forma, para se realizar a escrita da matriz do \n\ncampo de press\u00e3o futuro, \u00e9 utilizada uma porta de escrita sequencial no mesmo  \n\nPROCMultiPort. \n\nAs portas de leitura sequencial utilizadas para realizar as leituras dos dados da matriz de \n\npress\u00e3o anterior, e atual, e da matriz de velocidade possuem uma largura de dados igual a 128 \n\nbits, equivalentes a quatro n\u00fameros ponto flutuante de precis\u00e3o simples. Cada porta possui um \n\nsinal de status que informa ao m\u00f3dulo de controle quando sua FIFO interna est\u00e1 ficando vazia. \n\nJ\u00e1 a porta de leitura do vetor de pulso s\u00edsmico possui uma largura de dados igual a 32 bits, \n\npossuindo o mesmo sinal de status. \n\nA Figura 42 mostra as portas dos m\u00f3dulos PROCMultiPort e ARCH 2D que implementam \n\nas funcionalidades das portas de leitura da matriz de press\u00e3o atual, anterior e da matriz de \n\nvelocidades. Na parte superior da Figura 43 pode ser visto as portas dos m\u00f3dulos \n\nPROCMultiPort e ARCH 2D que implementam as funcionalidades da porta de leitura do vetor do \n\npulso s\u00edsmico. \n\n \nFigura 42 Conjunto de portas que forma as Portas de Leitura Sequencial das matrizes de press\u00e3o atual, \n\nanterior e de velocidade. \n\n\n\nCap\u00edtulo 5 \u2013 Plataforma Desenvolvida \n \n\n \n\n76\n\nA escrita da matriz do campo de press\u00e3o futuro \u00e9 realizada atrav\u00e9s de uma porta de \n\nescrita sequencial, de largura igual 128 bits (quatro palavras de 32 bits), correspondente a \n\nquatro n\u00fameros ponto flutuante com precis\u00e3o simples. Dois sinais de status desta porta \n\nindicam as condi\u00e7\u00f5es de sua FIFO interna, mostrando se a mesma est\u00e1 quase cheia ou vazia. Na \n\nparte inferior da Figura 43 pode ser visto as portas dos m\u00f3dulos PROCMultiPort e ARCH 2D que \n\nimplementam as funcionalidades da porta de escrita da matriz do campo de press\u00e3o futuro. \n\nTodas as portas acima possuem a mesma configura\u00e7\u00e3o de clock, com um valor igual a 50 \n\nMHz. \n\n \nFigura 43 Conjunto de portas que formam a Porta de Leitura Sequencial do vetor de pulso s\u00edsmico e a Porta \n\nde Escrita Sequencial da matriz do campo de press\u00e3o futuro. \n\nO m\u00f3dulo Control Unit \u00e9 o modulo que faz o controle de todas as portas descritas acima. \n\nEsta unidade \u00e9 a respons\u00e1vel por manter o fluxo de dados o mais constante poss\u00edvel na \n\narquitetura, de forma que, a cada ciclo de clock, os n\u00facleos de processamento tenham dados \n\nv\u00e1lidos em suas portas para serem processados.  \n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n77\n\n5.3.4 FIFOs,\u00a0Shift\u00a0Registers\u00a0e\u00a0o\u00a0reuso\u00a0de\u00a0dados\u00a0\n\nO\u00a0m\u00f3dulo\u00a0FIFO_SR\u00a0\u00e9\u00a0o\u00a0m\u00f3dulo\u00a0respons\u00e1vel\u00a0por\u00a0implementar\u00a0todo\u00a0o\u00a0reuso\u00a0de\u00a0dados\u00a0que\u00a0\n\na\u00a0arquitetura\u00a0utiliza\u00a0e\u00a0tamb\u00e9m\u00a0por\u00a0disponibilizar\u00a0os\u00a0dados\u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0atual,\u00a0\n\norganizados\u00a0de\u00a0maneira\u00a0correta,\u00a0para\u00a0os\u00a0quatro\u00a0n\u00facleos\u00a0de\u00a0processamento.\u00a0\n\nO\u00a0m\u00f3dulo\u00a0FIFO_SR\u00a0\u00e9\u00a0composto\u00a0por\u00a0uma\u00a0janela\u00a0de\u00a0registradores\u00a0e\u00a0por\u00a0um\u00a0conjunto\u00a0de\u00a0\n\nFIFOs\u00a0 [39].\u00a0 O\u00a0 modulo\u00a0 possui\u00a0 seis\u00a0 FIFOs,\u00a0 onde\u00a0 cada\u00a0 uma\u00a0 dessas\u00a0 FIFOs\u00a0 tem\u00a0 como\u00a0 objetivo\u00a0\n\narmazenar\u00a0 uma\u00a0 coluna\u00a0 inteira\u00a0 da\u00a0 matriz.\u00a0 Cada\u00a0 uma\u00a0 delas,\u00a0 por\u00a0 sua\u00a0 vez,\u00a0 est\u00e1\u00a0 ligada\u00a0 a\u00a0 um\u00a0\n\nconjunto\u00a0de\u00a0registradores\u00a0que\u00a0forma\u00a0uma\u00a0coluna\u00a0de\u00a0registradores\u00a0de\u00a0deslocamento.\u00a0A\u00a0Figura\u00a0\n\n44\u00a0mostra\u00a0a\u00a0arquitetura\u00a0interna\u00a0do\u00a0FIFO_SR.\u00a0\n\nNa\u00a0Figura\u00a044\u00a0pode\u00a0ser\u00a0vista\u00a0a\u00a0interconex\u00e3o\u00a0das\u00a0FIFOs\u00a0com\u00a0os\u00a0registradores\u00a0e\u00a0como\u00a0os\u00a0\n\npr\u00f3prios\u00a0registradores\u00a0est\u00e3o\u00a0interligados,\u00a0formando\u00a0os\u00a0registradores\u00a0de\u00a0deslocamento,\u00a0onde\u00a0o\u00a0\n\nvalor\u00a0de\u00a0um\u00a0registrador\u00a0e\u00a0passado\u00a0para\u00a0o\u00a0seguinte\u00a0a\u00a0cada\u00a0pulso\u00a0do\u00a0rel\u00f3gio.\u00a0Esses\u00a0registradores\u00a0\n\nformam\u00a0 a\u00a0 janela\u00a0 de\u00a0 convolu\u00e7\u00e3o\u00a0 que\u00a0 \u00e9\u00a0 utilizada\u00a0 no\u00a0 m\u00e9todo\u00a0 de\u00a0 diferen\u00e7as\u00a0 finitas\u00a0 de\u00a0 quarta\u00a0\n\nordem\u00a0 quando\u00a0 quatro\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0 s\u00e3o\u00a0 colocados\u00a0 lado\u00a0 a\u00a0 lado.\u00a0 Como\u00a0 citado\u00a0\n\nanteriormente,\u00a0o\u00a0n\u00famero\u00a0m\u00e1ximo\u00a0de\u00a0linhas\u00a0das\u00a0matrizes\u00a0que\u00a0podem\u00a0ser\u00a0armazenados\u00a0nessas\u00a0\n\nFIFOs\u00a0\u00e9\u00a0de\u00a08192.\u00a0Estes\u00a0registradores\u00a0est\u00e3o\u00a0organizados\u00a0de\u00a0modo\u00a0a\u00a0fornecer\u00a0os\u00a0dados\u00a0para\u00a0os\u00a0\n\nquatro\u00a0n\u00facleos\u00a0de\u00a0processamento\u00a0da\u00a0arquitetura.\u00a0Na\u00a0Figura\u00a044,\u00a0com\u00a0os\u00a0nomes\u00a0NP1,\u00a0NP2,\u00a0NP3\u00a0e\u00a0\n\nNP4,\u00a0\u00e9\u00a0mostrada\u00a0a\u00a0 localiza\u00e7\u00e3o\u00a0dos\u00a0n\u00facleos\u00a0de\u00a0processamento\u00a0na\u00a0 janela\u00a0de\u00a0registradores.\u00a0Os\u00a0\n\ndados\u00a0necess\u00e1rios\u00a0para\u00a0que\u00a0esses\u00a0n\u00facleos\u00a0de\u00a0processamento\u00a0possam\u00a0realizar\u00a0suas\u00a0computa\u00e7\u00f5es\u00a0\n\ns\u00e3o\u00a0 armazenados\u00a0 nos\u00a0 registradores\u00a0 mostrados\u00a0 na\u00a0 Figura 44,\u00a0 esses\u00a0 registradores\u00a0 est\u00e3o\u00a0\n\nnomeados\u00a0 com\u00a0 a\u00a0 palavra\u00a0 out\u00a0 e\u00a0 um\u00a0 \u00edndex\u00a0 que\u00a0 indica\u00a0 sua\u00a0 linha\u00a0 e\u00a0 coluna\u00a0 na\u00a0 janela\u00a0 de\u00a0\n\nregistradores.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n78\n\n \nFigura 44 Arquitetura interna do FIFO_SR.\u00a0\n\nA\u00a0ideia\u00a0por\u00a0tr\u00e1s\u00a0do\u00a0fluxo\u00a0de\u00a0dados\u00a0desse\u00a0m\u00f3dulo\u00a0\u00e9\u00a0fazer\u00a0com\u00a0que\u00a0seja\u00a0necess\u00e1ria\u00a0apenas\u00a0\n\numa\u00a0leitura\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0da\u00a0mem\u00f3ria\u00a0para\u00a0que\u00a0a\u00a0computa\u00e7\u00e3o\u00a0de\u00a0quatro\u00a0valores\u00a0\n\nda\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro\u00a0possa\u00a0ser\u00a0realizada.\u00a0A\u00a0Figura\u00a045\u00a0mostra\u00a0essa\u00a0id\u00e9ia.\u00a0Ap\u00f3s\u00a0o\u00a0\n\narmazenamento\u00a0dos\u00a0dois\u00a0primeiros\u00a0slices\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0nas\u00a0FIFOs\u00a0do\u00a0FIFO_SR,\u00a0a\u00a0\n\ncada\u00a0leitura\u00a0de\u00a0uma\u00a0linha\u00a0do\u00a0terceiro\u00a0slice,\u00a0uma\u00a0computa\u00e7\u00e3o\u00a0pode\u00a0ser\u00a0realizada.\u00a0Na\u00a0verdade,\u00a0as\u00a0\n\nquatro\u00a0 primeiras\u00a0 leituras\u00a0 ainda\u00a0 n\u00e3o\u00a0 possibilitaram\u00a0 a\u00a0 computa\u00e7\u00e3o,\u00a0 pois\u00a0 nelas\u00a0 a\u00a0 janela\u00a0 de\u00a0\n\nregistradores\u00a0ainda\u00a0n\u00e3o\u00a0est\u00e1\u00a0completa\u00a0com\u00a0dados\u00a0v\u00e1lidos.\u00a0Ap\u00f3s\u00a0a\u00a0quinta\u00a0 leitura,\u00a0a\u00a0 janela\u00a0de\u00a0\n\nregistradores\u00a0est\u00e1\u00a0completa,\u00a0fazendo\u00a0com\u00a0que\u00a0cada\u00a0leitura\u00a0possibilite\u00a0uma\u00a0computa\u00e7\u00e3o\u00a0de\u00a0uma\u00a0\n\nlinha\u00a0do\u00a0segundo\u00a0slice\u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro.\u00a0Pode\u00a0ser\u00a0visto\u00a0na\u00a0Figura\u00a045\u00a0como\u00a0\n\n\u00e9\u00a0realizada\u00a0a\u00a0movimenta\u00e7\u00e3o\u00a0da\u00a0janela\u00a0de\u00a0registradores\u00a0(janela\u00a0de\u00a0convolu\u00e7\u00e3o)\u00a0sobre\u00a0a\u00a0matriz\u00a0de\u00a0\n\npress\u00e3o\u00a0atual.\u00a0\u00a0\n\n\n\nCap\u00edtulo 5 \u2013 Plataforma Desenvolvida \n \n\n \n\n79\n\n \nFigura 45 Movimenta\u00e7\u00e3o da janela de registradores. \n\nO controle desse fluxo de dados dentro da arquitetura interna do FIFO_SR \u00e9 feito \n\natrav\u00e9s de uma m\u00e1quina de estados. O objetivo dessa m\u00e1quina de estado \u00e9 reutilizar os dados \n\nda matriz de press\u00e3o atual, de forma que um dado dessa matriz seja lido apenas uma \u00fanica vez \n\nda mem\u00f3ria para cada passo de processamento. O outro objetivo dessa m\u00e1quina \u00e9 fornecer os \n\ndados de maneira correta para os n\u00facleos de processamento. Essa maquina de estados segue o \n\nfluxograma apresentado na Figura 46. \n\n \nFigura 46 Fluxograma da m\u00e1quina de estados do m\u00f3dulo FIFO Shift Registers. \n\nAssim, pode-se notar que \u00e9 atrav\u00e9s da interconex\u00e3o das FIFOs que o reuso dos dados \u00e9 \n\nimplementado, fazendo com que os dados da matriz de press\u00e3o atual sejam lidos apenas uma \n\nvez da mem\u00f3ria. \n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n80\n\n5.3.5 Inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0S\u00edsmico\u00a0\n\nA\u00a0fonte\u00a0de\u00a0ondas\u00a0s\u00edsmicas\u00a0\u00e9\u00a0respons\u00e1vel\u00a0por\u00a0fornecer\u00a0a\u00a0energia\u00a0necess\u00e1ria\u00a0para\u00a0que\u00a0a\u00a0\n\nsondar\u00a0o\u00a0terreno\u00a0cuja\u00a0estrutura\u00a0geof\u00edsica\u00a0pretende?se\u00a0 levantar.\u00a0O\u00a0vetor\u00a0que\u00a0representa\u00a0essa\u00a0\n\nfonte\u00a0de\u00a0onda\u00a0\u00e9\u00a0gerado\u00a0na\u00a0aplica\u00e7\u00e3o,\u00a0e\u00a0a\u00a0cada\u00a0passo\u00a0de\u00a0processamento\u00a0um\u00a0elemento\u00a0desse\u00a0\n\nvetor\u00a0deve\u00a0ser\u00a0inserido\u00a0na\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual.\u00a0Essa\u00a0inser\u00e7\u00e3o\u00a0\u00e9\u00a0feita\u00a0atrav\u00e9s\u00a0da\u00a0adi\u00e7\u00e3o\u00a0do\u00a0\n\nelemento\u00a0do\u00a0vetor\u00a0com\u00a0um\u00a0elemento\u00a0da\u00a0matriz\u00a0onde\u00a0o\u00a0pulso\u00a0ser\u00e1\u00a0inserido.\u00a0O\u00a0resultado\u00a0dessa\u00a0\n\nadi\u00e7\u00e3o\u00a0\u00e9\u00a0repassado\u00a0para\u00a0os\u00a0n\u00facleos\u00a0de\u00a0processamento.\u00a0\n\nA\u00a0estrat\u00e9gia\u00a0desenvolvida\u00a0nessa\u00a0disserta\u00e7\u00e3o\u00a0foi\u00a0armazenar\u00a0todo\u00a0o\u00a0vetor\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0\n\nna\u00a0mem\u00f3ria,\u00a0e\u00a0a\u00a0cada\u00a0passo\u00a0de\u00a0tempo\u00a0(passo\u00a0de\u00a0processamento)\u00a0um\u00a0elemento\u00a0desse\u00a0vetor\u00a0\u00e9\u00a0\n\nlido\u00a0 da\u00a0 mem\u00f3ria\u00a0 e\u00a0 armazenado\u00a0 em\u00a0 um\u00a0 registrador\u00a0 para\u00a0 ser\u00a0 adicionado\u00a0 \u00e0\u00a0 matriz\u00a0 de\u00a0 press\u00e3o\u00a0\n\natual.\u00a0Dessa\u00a0forma,\u00a0\u00e0\u00a0medida\u00a0que\u00a0os\u00a0dados\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0s\u00e3o\u00a0lidos\u00a0da\u00a0mem\u00f3ria,\u00a0\u00e9\u00a0\n\nverificado\u00a0se\u00a0uma\u00a0das\u00a0quatro\u00a0palavras\u00a0que\u00a0foram\u00a0lidas,\u00a0j\u00e1\u00a0que\u00a0uma\u00a0leitura\u00a0de\u00a0um\u00a0dado\u00a0da\u00a0matriz\u00a0\n\nde\u00a0 press\u00e3o\u00a0 atual\u00a0 fornece\u00a0 quatro\u00a0 palavras,\u00a0 representa\u00a0 a\u00a0 posi\u00e7\u00e3o\u00a0 na\u00a0 matriz\u00a0 que\u00a0 o\u00a0 usu\u00e1rio\u00a0\n\nescolheu\u00a0 para\u00a0 ser\u00a0 colocada\u00a0 a\u00a0 fonte\u00a0 de\u00a0 ondas\u00a0 s\u00edsmicas.\u00a0 Caso\u00a0 uma\u00a0 dessas\u00a0 palavras\u00a0 seja\u00a0 essa\u00a0\n\nposi\u00e7\u00e3o,\u00a0 o\u00a0 elemento\u00a0 do\u00a0 vetor\u00a0 do\u00a0 pulso\u00a0 s\u00edsmico\u00a0 armazenado\u00a0 no\u00a0 registrador\u00a0 \u00e9\u00a0 adicionado\u00a0 \u00e0\u00a0\n\npalavra\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual.\u00a0\n\nO\u00a0controle\u00a0da\u00a0verifica\u00e7\u00e3o\u00a0de\u00a0qual\u00a0palavra\u00a0deve\u00a0ser\u00a0adicionado\u00a0o\u00a0vetor\u00a0de\u00a0pulso\u00a0s\u00edsmico\u00a0\n\nna\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0\u00e9\u00a0realizado\u00a0pelo\u00a0m\u00f3dulo\u00a0Control\u00a0Unit,\u00a0e\u00a0a\u00a0adi\u00e7\u00e3o\u00a0\u00e9\u00a0realizada\u00a0pelo\u00a0\n\nm\u00f3dulo\u00a0Ricker.\u00a0Assim,\u00a0como\u00a0o\u00a0controle\u00a0da\u00a0verifica\u00e7\u00e3o\u00a0de\u00a0qual\u00a0palavra\u00a0deve\u00a0ser\u00a0substitu\u00edda\u00a0na\u00a0\n\nmatriz\u00a0de\u00a0press\u00e3o\u00a0anterior\u00a0\u00e9\u00a0realizado\u00a0pelo\u00a0m\u00f3dulo\u00a0Control\u00a0Unit,\u00a0e\u00a0a\u00a0substitui\u00e7\u00e3o\u00a0\u00e9\u00a0realizada\u00a0\n\npelo\u00a0m\u00f3dulo\u00a0Ricker\u00a0PPF.\u00a0Os\u00a0m\u00f3dulos\u00a0Ricker\u00a0e\u00a0Ricker\u00a0PPF\u00a0s\u00e3o\u00a0apresentados\u00a0a\u00a0seguir.\u00a0\n\n5.3.5.1 M\u00f3dulo\u00a0Ricker\u00a0\n\nO\u00a0m\u00f3dulo\u00a0de\u00a0Ricker\u00a0tem\u00a0como\u00a0objetivo\u00a0inserir\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0na\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0\n\na\u00a0cada\u00a0passo\u00a0de\u00a0processamento.\u00a0Para\u00a0realizar\u00a0essa\u00a0tarefa\u00a0o\u00a0m\u00f3dulo\u00a0recebe\u00a0como\u00a0entrada\u00a0o\u00a0\n\nvalor\u00a0atual\u00a0do\u00a0pulso,\u00a0as\u00a0quatro\u00a0palavras\u00a0que\u00a0representam\u00a0um\u00a0dado\u00a0que\u00a0foi\u00a0 lido\u00a0da\u00a0matriz\u00a0de\u00a0\n\npress\u00e3o\u00a0atual,\u00a0um\u00a0sinal\u00a0que\u00a0indica\u00a0qual\u00a0das\u00a0quatro\u00a0palavras\u00a0ser\u00e1\u00a0adicionada\u00a0ao\u00a0pulso,\u00a0e\u00a0um\u00a0sinal\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n81\n\nindicando\u00a0 quando\u00a0 inserir\u00a0 (adicionar)\u00a0 esse\u00a0 pulso.\u00a0 O\u00a0 resultado\u00a0 da\u00a0 computa\u00e7\u00e3o\u00a0 s\u00e3o\u00a0 quatro\u00a0\n\npalavras,\u00a0onde\u00a0uma\u00a0dessas\u00a0palavras\u00a0foi\u00a0adicionada\u00a0ao\u00a0pulso.\u00a0\n\nA\u00a0 arquitetura\u00a0 interna\u00a0 do\u00a0 m\u00f3dulo\u00a0 Ricker\u00a0 \u00e9\u00a0 formada\u00a0 basicamente\u00a0 de\u00a0 multiplexadores,\u00a0\n\nregistradores\u00a0 de\u00a0 deslocamento\u00a0 e\u00a0 um\u00a0 adicionador\u00a0 em\u00a0 ponto\u00a0 flutuante\u00a0 com\u00a0 precis\u00e3o\u00a0 simples\u00a0\n\n[40].\u00a0Esse\u00a0adicionador\u00a0foi\u00a0gerado\u00a0no\u00a0MegaWizard\u00a0Plug?Ins\u00a0da\u00a0Altera\u00a0[41].\u00a0A\u00a0Figura\u00a047\u00a0apresenta\u00a0\n\no\u00a0diagrama\u00a0de\u00a0blocos\u00a0da\u00a0arquitetura\u00a0interna\u00a0do\u00a0m\u00f3dulo\u00a0de\u00a0Ricker.\u00a0\n\nPara\u00a0alcan\u00e7ar\u00a0o\u00a0objetivo\u00a0de\u00a0inserir\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0na\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual,\u00a0o\u00a0m\u00f3dulo\u00a0\n\nprecisa\u00a0realizar\u00a0algumas\u00a0tarefas,\u00a0quais\u00a0sejam:\u00a0\n\n\u2022 Armazenar\u00a0um\u00a0valor\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0no\u00a0registrador\u00a0interno:\u00a0o\u00a0primeiro\u00a0passo\u00a0da\u00a0inser\u00e7\u00e3o\u00a0\n\ndo\u00a0 pulso\u00a0 s\u00edsmico\u00a0 \u00e9\u00a0 armazenar\u00a0 o\u00a0 valor\u00a0 do\u00a0 pulso\u00a0 s\u00edsmico\u00a0 que\u00a0 ser\u00e1\u00a0 usado\u00a0 no\u00a0 passo\u00a0 de\u00a0\n\nprocessamento\u00a0 atual\u00a0 em\u00a0 um\u00a0 registrador\u00a0 interno\u00a0 do\u00a0 m\u00f3dulo\u00a0 Ricker.\u00a0 A\u00a0 escrita\u00a0 nesse\u00a0\n\nregistrador\u00a0s\u00f3\u00a0\u00e9\u00a0habilitada\u00a0quando\u00a0o\u00a0sinal\u00a0wr_seismic_pulse\u00a0\u00e9\u00a0ativado,\u00a0fazendo\u00a0com\u00a0que\u00a0o\u00a0\n\nvalor\u00a0da\u00a0porta\u00a0seismic_pulse_value\u00a0[31:0]\u00a0seja\u00a0armazenado\u00a0no\u00a0registrador.\u00a0\n\n\u2022 Selecionar\u00a0o\u00a0valor\u00a0que\u00a0ser\u00e1\u00a0adicionado\u00a0a\u00a0uma\u00a0das\u00a0quatro\u00a0entradas:\u00a0o\u00a0m\u00f3dulo\u00a0sempre\u00a0est\u00e1\u00a0\n\nadicionando\u00a0um\u00a0valor\u00a0a\u00a0uma\u00a0das\u00a0quatro\u00a0palavras\u00a0de\u00a032\u00a0bits\u00a0que\u00a0entram\u00a0no\u00a0mesmo.\u00a0O\u00a0valor\u00a0\n\nque\u00a0\u00e9\u00a0adicionado\u00a0a\u00a0uma\u00a0dessas\u00a0palavras\u00a0\u00e9\u00a0definido\u00a0pela\u00a0sa\u00edda\u00a0do\u00a0multiplexador\u00a0ao\u00a0qual\u00a0o\u00a0\n\nregistrador\u00a0interno\u00a0est\u00e1\u00a0ligado.\u00a0Como\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0\u00e9\u00a0adicionado\u00a0a\u00a0apenas\u00a0uma\u00a0posi\u00e7\u00e3o\u00a0da\u00a0\n\nmatriz,\u00a0 a\u00a0 cada\u00a0 passo\u00a0 de\u00a0 processamento,\u00a0 o\u00a0 valor\u00a0 do\u00a0 registrador\u00a0 s\u00f3\u00a0 \u00e9\u00a0 utilizado\u00a0 nesse\u00a0\n\nmomento,\u00a0acionado\u00a0atrav\u00e9s\u00a0do\u00a0sinal\u00a0pulse_position_flag.\u00a0Nos\u00a0demais\u00a0momentos,\u00a0o\u00a0valor\u00a0\n\nadicionado\u00a0a\u00a0uma\u00a0das\u00a0quatro\u00a0palavras\u00a0\u00e9\u00a0zero.\u00a0\n\n\u2022 Selecionar\u00a0uma\u00a0das\u00a0quatro\u00a0entradas\u00a0para\u00a0ser\u00a0somada\u00a0ao\u00a0pulso\u00a0s\u00edsmico:\u00a0essa\u00a0sele\u00e7\u00e3o\u00a0\u00e9\u00a0feita\u00a0\n\nde\u00a0acordo\u00a0com\u00a0a\u00a0entrada\u00a0pulse_position_sel\u00a0[1:0],\u00a0que\u00a0\u00e9\u00a0o\u00a0sinal\u00a0de\u00a0sele\u00e7\u00e3o\u00a0do\u00a0multiplexador\u00a0\n\nno\u00a0 qual\u00a0 as\u00a0 entradas\u00a0 est\u00e3o\u00a0 ligadas.\u00a0 Este\u00a0 sinal\u00a0 de\u00a0 sele\u00e7\u00e3o\u00a0 representa\u00a0 os\u00a0 dois\u00a0 bits\u00a0 menos\u00a0\n\nsignificativos\u00a0 do\u00a0 par\u00e2metro\u00a0 (PAR_pulse_pos_slice\u00a0 [15:0]),\u00a0 que\u00a0 a\u00a0 arquitetura\u00a0 de\u00a0 controle\u00a0\n\nrecebe\u00a0como\u00a0entrada,\u00a0e\u00a0que\u00a0indica\u00a0a\u00a0coluna\u00a0onde\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0deve\u00a0ser\u00a0inserido,\u00a0com\u00a0a\u00a0\n\nseguir:\u00a0\n\no 00:\u00a0a\u00a0entrada\u00a0data_in_0\u00a0[31:0]\u00a0\u00e9\u00a0adicionada\u00a0ao\u00a0pulso\u00a0s\u00edsmico.\u00a0\n\no 01:\u00a0a\u00a0entrada\u00a0data_in_1\u00a0[31:0]\u00a0\u00e9\u00a0adicionada\u00a0ao\u00a0pulso\u00a0s\u00edsmico.\u00a0\n\no 10:\u00a0a\u00a0entrada\u00a0data_in_2\u00a0[31:0]\u00a0\u00e9\u00a0adicionada\u00a0ao\u00a0pulso\u00a0s\u00edsmico.\u00a0\n\no 11:\u00a0a\u00a0entrada\u00a0data_in_3\u00a0[31:0]\u00a0\u00e9\u00a0adicionada\u00a0ao\u00a0pulso\u00a0s\u00edsmico.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n82\n\n\u2022 Sincroniza\u00e7\u00e3o:\u00a0 um\u00a0 atraso\u00a0 de\u00a0 processamento\u00a0 \u00e9\u00a0 realizado\u00a0 para\u00a0 sincroniza\u00e7\u00e3o\u00a0 da\u00a0 sa\u00edda\u00a0 do\u00a0\n\nm\u00f3dulo\u00a0 adicionador\u00a0 ponto\u00a0 flutuante\u00a0 com\u00a0 precis\u00e3o\u00a0 simples,\u00a0 com\u00a0 as\u00a0 demais\u00a0 entradas\u00a0 que\u00a0\n\nn\u00e3o\u00a0 foram\u00a0 adicionadas.\u00a0 Um\u00a0 atraso\u00a0 de\u00a0 sete\u00a0 clocks\u00a0 \u00e9\u00a0 aplicado\u00a0 atrav\u00e9s\u00a0de\u00a0 registradores\u00a0 de\u00a0\n\ndeslocamento,\u00a0a\u00a0todas\u00a0as\u00a0entradas,\u00a0j\u00e1\u00a0que\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0pode\u00a0ser\u00a0aplicado\u00a0em\u00a0qualquer\u00a0\n\numa\u00a0delas.\u00a0\n\n\u2022 Selecionar\u00a0 as\u00a0 sa\u00eddas:\u00a0 ap\u00f3s\u00a0 todas\u00a0 as\u00a0 tarefas\u00a0 anteriores\u00a0 terem\u00a0 sido\u00a0 realizadas,\u00a0 deve\u00a0 ser\u00a0\n\nrealizada\u00a0a\u00a0sele\u00e7\u00e3o\u00a0das\u00a0sa\u00eddas.\u00a0A\u00a0sele\u00e7\u00e3o\u00a0\u00e9\u00a0feita\u00a0atrav\u00e9s\u00a0de\u00a0quatro\u00a0multiplexadores\u00a0e\u00a0um\u00a0\n\nm\u00f3dulo\u00a0 que\u00a0 faz\u00a0 o\u00a0 controle\u00a0 desses\u00a0 multiplexadores.\u00a0 Cada\u00a0 um\u00a0 desses\u00a0 multiplexadores\u00a0\n\nseleciona\u00a0entre\u00a0uma\u00a0das\u00a0sa\u00eddas\u00a0dos\u00a0registradores\u00a0de\u00a0deslocamento\u00a0e\u00a0a\u00a0sa\u00edda\u00a0do\u00a0adicionador.\u00a0\n\nPor\u00a0exemplo,\u00a0caso\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0tenha\u00a0sido\u00a0adicionado\u00a0\u00e0\u00a0entrada\u00a0data_in_0\u00a0[31:0],\u00a0ent\u00e3o\u00a0\n\no\u00a0m\u00f3dulo\u00a0de\u00a0controle\u00a0faz\u00a0a\u00a0sele\u00e7\u00e3o\u00a0dos\u00a0multiplexadores\u00a0de\u00a0forma\u00a0que\u00a0a\u00a0sa\u00edda\u00a0do\u00a0somador\u00a0\n\nmais\u00a0as\u00a0sa\u00eddas\u00a0dos\u00a0registradores\u00a0de\u00a0deslocamento\u00a0das\u00a0entradas\u00a0data_in_1\u00a0[31:0],\u00a0data_in_2\u00a0\n\n[31:0]\u00a0e\u00a0data_in_3\u00a0[31:0]\u00a0sejam\u00a0repassados\u00a0para\u00a0as\u00a0sa\u00eddas\u00a0data_out_0\u00a0[31:0],\u00a0data_out_1\u00a0\n\n[31:0],\u00a0data_out_2\u00a0[31:0]\u00a0e\u00a0data_out_3\u00a0[31:0],\u00a0respectivamente.\u00a0\n\n \nFigura 47 Arquitetura interna do m\u00f3dulo Ricker.\u00a0\n\n\n\nCap\u00edtulo 5 \u2013 Plataforma Desenvolvida \n \n\n \n\n83\n\n5.3.5.2 M\u00f3dulo Ricker PPF \n\nO m\u00f3dulo Ricker PPF tem como objetivo inserir o pulso s\u00edsmico na matriz de press\u00e3o \n\nanterior a cada passo de processamento, com exce\u00e7\u00e3o do primeiro. O Ricker, que \u00e9 respons\u00e1vel \n\npela inser\u00e7\u00e3o do pulso s\u00edsmico na matriz de press\u00e3o atual, n\u00e3o escreve na mem\u00f3ria o resultado \n\ndo seu processamento, o que faz com que, a matriz de press\u00e3o atual fique inconsistente com o \n\nvalor que foi passado para os N\u00facleos de Processamento. Assim, para cada passo de \n\nprocessamento o m\u00f3dulo Ricker PPF guarda o valor de sa\u00edda do m\u00f3dulo Ricker para utiliz\u00e1-lo no \n\npr\u00f3ximo passo de processamento.  \n\nA arquitetura interna desse m\u00f3dulo \u00e9 formada por um multiplexador, registradores e \n\numa m\u00e1quina de estados que controla a escrita de alguns desses registradores. A Figura 48 \n\nmostra o diagrama de blocos dessa arquitetura. \n\n \nFigura 48 Arquitetura interna do m\u00f3dulo Ricker PPF. \n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n84\n\nO\u00a0 processo\u00a0 de\u00a0 atualiza\u00e7\u00e3o\u00a0 da\u00a0 matriz\u00a0 de\u00a0 press\u00e3o\u00a0 anterior\u00a0 \u00e9\u00a0 descrito\u00a0 em\u00a0 seguida,\u00a0\n\nlembrando?se\u00a0que,\u00a0o\u00a0controle\u00a0do\u00a0m\u00f3dulo\u00a0Ricker\u00a0PPF\u00a0\u00e9\u00a0feito\u00a0pelo\u00a0Control\u00a0Unit:\u00a0\n\n\u2022 Armazenar\u00a0a\u00a0sa\u00edda\u00a0do\u00a0m\u00f3dulo\u00a0Ricker\u00a0nos\u00a0registradores\u00a0tempor\u00e1rios:\u00a0inicialmente\u00a0as\u00a0sa\u00eddas\u00a0\n\ndo\u00a0 m\u00f3dulo\u00a0 de\u00a0 Ricker\u00a0 s\u00e3o\u00a0 armazenadas\u00a0 em\u00a0 registradores\u00a0 tempor\u00e1rios.\u00a0 A\u00a0 escrita\u00a0 nesses\u00a0\n\nregistradores\u00a0s\u00f3\u00a0\u00e9\u00a0habilitada\u00a0quando\u00a0o\u00a0sinal\u00a0valid\u00a0\u00e9\u00a0ativado,\u00a0fazendo\u00a0com\u00a0que\u00a0o\u00a0valor\u00a0das\u00a0\n\nportas\u00a0 \u201cricker_in_data0\u00a0 [31:0]\u201d,\u00a0 \u201cricker_in_data1\u00a0 [31:0]\u201d,\u00a0 \u201cricker_in_data2\u00a0 [31:0]\u201d\u00a0 e\u00a0\n\n\u201cricker_in_data3\u00a0[31:0]\u201d\u00a0sejam\u00a0armazenado\u00a0nos\u00a0registradores.\u00a0A\u00a0porta\u00a0de\u00a0entrada\u00a0valid\u00a0do\u00a0\n\nm\u00f3dulo\u00a0Ricker\u00a0PPF\u00a0est\u00e1\u00a0ligada\u00a0a\u00a0porta\u00a0de\u00a0sa\u00edda\u00a0valid\u00a0do\u00a0m\u00f3dulo\u00a0Ricker.\u00a0Ou\u00a0seja,\u00a0o\u00a0m\u00f3dulo\u00a0\n\nRicker\u00a0PPF\u00a0s\u00f3\u00a0armazena\u00a0em\u00a0seus\u00a0registradores\u00a0tempor\u00e1rios\u00a0o\u00a0valor\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0\n\natual\u00a0que\u00a0foi\u00a0adicionado\u00a0ao\u00a0pulso\u00a0s\u00edsmico.\u00a0\n\n\u2022 Armazenar\u00a0 nos\u00a0 registradores\u00a0 ligados\u00a0 ao\u00a0 multiplexador\u00a0 os\u00a0 valores\u00a0 que\u00a0 est\u00e3o\u00a0 nos\u00a0\n\nregistradores\u00a0 tempor\u00e1rios:\u00a0 a\u00a0 escrita\u00a0 dos\u00a0 valores\u00a0 dos\u00a0 registradores\u00a0 tempor\u00e1rios\u00a0 nesses\u00a0\n\nregistradores\u00a0 \u00e9\u00a0 controlada\u00a0 pela\u00a0 m\u00e1quina\u00a0 de\u00a0 estados\u00a0 mostrada\u00a0 na\u00a0 Figura\u00a0 49.\u00a0 O\u00a0\n\nfuncionamento\u00a0dessa\u00a0m\u00e1quina\u00a0\u00e9\u00a0mostrado\u00a0a\u00a0seguir.\u00a0\n\n \nFigura 49 M\u00e1quina de estados que atualiza os registradores ligados ao multiplexador.\u00a0\n\no FIRST_VALID:\u00a0este\u00a0estado\u00a0\u00e9\u00a0o\u00a0estado\u00a0inicial\u00a0da\u00a0m\u00e1quina\u00a0de\u00a0estados.\u00a0Ele\u00a0espera\u00a0pelo\u00a0\n\nsinal\u00a0de\u00a0valid\u00a0do\u00a0m\u00f3dulo\u00a0Ricker\u00a0que\u00a0\u00e9\u00a0ativo\u00a0no\u00a0primeiro\u00a0passo\u00a0de\u00a0processamento.\u00a0\n\nQuando\u00a0 esse\u00a0 sinal\u00a0 \u00e9\u00a0 ativado,\u00a0 indicando\u00a0 que\u00a0 a\u00a0 sa\u00edda\u00a0 do\u00a0 m\u00f3dulo\u00a0 de\u00a0 Ricker\u00a0 foi\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n85\n\nadicionada\u00a0ao\u00a0 pulso\u00a0 s\u00edsmico,\u00a0 a\u00a0 m\u00e1quina\u00a0 de\u00a0 estados\u00a0 faz\u00a0 a\u00a0 transi\u00e7\u00e3o\u00a0 para\u00a0 o\u00a0 estado\u00a0\n\nFIRST\u00a0UPDATE.\u00a0\n\no FIRST_UPDATE:\u00a0 nesse\u00a0 estado\u00a0 os\u00a0 registradores\u00a0 s\u00e3o\u00a0 atualizados\u00a0 com\u00a0 os\u00a0 valores\u00a0 dos\u00a0\n\nregistradores\u00a0 tempor\u00e1rios.\u00a0 A\u00a0 m\u00e1quina\u00a0 faz\u00a0 ent\u00e3o\u00a0 a\u00a0 transi\u00e7\u00e3o\u00a0 para\u00a0 o\u00a0 estado\u00a0 WAIT\u00a0\n\nMUX_SEL.\u00a0\n\nO\u00a0objetivo\u00a0desses\u00a0dois\u00a0primeiros\u00a0estados\u00a0\u00e9\u00a0armazenar\u00a0o\u00a0valor\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0\n\nadicionado\u00a0 ao\u00a0 valor\u00a0 do\u00a0 pulso\u00a0 s\u00edsmico\u00a0 do\u00a0 primeiro\u00a0 passo\u00a0 de\u00a0 processamento.\u00a0 Esse\u00a0 valor\u00a0 ser\u00e1\u00a0\n\nusado\u00a0no\u00a0pr\u00f3ximo\u00a0passo\u00a0de\u00a0processamento.\u00a0\n\no WAIT_MUX_SEL:\u00a0o\u00a0objetivo\u00a0desse\u00a0estado\u00a0\u00e9\u00a0esperar\u00a0pela\u00a0ativa\u00e7\u00e3o\u00a0do\u00a0sinal\u00a0de\u00a0sele\u00e7\u00e3o\u00a0\n\nmux_sel_ppf,\u00a0que\u00a0\u00e9\u00a0ativado\u00a0pelo\u00a0m\u00f3dulo\u00a0Control\u00a0Unit,\u00a0para\u00a0que\u00a0no\u00a0pr\u00f3ximo\u00a0estado,\u00a0\n\nos\u00a0valores\u00a0dos\u00a0registradores\u00a0sejam\u00a0atualizados\u00a0com\u00a0os\u00a0valores\u00a0tempor\u00e1rios.\u00a0\n\no UPDATE_REG:\u00a0 nesse\u00a0 estado\u00a0 os\u00a0 registradores\u00a0 s\u00e3o\u00a0 atualizados\u00a0 com\u00a0 os\u00a0 valores\u00a0 dos\u00a0\n\nregistradores\u00a0tempor\u00e1rios.\u00a0Caso\u00a0o\u00a0sinal\u00a0end_process\u00a0esteja\u00a0ativado,\u00a0a\u00a0m\u00e1quina\u00a0faz\u00a0a\u00a0\n\ntransi\u00e7\u00e3o\u00a0 para\u00a0 o\u00a0 estado\u00a0 FIRST_VALID,\u00a0 caso\u00a0 ele\u00a0 esteja\u00a0 desativado\u00a0 a\u00a0 m\u00e1quina\u00a0 faz\u00a0 a\u00a0\n\ntransi\u00e7\u00e3o\u00a0para\u00a0o\u00a0estado\u00a0WAIT_MUX_SEL.\u00a0O\u00a0objetivo\u00a0desses\u00a0dois\u00a0\u00faltimos\u00a0estados\u00a0\u00e9\u00a0\n\nficar\u00a0 atualizando\u00a0 os\u00a0 valores\u00a0 dos\u00a0 registradores\u00a0 internos\u00a0 com\u00a0 os\u00a0 valores\u00a0 dos\u00a0\n\nregistradores\u00a0tempor\u00e1rios\u00a0a\u00a0cada\u00a0passo\u00a0de\u00a0processamento,\u00a0para\u00a0que\u00a0eles\u00a0possam\u00a0ser\u00a0\n\nutilizados\u00a0na\u00a0sa\u00edda\u00a0do\u00a0m\u00f3dulo\u00a0no\u00a0pr\u00f3ximo\u00a0passo\u00a0de\u00a0processamento.\u00a0\n\n\u2022 Selecionar\u00a0quais\u00a0dos\u00a0dois\u00a0conjuntos\u00a0de\u00a0entradas\u00a0ser\u00e3o\u00a0passados\u00a0para\u00a0as\u00a0sa\u00eddas:\u00a0a\u00a0sele\u00e7\u00e3o\u00a0do\u00a0\n\nmultiplexador,\u00a0 que\u00a0 seleciona\u00a0 as\u00a0 sa\u00eddas\u00a0 ppf_data_out0\u00a0 [31:0],\u00a0 ppf_data_out1\u00a0 [31:0],\u00a0\n\nppf_data_out2\u00a0 [31:0]\u00a0 e\u00a0 ppf_data_out0\u00a0 [31:0]\u00a0 do\u00a0 m\u00f3dulo,\u00a0 \u00e9\u00a0 feita\u00a0 de\u00a0 acordo\u00a0 com\u00a0 o\u00a0 sinal\u00a0\n\nmux_sel_ppf.\u00a0Caso\u00a0ele\u00a0esteja\u00a0ativado\u00a0as\u00a0sa\u00eddas\u00a0receber\u00e3o\u00a0o\u00a0valor\u00a0dos\u00a0registradores\u00a0reg1,\u00a0\n\nreg2,\u00a0reg3\u00a0e\u00a0reg4\u00a0respectivamente,\u00a0caso\u00a0ele\u00a0n\u00e3o\u00a0esteja\u00a0ativado\u00a0as\u00a0sa\u00eddas\u00a0recebem\u00a0os\u00a0valores\u00a0\n\ndas\u00a0entradas\u00a0ppf_in_data0\u00a0[31:0],\u00a0ppf_in_data1\u00a0[31:0],\u00a0ppf_in_data2\u00a0[31:0]\u00a0e\u00a0ppf_in_data3\u00a0\n\n[31:0]\u00a0respectivamente.\u00a0Ou\u00a0seja,\u00a0quando\u00a0o\u00a0sinal\u00a0mux_sel_ppf\u00a0\u00e9\u00a0ativado\u00a0o\u00a0significa\u00a0que\u00a0 o\u00a0\n\npulso\u00a0s\u00edsmico\u00a0deve\u00a0ser\u00a0inserido\u00a0na\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n86\n\n5.3.6 N\u00facleo\u00a0de\u00a0Processamento\u00a0\n\nO\u00a0N\u00facleo\u00a0de\u00a0processamento\u00a0\u00e9\u00a0o\u00a0m\u00f3dulo\u00a0da\u00a0arquitetura\u00a0para\u00a0processamento\u00a0em\u00a0stream\u00a0\n\nrespons\u00e1vel\u00a0por\u00a0implementar\u00a0a\u00a0equa\u00e7\u00e3o\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0(2.2),\u00a0mostrada\u00a0na\u00a0se\u00e7\u00e3o\u00a02.1.2.\u00a0\n\nEste\u00a0m\u00f3dulo\u00a0\u00e9\u00a0ativado\u00a0assim\u00a0que\u00a0um\u00a0pulso\u00a0de\u00a0rel\u00f3gio\u00a0\u00e9\u00a0aplicado\u00a0em\u00a0sua\u00a0porta.\u00a0O\u00a0n\u00facleo\u00a0\n\npossui\u00a0 um\u00a0 reset\u00a0 ass\u00edncrono,\u00a0 e\u00a0 possui\u00a0 uma\u00a0 arquitetura\u00a0 organizada\u00a0 em\u00a0 pipeline,\u00a0 com\u00a0 uma\u00a0\n\nprofundidade\u00a0de\u00a030\u00a0est\u00e1gios.\u00a0O\u00a0n\u00facleo\u00a0de\u00a0processamento\u00a0gera\u00a0valores\u00a0em\u00a0sua\u00a0sa\u00edda\u00a0a\u00a0cada\u00a0ciclo\u00a0\n\nde\u00a0rel\u00f3gio.\u00a0Contudo,\u00a0um\u00a0sinal\u00a0de\u00a0controle\u00a0\u00e9\u00a0respons\u00e1vel\u00a0por\u00a0sinalizar\u00a0se\u00a0esta\u00a0sa\u00edda\u00a0\u00e9\u00a0v\u00e1lida\u00a0ou\u00a0\n\nn\u00e3o.\u00a0 O\u00a0 fluxo\u00a0 funciona\u00a0 da\u00a0 seguinte\u00a0 forma:\u00a0 o\u00a0 n\u00facleo\u00a0 de\u00a0 processamento\u00a0 recebe\u00a0 os\u00a0 dados\u00a0 de\u00a0\n\nentrada\u00a0e\u00a0uma\u00a0sinaliza\u00e7\u00e3o\u00a0de\u00a0que\u00a0estes\u00a0dados\u00a0s\u00e3o\u00a0v\u00e1lidos;\u00a0ap\u00f3s\u00a0os\u00a030\u00a0est\u00e1gios\u00a0do\u00a0pipeline\u00a0um\u00a0\n\ndado\u00a0de\u00a0sa\u00edda\u00a0\u00e9\u00a0computado\u00a0e\u00a0o\u00a0n\u00facleo\u00a0de\u00a0processamento\u00a0sinaliza\u00a0a\u00a0validade\u00a0deste\u00a0dado.\u00a0Cada\u00a0\n\nsa\u00edda\u00a0v\u00e1lida\u00a0corresponde\u00a0a\u00a0um\u00a0ponto\u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro.\u00a0\n\n5.3.7 Unidade\u00a0de\u00a0Controle\u00a0\n\nO\u00a0Control\u00a0Unit\u00a0\u00e9\u00a0a\u00a0Unidade\u00a0de\u00a0Controle\u00a0da\u00a0arquitetura.\u00a0Ele\u00a0\u00e9\u00a0respons\u00e1vel\u00a0por\u00a0controlar\u00a0\n\ntodo\u00a0o\u00a0fluxo\u00a0de\u00a0dados\u00a0entre\u00a0os\u00a0elementos\u00a0do\u00a0sistema,\u00a0a\u00a0saber:\u00a0fornecer\u00a0os\u00a0dados\u00a0das\u00a0matrizes\u00a0\n\nde\u00a0 entrada\u00a0 para\u00a0 os\u00a0 N\u00facleos\u00a0 de\u00a0 Processamento,\u00a0 lendo\u00a0 esses\u00a0 dados\u00a0 da\u00a0 mem\u00f3ria,\u00a0 atrav\u00e9s\u00a0 do\u00a0\n\nPROMultiPort,\u00a0e\u00a0\u00e9\u00a0respons\u00e1vel\u00a0por\u00a0escrever\u00a0os\u00a0dados\u00a0gerados\u00a0pelo\u00a0N\u00facleo\u00a0de\u00a0Processamento\u00a0\n\nde\u00a0volta\u00a0para\u00a0a\u00a0mem\u00f3ria,\u00a0tamb\u00e9m\u00a0atrav\u00e9s\u00a0do\u00a0PROCMultiPort.\u00a0\n\nO\u00a0 Control\u00a0 Unit\u00a0 foi\u00a0 desenvolvido\u00a0 visando\u00a0 uma\u00a0 arquitetura\u00a0 para\u00a0 processamento\u00a0 em\u00a0\n\nstream\u00a0 parametriz\u00e1vel,\u00a0 permitindo\u00a0 ao\u00a0 usu\u00e1rio\u00a0 escolher\u00a0 o\u00a0 n\u00famero\u00a0 de\u00a0 linha\u00a0 e\u00a0 colunas\u00a0 das\u00a0\n\nmatrizes\u00a0de\u00a0entradas,\u00a0o\u00a0n\u00famero\u00a0de\u00a0passo\u00a0de\u00a0processamentos,\u00a0a\u00a0linha\u00a0e\u00a0a\u00a0coluna\u00a0onde\u00a0o\u00a0pulso\u00a0\n\ns\u00edsmico\u00a0 \u00e9\u00a0 inserido.\u00a0 Para\u00a0 implementar\u00a0 essa\u00a0 parametriza\u00e7\u00e3o,\u00a0 o\u00a0 Control\u00a0 Unit\u00a0 recebe\u00a0 v\u00e1rios\u00a0\n\npar\u00e2metros\u00a0 que\u00a0 s\u00e3o\u00a0 enviados\u00a0 pelo\u00a0 aplicativo\u00a0 de\u00a0 Controle\u00a0 e\u00a0 Comunica\u00e7\u00e3o.\u00a0 Como\u00a0 citado\u00a0\n\nanteriormente\u00a0esses\u00a0par\u00e2metros\u00a0s\u00e3o\u00a0enviados\u00a0\u00e0\u00a0Control\u00a0Unit,\u00a0residente\u00a0no\u00a0FPGA,\u00a0atrav\u00e9s\u00a0do\u00a0\n\nbarramento\u00a0PCIe\u00a0e\u00a0do\u00a0PROCMultiPort.\u00a0\n\nA\u00a0 seguir\u00a0 ser\u00e1\u00a0 mostrado\u00a0 todo\u00a0 o\u00a0 fluxo\u00a0 de\u00a0 dados\u00a0 da\u00a0 Arquitetura.\u00a0 Esse\u00a0 fluxo\u00a0 pode\u00a0 ser\u00a0\n\ndividido\u00a0 em\u00a0 dois\u00a0 subfluxos:\u00a0 o\u00a0 primeiro\u00a0 e\u00a0 mais\u00a0 importante\u00a0 \u00e9\u00a0 o\u00a0 subfluxo\u00a0 de\u00a0 dados\u00a0 relativo\u00a0 \u00e0\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n87\n\nleitura\u00a0 das\u00a0 matrizes\u00a0 de\u00a0 campo\u00a0 de\u00a0 press\u00e3o,\u00a0 de\u00a0 velocidade\u00a0 e\u00a0 do\u00a0 vetor\u00a0 de\u00a0 pulso\u00a0 s\u00edsmico,\u00a0 e\u00a0 a\u00a0\n\ndistribui\u00e7\u00e3o\u00a0desses\u00a0dados\u00a0para\u00a0os\u00a0N\u00facleos\u00a0de\u00a0Processamento.\u00a0O\u00a0segundo\u00a0subfluxo\u00a0de\u00a0dados\u00a0\u00e9\u00a0o\u00a0\n\nrelativo\u00a0\u00e0\u00a0escrita\u00a0dos\u00a0dados\u00a0gerados\u00a0pelos\u00a0N\u00facleos\u00a0de\u00a0Processamento\u00a0na\u00a0mem\u00f3ria.\u00a0Cada\u00a0um\u00a0\n\ndesses\u00a0fluxos\u00a0possui\u00a0uma\u00a0m\u00e1quina\u00a0de\u00a0estados\u00a0que\u00a0os\u00a0controla.\u00a0Al\u00e9m\u00a0dessas\u00a0duas\u00a0m\u00e1quinas\u00a0de\u00a0\n\nestados,\u00a0existem\u00a0mais\u00a0duas\u00a0m\u00e1quinas,\u00a0onde\u00a0uma\u00a0controla\u00a0a\u00a0inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0na\u00a0matriz\u00a0\n\nde\u00a0press\u00e3o\u00a0atual,\u00a0e\u00a0a\u00a0outra\u00a0controla\u00a0a\u00a0inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0na\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior.\u00a0\n\n5.3.7.1 Fluxo\u00a0dos\u00a0dados\u00a0lidos\u00a0da\u00a0mem\u00f3ria.\u00a0\n\nNessa\u00a0se\u00e7\u00e3o\u00a0ser\u00e1\u00a0explicado\u00a0o\u00a0fluxo\u00a0dos\u00a0dados\u00a0que\u00a0saem\u00a0da\u00a0mem\u00f3ria\u00a0e\u00a0chegam\u00a0at\u00e9\u00a0os\u00a0\n\nN\u00facleos\u00a0 de\u00a0 Processamento.\u00a0 A\u00a0 Figura\u00a0 50\u00a0 mostra\u00a0 o\u00a0 fluxograma\u00a0 que\u00a0 \u00e9\u00a0 implementado\u00a0 pela\u00a0\n\nm\u00e1quina\u00a0de\u00a0estado\u00a0que\u00a0controla\u00a0esse\u00a0fluxo\u00a0de\u00a0dados.\u00a0A\u00a0seguir\u00a0est\u00e1\u00a0a\u00a0descri\u00e7\u00e3o\u00a0de\u00a0cada\u00a0uma\u00a0dos\u00a0\n\npassos\u00a0desse\u00a0fluxograma.\u00a0\n\n \nFigura 50 Fluxograma implementado pela FSM que realiza a leitura dos dados.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n88\n\nO\u00a0primeiro\u00a0passo\u00a0do\u00a0fluxo\u00a0\u00e9\u00a0o\u00a0recebimento\u00a0dos\u00a0par\u00e2metros\u00a0e\u00a0dos\u00a0dados\u00a0de\u00a0entrada.\u00a0Os\u00a0\n\npar\u00e2metros\u00a0iniciais\u00a0s\u00e3o\u00a0passados\u00a0pelo\u00a0usu\u00e1rio\u00a0da\u00a0plataforma\u00a0atrav\u00e9s\u00a0do\u00a0Aplicativo\u00a0de\u00a0Controle\u00a0e\u00a0\n\nComunica\u00e7\u00e3o.\u00a0 Esses\u00a0 par\u00e2metros\u00a0 representam\u00a0 o\u00a0 n\u00famero\u00a0 de\u00a0 linhas\u00a0 e\u00a0 colunas\u00a0 da\u00a0 matriz\u00a0 de\u00a0\n\nentrada,\u00a0o\u00a0n\u00famero\u00a0de\u00a0passo\u00a0de\u00a0processamento,\u00a0a\u00a0linha\u00a0e\u00a0a\u00a0coluna\u00a0onde\u00a0o\u00a0pulso\u00a0s\u00edsmico\u00a0ser\u00e1\u00a0\n\ninserido.\u00a0 A\u00a0 partir\u00a0 desses\u00a0 cinco\u00a0 par\u00e2metros\u00a0 iniciais,\u00a0 v\u00e1rios\u00a0 outros\u00a0 par\u00e2metros\u00a0 s\u00e3o\u00a0 gerados\u00a0 na\u00a0\n\naplica\u00e7\u00e3o,\u00a0assim\u00a0como,\u00a0as\u00a0matrizes\u00a0de\u00a0entrada,\u00a0e\u00a0o\u00a0vetor\u00a0do\u00a0pulso\u00a0s\u00edsmico.\u00a0\u00a0\n\nTodos\u00a0 os\u00a0 par\u00e2metros\u00a0 s\u00e3o\u00a0 repassados\u00a0 para\u00a0 a\u00a0 arquitetura\u00a0 atrav\u00e9s\u00a0 do\u00a0 m\u00f3dulo\u00a0\n\nPROCMultiPort.\u00a0As\u00a0matrizes\u00a0e\u00a0o\u00a0vetor\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0s\u00e3o\u00a0armazenados\u00a0na\u00a0mem\u00f3ria,\u00a0tamb\u00e9m,\u00a0\n\natrav\u00e9s\u00a0 do\u00a0 PROCMultiport.\u00a0 Ap\u00f3s\u00a0 o\u00a0 envio\u00a0 de\u00a0 todos\u00a0 esses\u00a0 dados\u00a0 o\u00a0 Aplicativo\u00a0 sinaliza\u00a0 para\u00a0 o\u00a0\n\nControl\u00a0Unit,\u00a0atrav\u00e9s\u00a0do\u00a0PROCMultiport\u00a0(ativa\u00a0o\u00a0sinal\u00a0start_process),\u00a0que\u00a0o\u00a0processamento\u00a0pode\u00a0\n\nser\u00a0iniciado.\u00a0\n\nQuando\u00a0 o\u00a0 Control\u00a0 Unit\u00a0 recebe\u00a0 o\u00a0 sinal\u00a0 indicando\u00a0 que\u00a0 o\u00a0 processamento\u00a0 pode\u00a0 ser\u00a0\n\ninicializado,\u00a0sua\u00a0m\u00e1quina\u00a0de\u00a0estados\u00a0de\u00a0leitura\u00a0\u00e9\u00a0ativada,\u00a0permitindo\u00a0o\u00a0processamento\u00a0de\u00a0todo\u00a0\n\no\u00a0fluxo\u00a0de\u00a0dados.\u00a0\n\nO\u00a0 primeiro\u00a0 passo\u00a0 do\u00a0 Control\u00a0 Unit\u00a0 \u00e9\u00a0 inicializar\u00a0 as\u00a0 portas\u00a0 de\u00a0 leitura\u00a0 das\u00a0 matrizes\u00a0 de\u00a0\n\npress\u00e3o\u00a0atual\u00a0e\u00a0anterior,\u00a0da\u00a0matriz\u00a0de\u00a0velocidade\u00a0e\u00a0do\u00a0vetor\u00a0de\u00a0pulso\u00a0s\u00edsmico,\u00a0e\u00a0 inicializar\u00a0a\u00a0\n\nporta\u00a0de\u00a0escrita\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro.\u00a0\n\nO\u00a0 pr\u00f3ximo\u00a0 passo\u00a0 \u00e9\u00a0 ler\u00a0 o\u00a0 valor\u00a0 do\u00a0 pulso\u00a0 s\u00edsmico\u00a0 que\u00a0 ser\u00e1\u00a0 utilizado\u00a0 nesse\u00a0 passo\u00a0 de\u00a0\n\nprocessamento.\u00a0\n\nO\u00a0pr\u00f3ximo\u00a0passo\u00a0do\u00a0Control\u00a0Unit\u00a0\u00e9\u00a0fazer\u00a0a\u00a0leitura\u00a0dos\u00a0dados\u00a0de\u00a0inicializa\u00e7\u00e3o.\u00a0Nesse\u00a0passo\u00a0\n\no\u00a0Control\u00a0Unit\u00a0faz\u00a0\u00e0\u00a0leitura\u00a0dos\u00a0primeiros\u00a0dois\u00a0slices\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual.\u00a0Como\u00a0citado\u00a0na\u00a0\n\nse\u00e7\u00e3o\u00a0que\u00a0explica\u00a0o\u00a0FIFO_SR,\u00a0esses\u00a0dois\u00a0slices\u00a0s\u00e3o\u00a0armazenados\u00a0nas\u00a0FIFOs\u00a0internas\u00a0do\u00a0FIFO_SR.\u00a0\n\nNesse\u00a0passo\u00a0de\u00a0inicializa\u00e7\u00e3o\u00a0o\u00a0Control\u00a0Unit\u00a0tamb\u00e9m\u00a0faz\u00a0a\u00a0leitura\u00a0de\u00a0um\u00a0slice\u00a0menos\u00a0duas\u00a0linhas\u00a0\n\nda\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior\u00a0e\u00a0de\u00a0velocidades.\u00a0Antes\u00a0dos\u00a0dados\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0\n\nserem\u00a0enviados\u00a0para\u00a0o\u00a0m\u00f3dulo\u00a0FIFO_SR,\u00a0eles\u00a0passam\u00a0primeiro\u00a0pelo\u00a0m\u00f3dulo\u00a0Ricker,\u00a0pois\u00a0o\u00a0pulso\u00a0\n\ns\u00edsmico\u00a0pode\u00a0estar\u00a0em\u00a0um\u00a0desses\u00a0dois\u00a0primeiros\u00a0slices.\u00a0Na\u00a0verdade\u00a0todos\u00a0os\u00a0dados\u00a0da\u00a0matriz\u00a0de\u00a0\n\npress\u00e3o\u00a0 atual\u00a0 passam\u00a0 pelo\u00a0 m\u00f3dulo\u00a0 Ricker.\u00a0 Os\u00a0 dados\u00a0 da\u00a0 matriz\u00a0 de\u00a0 press\u00e3o\u00a0 anterior\u00a0 e\u00a0 de\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n89\n\nvelocidade\u00a0s\u00e3o\u00a0descartados,\u00a0j\u00e1\u00a0que\u00a0eles\u00a0n\u00e3o\u00a0s\u00e3o\u00a0utilizados\u00a0no\u00a0processamento.\u00a0A\u00a0visualiza\u00e7\u00e3o\u00a0das\u00a0\n\nleituras\u00a0realizadas\u00a0nesse\u00a0passo\u00a0nas\u00a0matrizes\u00a0pode\u00a0ser\u00a0vista\u00a0na\u00a0Figura\u00a051,\u00a0essas\u00a0 leituras\u00a0est\u00e3o\u00a0\n\ndestacadas\u00a0na\u00a0figura\u00a0com\u00a0o\u00a0nome\u00a0de\u00a0INIT.\u00a0\n\n \nFigura 51 Dados lidos das matrizes de entradas na inicializa\u00e7\u00e3o.\u00a0\n\nO\u00a0pr\u00f3ximo\u00a0passo\u00a0\u00e9\u00a0a\u00a0 inicializa\u00e7\u00e3o\u00a0do\u00a0slice,\u00a0nesse\u00a0passo\u00a0o\u00a0Control\u00a0Unit\u00a0faz\u00a0a\u00a0 leitura\u00a0de\u00a0\n\nquatro\u00a0linhas\u00a0de\u00a0um\u00a0slice\u00a0das\u00a0matrizes\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0e\u00a0anterior,\u00a0e\u00a0da\u00a0matriz\u00a0de\u00a0velocidade.\u00a0\n\nNa\u00a0 matriz\u00a0 de\u00a0 press\u00e3o\u00a0 atual\u00a0 essas\u00a0 linhas\u00a0 est\u00e3o\u00a0 no\u00a0 mesmo\u00a0 slice,\u00a0 j\u00e1\u00a0 nas\u00a0 matrizes\u00a0 de\u00a0 press\u00e3o\u00a0\n\nanterior\u00a0e\u00a0na\u00a0matriz\u00a0de\u00a0velocidade\u00a0duas\u00a0dessas\u00a0quatro\u00a0linhas\u00a0est\u00e3o\u00a0no\u00a0final\u00a0de\u00a0um\u00a0slice,\u00a0e\u00a0as\u00a0\n\noutras\u00a0duas\u00a0no\u00a0inicio\u00a0do\u00a0slice\u00a0adjacente.\u00a0As\u00a0leituras\u00a0da\u00a0primeira\u00a0inicializa\u00e7\u00e3o\u00a0de\u00a0um\u00a0slice\u00a0podem\u00a0\n\nser\u00a0vista\u00a0na\u00a0Figura\u00a052,\u00a0destacadas\u00a0como\u00a0com\u00a0o\u00a0nome\u00a0INIT\u00a0SLICE.\u00a0\u00c9\u00a0nesse\u00a0passo\u00a0que\u00a0o\u00a0Control\u00a0\n\nUnit\u00a0prepara\u00a0a\u00a0janela\u00a0de\u00a0registradores\u00a0do\u00a0FIFO_SR\u00a0de\u00a0forma\u00a0que\u00a0a\u00a0partir\u00a0da\u00a0pr\u00f3xima\u00a0leitura\u00a0de\u00a0\n\ndados\u00a0a\u00a0computa\u00e7\u00e3o\u00a0do\u00a0n\u00facleo\u00a0de\u00a0processamento\u00a0pode\u00a0ser\u00a0iniciada.\u00a0Os\u00a0valores\u00a0da\u00a0matriz\u00a0de\u00a0\n\npress\u00e3o\u00a0atual\u00a0v\u00e3o\u00a0para\u00a0o\u00a0m\u00f3dulo\u00a0Ricker\u00a0e\u00a0depois\u00a0passam\u00a0para\u00a0o\u00a0m\u00f3dulo\u00a0FIFO_SR.\u00a0Os\u00a0valores\u00a0da\u00a0\n\nmatriz\u00a0de\u00a0press\u00e3o\u00a0anterior\u00a0e\u00a0da\u00a0matriz\u00a0de\u00a0velocidades\u00a0s\u00e3o\u00a0descartados.\u00a0\n\n \nFigura 52 Dados lidos das matrizes de entrada no 1\u00b0 init slice.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n90\n\nO\u00a0passo\u00a0seguinte\u00a0\u00e9\u00a0o\u00a0chamado\u00a0de\u00a0passo\u00a0de\u00a0processamento.\u00a0Nesse\u00a0passo\u00a0o\u00a0Control\u00a0Unit\u00a0\n\nfaz\u00a0a\u00a0leitura\u00a0de\u00a0um\u00a0dado\u00a0da\u00a0mem\u00f3ria\u00a0de\u00a0cada\u00a0uma\u00a0das\u00a0matrizes\u00a0e\u00a0indica\u00a0para\u00a0os\u00a0N\u00facleos\u00a0de\u00a0\n\nProcessamentos\u00a0 que\u00a0 os\u00a0 dados\u00a0 que\u00a0 est\u00e3o\u00a0 na\u00a0 janela\u00a0 de\u00a0 registradores\u00a0 do\u00a0 FIFO_SR\u00a0 s\u00e3o\u00a0 dados\u00a0\n\nv\u00e1lidos.\u00a0 A\u00a0 janela\u00a0 de\u00a0 registradores\u00a0 desse\u00a0 m\u00f3dulo\u00a0 est\u00e1\u00a0 ligada\u00a0 as\u00a0 entradas\u00a0 dos\u00a0 N\u00facleos\u00a0 de\u00a0\n\nProcessamento.\u00a0Os\u00a0valores\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0s\u00e3o\u00a0passados\u00a0para\u00a0o\u00a0m\u00f3dulo\u00a0de\u00a0Ricker,\u00a0\n\ndepois\u00a0 passam\u00a0 para\u00a0 o\u00a0 FIFO_SR,\u00a0 e\u00a0 depois\u00a0 para\u00a0 os\u00a0 N\u00facleos\u00a0 de\u00a0 Processamento.\u00a0 Os\u00a0 valores\u00a0 da\u00a0\n\nmatriz\u00a0de\u00a0press\u00e3o\u00a0anterior\u00a0s\u00e3o\u00a0passados\u00a0para\u00a0o\u00a0m\u00f3dulo\u00a0Ricker\u00a0PPF,\u00a0e\u00a0depois\u00a0s\u00e3o\u00a0passados\u00a0para\u00a0\n\nos\u00a0N\u00facleos\u00a0de\u00a0Processamento.\u00a0Os\u00a0valores\u00a0da\u00a0matriz\u00a0de\u00a0velocidade\u00a0s\u00e3o\u00a0passados\u00a0para\u00a0os\u00a0N\u00facleos\u00a0\n\nde\u00a0 Processamento.\u00a0 O\u00a0 Control\u00a0 Unit\u00a0 permanece\u00a0 lendo\u00a0 dados\u00a0 e\u00a0 indicando\u00a0 para\u00a0 o\u00a0 n\u00facleo\u00a0 de\u00a0\n\nprocessamento\u00a0que\u00a0h\u00e1\u00a0dados\u00a0validos\u00a0em\u00a0suas\u00a0portas\u00a0at\u00e9\u00a0ele\u00a0ler\u00a0a\u00a0ultima\u00a0linha\u00a0do\u00a0slice\u00a0da\u00a0matriz\u00a0\n\nde\u00a0press\u00e3o\u00a0atual.\u00a0A\u00a0quantidade\u00a0de\u00a0dados\u00a0lidos\u00a0nesse\u00a0passo\u00a0\u00e9\u00a0a\u00a0mesma\u00a0para\u00a0as\u00a0tr\u00eas\u00a0matrizes,\u00a0\n\nporem\u00a0na\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior\u00a0e\u00a0na\u00a0matriz\u00a0de\u00a0velocidade\u00a0as\u00a0leituras\u00a0n\u00e3o\u00a0chegam\u00a0ao\u00a0final\u00a0\n\nda\u00a0matriz,\u00a0 j\u00e1\u00a0que\u00a0a\u00a0 leitura\u00a0dessas\u00a0duas\u00a0matrizes\u00a0\u00e9\u00a0 iniciada\u00a0e\u00a0terminada\u00a0em\u00a0 linhas\u00a0diferentes\u00a0\n\nnesses\u00a0tr\u00eas\u00a0passos\u00a0quando\u00a0compara\u00a0a\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual.\u00a0A\u00a0Figura\u00a053\u00a0mostra\u00a0os\u00a0dados\u00a0que\u00a0\n\ns\u00e3o\u00a0lidos\u00a0no\u00a0primeiro\u00a0passo\u00a0de\u00a0processamento,\u00a0eles\u00a0est\u00e3o\u00a0destacados\u00a0com\u00a0o\u00a0nome\u00a0PROCESS.\u00a0\n\nQuando\u00a0o\u00a0Control\u00a0Unit\u00a0finaliza\u00a0a\u00a0 leitura\u00a0de\u00a0todas\u00a0as\u00a0 linhas\u00a0de\u00a0um\u00a0slice\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0\n\natual,\u00a0ele\u00a0volta\u00a0para\u00a0o\u00a0passo\u00a0de\u00a0inicializa\u00e7\u00e3o\u00a0de\u00a0slice,\u00a0caso\u00a0ainda\u00a0existam\u00a0slices\u00a0para\u00a0serem\u00a0lidos,\u00a0\n\ne\u00a0fica\u00a0nesse\u00a0loop\u00a0(inicializa\u00e7\u00e3o\u00a0de\u00a0slice\u00a0e\u00a0processamento)\u00a0at\u00e9\u00a0o\u00a0final\u00a0da\u00a0matriz.\u00a0\n\n \nFigura 53 Dados lidos das matrizes de entrada no 1\u00b0 passo de processamento.\u00a0\n\nQuando\u00a0todos\u00a0os\u00a0slices\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0s\u00e3o\u00a0lidos,\u00a0ou\u00a0seja,\u00a0todos\u00a0os\u00a0dados\u00a0que\u00a0\n\ns\u00e3o\u00a0necess\u00e1rios\u00a0para\u00a0a\u00a0gera\u00e7\u00e3o\u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro\u00a0j\u00e1\u00a0foram\u00a0entregues\u00a0aos\u00a0\n\nN\u00facleos\u00a0de\u00a0Processamento,\u00a0o\u00a0Control\u00a0Unit\u00a0vai\u00a0para\u00a0um\u00a0estado\u00a0que\u00a0espera\u00a0que\u00a0todos\u00a0os\u00a0dados\u00a0\n\nque\u00a0foram\u00a0gerados\u00a0pelos\u00a0N\u00facleos\u00a0de\u00a0Processamento\u00a0tenham\u00a0sido\u00a0escritos\u00a0na\u00a0mem\u00f3ria.\u00a0Isso\u00a0\u00e9\u00a0\n\nnecess\u00e1rio,\u00a0j\u00e1\u00a0que\u00a0a\u00a0parte\u00a0da\u00a0mem\u00f3ria\u00a0que\u00a0possui\u00a0dados\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0se\u00a0torna\u00a0a\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n91\n\nparte\u00a0da\u00a0mem\u00f3ria\u00a0que\u00a0ter\u00e1\u00a0os\u00a0dados\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior\u00a0no\u00a0pr\u00f3ximo\u00a0passo\u00a0de\u00a0tempo\u00a0\n\n(passo\u00a0de\u00a0processamento),\u00a0e\u00a0a\u00a0parte\u00a0da\u00a0mem\u00f3ria\u00a0que\u00a0tem\u00a0os\u00a0dados\u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0\n\npress\u00e3o\u00a0futuro\u00a0se\u00a0torna\u00a0a\u00a0parte\u00a0da\u00a0mem\u00f3ria\u00a0que\u00a0ter\u00e1\u00a0os\u00a0dados\u00a0da\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0no\u00a0\n\npr\u00f3ximo\u00a0passo\u00a0de\u00a0processamento.\u00a0\n\nQuando\u00a0todas\u00a0as\u00a0escritas\u00a0s\u00e3o\u00a0realizadas\u00a0o\u00a0Control\u00a0Unit\u00a0vai\u00a0para\u00a0um\u00a0estado\u00a0que\u00a0verifica\u00a0se\u00a0\n\nainda\u00a0 existem\u00a0 passos\u00a0 de\u00a0 tempo\u00a0 (passos\u00a0 de\u00a0 processamento)\u00a0 a\u00a0 serem\u00a0 realizados.\u00a0 Caso\u00a0 ainda\u00a0\n\nexistam\u00a0 passos\u00a0 de\u00a0 processamentos\u00a0 para\u00a0 serem\u00a0 realizados,\u00a0 ele\u00a0 volta\u00a0 para\u00a0 o\u00a0 passo\u00a0 de\u00a0\n\ninicializa\u00e7\u00e3o\u00a0das\u00a0portas,\u00a0caso\u00a0contr\u00e1rio,\u00a0o\u00a0Control\u00a0Unit\u00a0volta\u00a0para\u00a0o\u00a0estado\u00a0inicial\u00a0indicando\u00a0para\u00a0\n\no\u00a0 Aplicativo\u00a0 que\u00a0 o\u00a0 processamento\u00a0 foi\u00a0 terminado\u00a0 (end_process),\u00a0 e\u00a0 fica\u00a0 esperando\u00a0 que\u00a0 o\u00a0\n\nAplicativo\u00a0indique\u00a0que\u00a0uma\u00a0nova\u00a0modelagem\u00a0deve\u00a0ser\u00a0iniciada.\u00a0\n\nNa\u00a0 Figura\u00a0 54\u00a0 pode\u00a0 ser\u00a0 visto\u00a0 como\u00a0 cada\u00a0 um\u00a0 dos\u00a0 passos\u00a0 do\u00a0 fluxo\u00a0 de\u00a0 leitura\u00a0 realiza\u00a0 as\u00a0\n\nleituras\u00a0dos\u00a0dados\u00a0das\u00a0matrizes\u00a0de\u00a0entrada,\u00a0para\u00a0uma\u00a0matriz\u00a0com\u00a012\u00a0linhas\u00a0e\u00a016\u00a0colunas,\u00a0em\u00a0\n\ncada\u00a0um\u00a0dos\u00a0passos\u00a0de\u00a0tempo.\u00a0\n\n \nFigura 54 Leitura dos dados das matrizes de entrada em um passo de tempo.\u00a0\n\n5.3.7.2 Fluxo\u00a0dos\u00a0dados\u00a0gerados\u00a0pelos\u00a0N\u00facleos\u00a0de\u00a0Processamento\u00a0\n\nNessa\u00a0se\u00e7\u00e3o\u00a0ser\u00e1\u00a0explicado\u00a0como\u00a0os\u00a0dados\u00a0resultantes\u00a0dos\u00a0N\u00facleos\u00a0de\u00a0Processamento\u00a0\n\nchegam\u00a0\u00e0\u00a0mem\u00f3ria\u00a0da\u00a0placa\u00a0de\u00a0prototipa\u00e7\u00e3o\u00a0atrav\u00e9s\u00a0do\u00a0PROCMultiPort.\u00a0O\u00a0fluxo\u00a0dos\u00a0dados\u00a0que\u00a0\n\ndevem\u00a0 ser\u00a0 escritos\u00a0 na\u00a0 mem\u00f3ria\u00a0 \u00e9\u00a0 controlado\u00a0 pelo\u00a0 Control\u00a0 Unit,\u00a0 atrav\u00e9s\u00a0 de\u00a0 uma\u00a0 FIFO\u00a0 que\u00a0\n\narmazena\u00a0temporariamente\u00a0os\u00a0dados\u00a0que\u00a0s\u00e3o\u00a0gerados\u00a0pelos\u00a0N\u00facleos\u00a0de\u00a0Processamento.\u00a0Dessa\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n92\n\nforma,\u00a0o\u00a0objetivo\u00a0da\u00a0FSM,\u00a0que\u00a0controla\u00a0esse\u00a0fluxo\u00a0de\u00a0dados\u00a0dentro\u00a0do\u00a0Control\u00a0Unit,\u00a0\u00e9\u00a0 ler\u00a0os\u00a0\n\ndados\u00a0dessa\u00a0FIFO\u00a0e\u00a0envi\u00e1?los\u00a0para\u00a0a\u00a0porta\u00a0de\u00a0escrita\u00a0do\u00a0PROCMultiPort.\u00a0\n\nA\u00a0utiliza\u00e7\u00e3o\u00a0dessa\u00a0FIFO\u00a0foi\u00a0necess\u00e1ria\u00a0porque\u00a0a\u00a0porta\u00a0de\u00a0escrita\u00a0do\u00a0PROCMultiport\u00a0pode\u00a0\n\nficar\u00a0 cheia,\u00a0 n\u00e3o\u00a0 podendo\u00a0 receber\u00a0 novos\u00a0 dados.\u00a0 E\u00a0 uma\u00a0 caracter\u00edstica\u00a0 dos\u00a0 n\u00facleos\u00a0 de\u00a0\n\nprocessamento\u00a0\u00e9\u00a0que\u00a0enquanto\u00a0dados\u00a0validos\u00a0s\u00e3o\u00a0aplicados\u00a0em\u00a0suas\u00a0entradas,\u00a0eles\u00a0n\u00e3o\u00a0param\u00a0\n\nde\u00a0gerar\u00a0resultados.\u00a0Assim,\u00a0caso\u00a0a\u00a0porta\u00a0de\u00a0escrita\u00a0fique\u00a0cheia,\u00a0os\u00a0resultados\u00a0que\u00a0s\u00e3o\u00a0gerados\u00a0\n\npelos\u00a0n\u00facleos\u00a0de\u00a0processamento\u00a0neste\u00a0momento\u00a0devem\u00a0ser\u00a0armazenados\u00a0temporariamente,\u00a0\n\njustificando,\u00a0assim,\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0dessa\u00a0FIFO.\u00a0Caso\u00a0essa\u00a0FIFO\u00a0n\u00e3o\u00a0fosse\u00a0utilizada,\u00a0e\u00a0os\u00a0resultados\u00a0\n\ndos\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0 fossem\u00a0 escritos\u00a0 diretamente\u00a0 na\u00a0 porta\u00a0 de\u00a0 escrita\u00a0 do\u00a0\n\nPROCMultiport,\u00a0e\u00a0caso\u00a0a\u00a0porta\u00a0de\u00a0escrita\u00a0ficasse\u00a0cheia,\u00a0os\u00a0resultados\u00a0que\u00a0fossem\u00a0gerados\u00a0neste\u00a0\n\nmomento\u00a0 seriam\u00a0 perdidos.\u00a0 Por\u00a0 isso,\u00a0 as\u00a0 sa\u00eddas\u00a0 dos\u00a0 quatro\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0 s\u00e3o\u00a0\n\nconcatenadas\u00a0e\u00a0armazenadas\u00a0nessa\u00a0FIFO.\u00a0\n\nA\u00a0Figura\u00a055\u00a0mostra\u00a0o\u00a0fluxograma\u00a0que\u00a0\u00e9\u00a0implementado\u00a0pela\u00a0FSM\u00a0que\u00a0faz\u00a0o\u00a0controle\u00a0dos\u00a0\n\ndados\u00a0que\u00a0devem\u00a0ser\u00a0escritos\u00a0na\u00a0mem\u00f3ria.\u00a0\n\n \nFigura 55 Fluxograma da FSM que implementa a escrita dos resultados na mem\u00f3ria.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n93\n\nO\u00a0fluxograma\u00a0pode\u00a0ser\u00a0mais\u00a0bem\u00a0entendido\u00a0com\u00a0a\u00a0descri\u00e7\u00e3o\u00a0de\u00a0passo,\u00a0como\u00a0a\u00a0seguir:\u00a0\n\nO\u00a0primeiro\u00a0passo\u00a0desse\u00a0fluxo\u00a0\u00e9\u00a0esperar\u00a0pelo\u00a0sinal\u00a0de\u00a0autoriza\u00e7\u00e3o\u00a0de\u00a0escritas\u00a0na\u00a0mem\u00f3ria.\u00a0\n\nQuando\u00a0esse\u00a0sinal\u00a0\u00e9\u00a0recebido\u00a0o\u00a0fluxograma\u00a0faz\u00a0a\u00a0transi\u00e7\u00e3o\u00a0para\u00a0o\u00a0pr\u00f3ximo\u00a0passo.\u00a0\n\nO\u00a0segundo\u00a0passo\u00a0do\u00a0fluxo\u00a0tem\u00a0como\u00a0objetivo\u00a0efetuar\u00a0a\u00a0escrita\u00a0na\u00a0mem\u00f3ria\u00a0das\u00a0duas\u00a0\n\nprimeiras\u00a0 linhas\u00a0 do\u00a0 segundo\u00a0 slice\u00a0 da\u00a0 matriz\u00a0 do\u00a0 campo\u00a0 de\u00a0 press\u00e3o\u00a0 futuro,\u00a0 as\u00a0 quais\u00a0 n\u00e3o\u00a0 s\u00e3o\u00a0\n\ngeradas\u00a0pelos\u00a0N\u00facleos\u00a0de\u00a0Processamento,\u00a0por\u00a0se\u00a0tratarem\u00a0de\u00a0dados\u00a0de\u00a0borda\u00a0da\u00a0matriz.\u00a0Isto\u00a0\u00e9\u00a0\n\nnecess\u00e1rio\u00a0desde\u00a0que\u00a0o\u00a0endere\u00e7o\u00a0inicial\u00a0de\u00a0escrita\u00a0est\u00e1\u00a0posicionado\u00a0no\u00a0inicio\u00a0do\u00a0segundo\u00a0slice\u00a0\n\nda\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro,\u00a0j\u00e1\u00a0que\u00a0o\u00a0primeiro\u00a0slice\u00a0representa\u00a0dados\u00a0de\u00a0borda\u00a0(duas\u00a0\n\nultimas\u00a0colunas\u00a0do\u00a0slice)\u00a0e\u00a0dados\u00a0n\u00e3o\u00a0utilizados\u00a0na\u00a0computa\u00e7\u00e3o\u00a0(dados\u00a0adicionados\u00a0utilizados\u00a0\n\npara\u00a0homogeneiza\u00e7\u00e3o\u00a0do\u00a0fluxo\u00a0de\u00a0dados),\u00a0dados\u00a0estes\u00a0que\u00a0n\u00e3o\u00a0s\u00e3o\u00a0gerados\u00a0pelos\u00a0n\u00facleos\u00a0de\u00a0\n\nprocessamento,\u00a0fazendo\u00a0com\u00a0que\u00a0o\u00a0endere\u00e7o\u00a0de\u00a0escrita\u00a0deva\u00a0ser\u00a0inicializado\u00a0no\u00a0segundo\u00a0slice.\u00a0\n\nA\u00a0Figura\u00a056\u00a0mostra\u00a0essas\u00a0duas\u00a0escritas\u00a0iniciais.\u00a0\n\n \nFigura 56 Escritas das duas primeiras linhas do segundo slice.\u00a0\n\nO\u00a0terceiro\u00a0passo\u00a0do\u00a0fluxo\u00a0\u00e9\u00a0o\u00a0respons\u00e1vel\u00a0pela\u00a0escrita\u00a0de\u00a0dados\u00a0do\u00a0slice\u00a0que\u00a0n\u00e3o\u00a0s\u00e3o\u00a0\n\nbordas.\u00a0A\u00a0m\u00e1quina\u00a0verifica\u00a0se\u00a0existem\u00a0dados\u00a0na\u00a0FIFO\u00a0para\u00a0serem\u00a0escritos\u00a0na\u00a0mem\u00f3ria.\u00a0Caso\u00a0\n\nexistam,\u00a0ela\u00a0faz\u00a0a\u00a0escrita\u00a0desses\u00a0dados\u00a0na\u00a0porta\u00a0de\u00a0escrita\u00a0do\u00a0PROCMultiPort,\u00a0caso\u00a0n\u00e3o,\u00a0ela\u00a0fica\u00a0\n\nesperando\u00a0que\u00a0os\u00a0mesmos\u00a0sejam\u00a0escritos\u00a0na\u00a0FIFO.\u00a0A\u00a0m\u00e1quina\u00a0permanece\u00a0nesse\u00a0estado\u00a0at\u00e9\u00a0que\u00a0\n\ntodo\u00a0um\u00a0slice,\u00a0tirando\u00a0as\u00a0duas\u00a0primeiras\u00a0e\u00a0duas\u00a0ultimas\u00a0linhas,\u00a0que\u00a0s\u00e3o\u00a0borda\u00a0da\u00a0matriz,\u00a0seja\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n94\n\nescrito.\u00a0Ou\u00a0seja,\u00a0esse\u00a0passo\u00a0\u00e9\u00a0respons\u00e1vel\u00a0por\u00a0escrever\u00a0na\u00a0mem\u00f3ria\u00a0os\u00a0dados\u00a0dos\u00a0slices\u00a0que\u00a0s\u00e3o\u00a0\n\ngerados\u00a0pelos\u00a0n\u00facleos\u00a0de\u00a0processamento.\u00a0Na\u00a0Figura\u00a057\u00a0pode\u00a0ser\u00a0visto\u00a0o\u00a0primeiro\u00a0slice\u00a0de\u00a0dados\u00a0\n\ngerados\u00a0pelos\u00a0n\u00facleos\u00a0de\u00a0processamento,\u00a0que\u00a0s\u00e3o\u00a0escritos\u00a0pelo\u00a0terceiro\u00a0passo\u00a0do\u00a0fluxo.\u00a0Ap\u00f3s\u00a0\n\nescrever\u00a0 esse\u00a0 bloco\u00a0 de\u00a0 dados,\u00a0 o\u00a0 fluxograma\u00a0 faz\u00a0 a\u00a0 transi\u00e7\u00e3o\u00a0 para\u00a0 o\u00a0 quarto\u00a0 passo\u00a0 caso\u00a0 ainda\u00a0\n\nexistam\u00a0slices\u00a0para\u00a0serem\u00a0escritos,\u00a0caso\u00a0contrario,\u00a0o\u00a0fluxograma\u00a0faz\u00a0a\u00a0transi\u00e7\u00e3o\u00a0para\u00a0o\u00a0quinto\u00a0\n\npasso.\u00a0\n\n \nFigura 57 Dados do primeiro slice gerado pelos n\u00facleos de processamento que s\u00e3o escritos na mem\u00f3ria.\u00a0\n\nO\u00a0quarto\u00a0passo\u00a0do\u00a0fluxo\u00a0\u00e9\u00a0respons\u00e1vel\u00a0por\u00a0escrever\u00a0as\u00a0duas\u00a0linhas\u00a0de\u00a0borda\u00a0do\u00a0final\u00a0do\u00a0\n\nslice\u00a0que\u00a0acabou\u00a0de\u00a0ser\u00a0escrito\u00a0na\u00a0mem\u00f3ria,\u00a0e\u00a0por\u00a0escrever\u00a0as\u00a0duas\u00a0linhas\u00a0de\u00a0borda\u00a0do\u00a0inicio\u00a0do\u00a0\n\npr\u00f3ximo\u00a0slice\u00a0que\u00a0ser\u00e1\u00a0escrito\u00a0na\u00a0mem\u00f3ria.\u00a0Ou\u00a0seja,\u00a0esse\u00a0estado\u00a0\u00e9\u00a0respons\u00e1vel\u00a0por\u00a0escrever\u00a0as\u00a0\n\nbordas\u00a0que\u00a0existem\u00a0entre\u00a0dois\u00a0slices\u00a0adjacentes\u00a0na\u00a0mem\u00f3ria.\u00a0A\u00a0Figura\u00a058\u00a0mostra\u00a0as\u00a0escritas\u00a0que\u00a0\n\ns\u00e3o\u00a0realizadas\u00a0para\u00a0o\u00a0caso\u00a0no\u00a0qual\u00a0os\u00a0dois\u00a0slices\u00a0adjacentes\u00a0serem\u00a0o\u00a0primeiro\u00a0e\u00a0o\u00a0segundo\u00a0slices\u00a0\n\ngerados\u00a0 pelos\u00a0 n\u00facleos\u00a0 de\u00a0 processamentos.\u00a0 Essas\u00a0 escritas\u00a0 est\u00e3o\u00a0 destacadas\u00a0 com\u00a0 o\u00a0 nome\u00a0\n\n\u201cBordas\u00a0entre\u00a0Slices\u201d.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n95\n\n \nFigura 58 Escritas das bordas entre slices adjacentes.\u00a0\n\nO\u00a0quinto\u00a0passo\u00a0do\u00a0fluxo\u00a0\u00e9\u00a0respons\u00e1vel\u00a0por\u00a0esperar\u00a0o\u00a0esvaziamento\u00a0da\u00a0FIFO\u00a0interna\u00a0da\u00a0\n\nporta\u00a0de\u00a0escrita\u00a0do\u00a0PROCMultiPort.\u00a0O\u00a0objetivo\u00a0desse\u00a0estado\u00a0\u00e9\u00a0garantir\u00a0que\u00a0todos\u00a0os\u00a0dados\u00a0que\u00a0\n\nforam\u00a0enviados\u00a0para\u00a0a\u00a0porta\u00a0de\u00a0escrita\u00a0j\u00e1\u00a0foram\u00a0escritos\u00a0na\u00a0mem\u00f3ria.\u00a0Assim\u00a0que\u00a0\u00e9\u00a0constatado\u00a0o\u00a0\n\nesvaziamento\u00a0da\u00a0FIFO,\u00a0essa\u00a0m\u00e1quina\u00a0sinaliza\u00a0para\u00a0a\u00a0m\u00e1quina\u00a0de\u00a0leitura\u00a0de\u00a0dados\u00a0que\u00a0as\u00a0escritas\u00a0\n\nde\u00a0todos\u00a0os\u00a0slices\u00a0foram\u00a0realizadas,\u00a0e\u00a0realiza\u00a0a\u00a0transi\u00e7\u00e3o\u00a0para\u00a0o\u00a0estado\u00a0inicial.\u00a0\n\nEssa\u00a0espera\u00a0\u00e9\u00a0necess\u00e1ria,\u00a0pois\u00a0segundo\u00a0o\u00a0algoritmo\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0que\u00a0utiliza\u00a0a\u00a0\n\nequa\u00e7\u00e3o\u00a0(2.2),\u00a0ao\u00a0final\u00a0de\u00a0um\u00a0passo\u00a0de\u00a0processamento\u00a0a\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0se\u00a0torna\u00a0a\u00a0\n\nmatriz\u00a0de\u00a0press\u00e3o\u00a0anterior,\u00a0e\u00a0a\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro\u00a0se\u00a0torna\u00a0a\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0\n\natual.\u00a0 E\u00a0 essa\u00a0 atualiza\u00e7\u00e3o\u00a0 de\u00a0 matrizes\u00a0 \u00e9\u00a0 realizada\u00a0 na\u00a0 arquitetura\u00a0 atrav\u00e9s\u00a0 de\u00a0 uma\u00a0 troca\u00a0 dos\u00a0\n\nendere\u00e7os\u00a0iniciais\u00a0das\u00a0matrizes\u00a0de\u00a0press\u00e3o\u00a0atual\u00a0e\u00a0anterior,\u00a0j\u00e1\u00a0que,\u00a0como\u00a0citado\u00a0na\u00a0se\u00e7\u00e3o\u00a05.3.2,\u00a0\n\nos\u00a0 dados\u00a0 gerados\u00a0 pelos\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0 s\u00e3o\u00a0 armazenados\u00a0 na\u00a0 regi\u00e3o\u00a0 da\u00a0 mem\u00f3ria\u00a0\n\nonde\u00a0 est\u00e1\u00a0 localizada\u00a0 a\u00a0 matriz\u00a0 de\u00a0 press\u00e3o\u00a0 anterior.\u00a0 Dessa\u00a0 forma,\u00a0 a\u00a0 computa\u00e7\u00e3o\u00a0 de\u00a0 um\u00a0 novo\u00a0\n\npasso\u00a0 de\u00a0 processamento\u00a0 s\u00f3\u00a0 pode\u00a0 ser\u00a0 iniciada\u00a0 quando\u00a0 todos\u00a0 os\u00a0 dados\u00a0 do\u00a0 passo\u00a0 de\u00a0\n\nprocessamento\u00a0 atual\u00a0 j\u00e1\u00a0 estiverem\u00a0 escritos\u00a0 na\u00a0 mem\u00f3ria.\u00a0 E\u00a0 como\u00a0 se\u00a0 pode\u00a0 ter\u00a0 percebido\u00a0 o\u00a0\n\nprimeiro\u00a0slice,\u00a0as\u00a0duas\u00a0\u00faltimas\u00a0 linhas\u00a0do\u00a0pen\u00faltimo\u00a0slice\u00a0e\u00a0o\u00a0ultimo\u00a0slice\u00a0n\u00e3o\u00a0s\u00e3o\u00a0escritos\u00a0na\u00a0\n\nmem\u00f3ria.\u00a0Isso\u00a0n\u00e3o\u00a0\u00e9\u00a0um\u00a0problema\u00a0j\u00e1\u00a0que\u00a0os\u00a0dados\u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro\u00a0est\u00e3o\u00a0\n\nsendo\u00a0escritos\u00a0na\u00a0mesma\u00a0regi\u00e3o\u00a0de\u00a0mem\u00f3ria\u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0anterior,\u00a0assim\u00a0os\u00a0\n\ndados\u00a0referentes\u00a0a\u00a0esses\u00a0slices\u00a0na\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior\u00a0ser\u00e3o\u00a0os\u00a0mesmo\u00a0 na\u00a0matriz\u00a0de\u00a0\n\npress\u00e3o\u00a0 futura.\u00a0 Como\u00a0 esses\u00a0 dados\u00a0 s\u00e3o\u00a0 bordas\u00a0 dessas\u00a0 matrizes,\u00a0 eles\u00a0 nunca\u00a0 s\u00e3o\u00a0 alterados,\u00a0\n\npossuindo\u00a0sempre\u00a0o\u00a0mesmo\u00a0valor.\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n96\n\nA\u00a0Figura\u00a059\u00a0mostra\u00a0todas\u00a0as\u00a0escritas\u00a0que\u00a0s\u00e3o\u00a0realizada\u00a0por\u00a0cada\u00a0posso\u00a0do\u00a0fluxograma\u00a0\n\napresentado\u00a0acima\u00a0para\u00a0uma\u00a0matriz\u00a0com\u00a012\u00a0linhas\u00a0e\u00a016\u00a0colunas,\u00a0em\u00a0cada\u00a0passo\u00a0de\u00a0tempo.\u00a0\n\n \nFigura 59 Todas as escritas realizas em um passo de tempo.\u00a0\n\n5.3.7.3 Controle\u00a0da\u00a0inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0\n\nAlem\u00a0dos\u00a0dois\u00a0fluxos\u00a0de\u00a0dados\u00a0mostrados\u00a0acima\u00a0e\u00a0suas\u00a0m\u00e1quinas\u00a0de\u00a0estados,\u00a0existem\u00a0\n\nmais\u00a0duas\u00a0outras\u00a0m\u00e1quinas\u00a0de\u00a0estado\u00a0que\u00a0controlam\u00a0a\u00a0inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0nas\u00a0matrizes\u00a0\n\nde\u00a0press\u00e3o\u00a0atual\u00a0e\u00a0anterior.\u00a0Essas\u00a0m\u00e1quinas\u00a0n\u00e3o\u00a0controlam\u00a0exatamente\u00a0um\u00a0fluxo\u00a0especifico\u00a0de\u00a0\n\ndados,\u00a0 elas\u00a0 apenas\u00a0 modificam\u00a0 os\u00a0 dados\u00a0 que\u00a0 est\u00e3o\u00a0 sendo\u00a0 passados\u00a0 para\u00a0 os\u00a0 N\u00facleos\u00a0 de\u00a0\n\nProcessamento,\u00a0ou\u00a0seja,\u00a0elas\u00a0fazem\u00a0modifica\u00e7\u00f5es\u00a0em\u00a0alguns\u00a0dados\u00a0que\u00a0est\u00e3o\u00a0no\u00a0fluxo\u00a0de\u00a0dados\u00a0\n\nde\u00a0leitura.\u00a0\n\nA\u00a0 Figura\u00a0 60\u00a0 mostra\u00a0 o\u00a0 tipo\u00a0 de\u00a0 m\u00e1quina\u00a0 de\u00a0 estados\u00a0 que\u00a0 implementa\u00a0 esse\u00a0 controle\u00a0 de\u00a0\n\ninser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0em\u00a0ambas\u00a0as\u00a0matrizes.\u00a0As\u00a0m\u00e1quinas\u00a0s\u00e3o\u00a0similares,\u00a0mas\u00a0apresentam\u00a0\n\ndiferen\u00e7as,\u00a0tais\u00a0como:\u00a0\n\n\u2022 cada\u00a0 uma\u00a0 controla\u00a0 a\u00a0 inser\u00e7\u00e3o\u00a0 do\u00a0 pulso\u00a0 s\u00edsmico\u00a0 em\u00a0 uma\u00a0 matriz\u00a0 diferente.\u00a0 Uma\u00a0\n\ncontrola\u00a0 a\u00a0 inser\u00e7\u00e3o\u00a0 na\u00a0 matriz\u00a0 de\u00a0 press\u00e3o\u00a0 atual,\u00a0 verificando\u00a0 as\u00a0 leituras\u00a0 que\u00a0 s\u00e3o\u00a0\n\nrealizadas\u00a0na\u00a0porta\u00a0do\u00a0PROCMultiport\u00a0que\u00a0forneces\u00a0os\u00a0dados\u00a0desta\u00a0matriz,\u00a0e\u00a0a\u00a0outra\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n97\n\ncontrola\u00a0a\u00a0inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0na\u00a0matriz\u00a0de\u00a0press\u00e3o\u00a0anterior,\u00a0verificando\u00a0as\u00a0leituras\u00a0na\u00a0\n\nporta\u00a0do\u00a0PROCMultiPort\u00a0que\u00a0fornece\u00a0os\u00a0dados\u00a0da\u00a0matriz\u00a0desta\u00a0\u00faltima\u00a0matriz.\u00a0\n\n\u2022 outra\u00a0 diferen\u00e7a\u00a0 \u00e9\u00a0 que\u00a0 na\u00a0 m\u00e1quina\u00a0 que\u00a0 controla\u00a0 a\u00a0 inser\u00e7\u00e3o\u00a0 na\u00a0 matriz\u00a0 de\u00a0 press\u00e3o\u00a0\n\nanterior\u00a0existe\u00a0um\u00a0estado\u00a0adicional,\u00a0o\u00a0estado\u00a0de\u00a0inicializa\u00e7\u00e3o.\u00a0Esse\u00a0estado\u00a0garante\u00a0\n\nque\u00a0n\u00e3o\u00a0h\u00e1\u00a0processamento\u00a0no\u00a0primeiro\u00a0passo,\u00a0j\u00e1\u00a0que\u00a0a\u00a0inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0na\u00a0matriz\u00a0\n\nde\u00a0press\u00e3o\u00a0anterior\u00a0s\u00f3\u00a0ocorre\u00a0no\u00a0segundo\u00a0passo\u00a0de\u00a0processamento.\u00a0\u00a0\n\nA\u00a0seguir\u00a0ser\u00e1\u00a0descrito\u00a0cada\u00a0um\u00a0dos\u00a0estados,\u00a0e\u00a0atrav\u00e9s\u00a0dessa\u00a0explica\u00e7\u00e3o\u00a0ser\u00e1\u00a0mostrado\u00a0\n\ncomo\u00a0o\u00a0Control\u00a0Unit\u00a0indica\u00a0quando\u00a0a\u00a0inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0s\u00edsmico\u00a0deve\u00a0ser\u00a0realizada.\u00a0\n\n \nFigura 60 M\u00e1quina de estados que controla a inser\u00e7\u00e3o do pulso s\u00edsmico.\u00a0\n\n\u2022 COUNT_READS:\u00a0estado\u00a0utilizado\u00a0para\u00a0contar\u00a0o\u00a0n\u00famero\u00a0de\u00a0leituras\u00a0que\u00a0est\u00e3o\u00a0sendo\u00a0\n\nrealizadas.\u00a0 A\u00a0 contagem\u00a0 \u00e9\u00a0 realizada\u00a0 atrav\u00e9s\u00a0 de\u00a0 dois\u00a0 contadores,\u00a0 um\u00a0 que\u00a0 conta\u00a0\n\nquantas\u00a0linhas\u00a0de\u00a0um\u00a0slice\u00a0j\u00e1\u00a0foram\u00a0lidas,\u00a0e\u00a0outro\u00a0que\u00a0conta\u00a0quantos\u00a0slices\u00a0j\u00e1\u00a0foram\u00a0\n\nlidos.\u00a0 Onde\u00a0 uma\u00a0 linha\u00a0 do\u00a0 slice\u00a0 representa\u00a0 as\u00a0 quatro\u00a0 palavras\u00a0 que\u00a0 s\u00e3o\u00a0 fornecidas\u00a0\n\nquando\u00a0 uma\u00a0 leitura\u00a0 \u00e9\u00a0 realizada\u00a0 no\u00a0 PROCMultiPort.\u00a0 Assim,\u00a0 quando\u00a0 esse\u00a0 dois\u00a0\n\ncontadores\u00a0ficam\u00a0iguais\u00a0aos\u00a0par\u00e2metros\u00a0que\u00a0representam\u00a0a\u00a0linha\u00a0e\u00a0o\u00a0slice\u00a0onde\u00a0o\u00a0\n\npulso\u00a0s\u00edsmico\u00a0deve\u00a0ser\u00a0inserido,\u00a0a\u00a0m\u00e1quina\u00a0indica\u00a0para\u00a0o\u00a0m\u00f3dulo\u00a0de\u00a0Ricker\u00a0ou\u00a0Ricker\u00a0\n\n\n\nCap\u00edtulo\u00a05\u00a0\u2013\u00a0Plataforma\u00a0Desenvolvida\u00a0\n \n\n \n\n98\n\nPPF\u00a0que\u00a0a\u00a0 inser\u00e7\u00e3o\u00a0do\u00a0pulso\u00a0deve\u00a0ser\u00a0realizada,\u00a0 limpa\u00a0os\u00a0dois\u00a0contadores\u00a0e\u00a0faz\u00a0a\u00a0\n\ntransi\u00e7\u00e3o\u00a0para\u00a0o\u00a0pr\u00f3ximo\u00a0estado.\u00a0\n\n\u2022 WAIT_WRITES:\u00a0 estado\u00a0 que\u00a0 aguarda\u00a0 a\u00a0 escrita\u00a0 de\u00a0 todos\u00a0 os\u00a0 dados\u00a0 gerados\u00a0 na\u00a0\n\nmem\u00f3ria,\u00a0nesse\u00a0passo\u00a0de\u00a0processamento.\u00a0O\u00a0objetivo\u00a0desse\u00a0estado\u00a0\u00e9\u00a0n\u00e3o\u00a0realizar\u00a0\n\nmais\u00a0contagens\u00a0at\u00e9\u00a0que\u00a0o\u00a0pr\u00f3ximo\u00a0passo\u00a0de\u00a0processamento\u00a0seja\u00a0iniciado,\u00a0j\u00e1\u00a0que\u00a0a\u00a0\n\ninser\u00e7\u00e3o\u00a0 do\u00a0 pulso\u00a0 s\u00edsmico\u00a0 do\u00a0 passo\u00a0 de\u00a0 processamento\u00a0 atual\u00a0 j\u00e1\u00a0 foi\u00a0 realizada.\u00a0 A\u00a0\n\nm\u00e1quina\u00a0se\u00a0mant\u00e9m\u00a0nesse\u00a0estado\u00a0at\u00e9\u00a0que\u00a0a\u00a0m\u00e1quina\u00a0de\u00a0escrita\u00a0dos\u00a0dados\u00a0indique\u00a0\n\nque\u00a0todos\u00a0os\u00a0dados\u00a0do\u00a0passo\u00a0de\u00a0processamento\u00a0atual\u00a0j\u00e1\u00a0foram\u00a0escritos\u00a0na\u00a0mem\u00f3ria.\u00a0\n\nQuando\u00a0 a\u00a0 escrita\u00a0 desses\u00a0 dados\u00a0 termina,\u00a0 a\u00a0 m\u00e1quina\u00a0 faz\u00a0 a\u00a0 transi\u00e7\u00e3o\u00a0 para\u00a0 o\u00a0 passo\u00a0\n\ninicial.\u00a0\n\n5.4 Conclus\u00f5es\u00a0\n\nEste\u00a0cap\u00edtulo\u00a0apresentou\u00a0a\u00a0estrutura\u00a0da\u00a0plataforma\u00a0desenvolvida\u00a0neste\u00a0trabalho.\u00a0Esta\u00a0\n\nplataforma\u00a0 utiliza\u00a0 uma\u00a0 arquitetura\u00a0 h\u00edbrida,\u00a0 tendo\u00a0 um\u00a0 dispositivo\u00a0 FPGA,\u00a0 como\u00a0 um\u00a0\n\ncoprocessador,\u00a0conectado\u00a0via\u00a0barramento\u00a0PCIe,\u00a0a\u00a0uma\u00a0CPU\u00a0de\u00a0prop\u00f3sito\u00a0geral\u00a0\n\nA\u00a0plataforma\u00a0foi\u00a0customizada\u00a0para\u00a0a\u00a0resolu\u00e7\u00e3o\u00a0de\u00a0um\u00a0modelo\u00a0para\u00a0modelagem?2D,\u00a0em\u00a0\n\ns\u00edsmica\u00a0.\u00a0O\u00a0desenvolvimento\u00a0da\u00a0arquitetura\u00a0em\u00a0hardware\u00a0foi\u00a0realizado\u00a0de\u00a0forma\u00a0que\u00a0o\u00a0tamanho\u00a0\n\ndos\u00a0 modelos\u00a0 dos\u00a0 terrenos\u00a0 possa\u00a0 variar,\u00a0 ou\u00a0 seja,\u00a0 a\u00a0 arquitetura\u00a0 em\u00a0 hardware\u00a0 possui\u00a0\n\ncaracter\u00edsticas\u00a0 de\u00a0 f\u00e1cil\u00a0 parametriza\u00e7\u00e3o\u00a0 dos\u00a0 modelos\u00a0 em\u00a0 an\u00e1lise.\u00a0 Entretanto,\u00a0 existe\u00a0 uma\u00a0\n\nlimita\u00e7\u00e3o\u00a0para\u00a0o\u00a0tamanho\u00a0de\u00a0 linhas\u00a0das\u00a0matrizes\u00a0de\u00a0entrada\u00a0que\u00a0podem\u00a0ser\u00a0enviadas\u00a0para\u00a0a\u00a0\n\narquitetura\u00a0em\u00a0hardware.\u00a0Isso\u00a0ocorre\u00a0devido\u00a0o\u00a0tamanho\u00a0m\u00e1ximo\u00a0das\u00a0FIFOS\u00a0internas\u00a0no\u00a0FPGA.\u00a0O\u00a0\n\nnumero\u00a0de\u00a0m\u00e1ximo\u00a0de\u00a0linhas\u00a0que\u00a0as\u00a0matrizes\u00a0de\u00a0entrada\u00a0podem\u00a0ter\u00a0\u00e9\u00a08192.\u00a0\n\nEmbora\u00a0a\u00a0arquitetura\u00a0apresente\u00a0vantagens,\u00a0observa?se\u00a0que\u00a0alguns\u00a0aspectos\u00a0de\u00a0ordem\u00a0\n\ngeral,\u00a0da\u00a0arquitetura,\u00a0poderiam\u00a0ser\u00a0otimizados,\u00a0por\u00e9m\u00a0em\u00a0outra\u00a0vers\u00e3o\u00a0de\u00a0plataforma,\u00a0mais\u00a0\n\nrobusta\u00a0 em\u00a0 recursos,\u00a0 tais\u00a0 como:\u00a0 maior\u00a0 largura\u00a0 de\u00a0 banda\u00a0 da\u00a0 mem\u00f3ria,\u00a0 maior\u00a0 quantidade\u00a0 de\u00a0\n\nelementos\u00a0 l\u00f3gicos\u00a0 do\u00a0 FPGA\u00a0 e\u00a0 elementos\u00a0 especializados\u00a0 na\u00a0 implementa\u00e7\u00e3o\u00a0 de\u00a0 fun\u00e7\u00f5es\u00a0\n\naritm\u00e9ticas,\u00a0como\u00a0operadores\u00a0de\u00a0ponto\u00a0flutuante\u00a0com\u00a0precis\u00e3o\u00a0simples.\u00a0\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n99\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\nCap\u00edtulo\u00a0\n\n6\u00a0\n6 Exemplos\u00a0e\u00a0Resultados\u00a0\n\n\u00a0\n\nNeste\u00a0 cap\u00edtulo\u00a0 ser\u00e3o\u00a0 apresentados\u00a0 os\u00a0 resultados\u00a0 experimentais\u00a0 da\u00a0 plataforma\u00a0\n\ndesenvolvida,\u00a0utilizando\u00a0dois\u00a0modelos\u00a0de\u00a0velocidades,\u00a0sendo\u00a0um\u00a0com\u00a0velocidades\u00a0constantes,\u00a0e\u00a0\n\no\u00a0outro\u00a0o\u00a0modelo\u00a0de\u00a0Marmousi\u00a0[48].\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\n\u00a0\n\n \u00a0\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n100\n\n6.1.1 Resultados\u00a0\n\nO\u00a0desenvolvimento\u00a0de\u00a0cada\u00a0um\u00a0dos\u00a0m\u00f3dulos\u00a0da\u00a0arquitetura\u00a0para\u00a0processamento\u00a0em\u00a0\n\nstream\u00a0foi\u00a0feito\u00a0no\u00a0ModelSim\u00a0[42].\u00a0Testes\u00a0funcionais\u00a0foram\u00a0realizados\u00a0em\u00a0cada\u00a0um\u00a0deles.\u00a0Os\u00a0\n\nm\u00f3dulos\u00a0 da\u00a0 arquitetura\u00a0 foram\u00a0 desenvolvidos\u00a0 em\u00a0 Verilog,\u00a0 visando\u00a0 o\u00a0 mapeamento\u00a0 na\u00a0 FPGA\u00a0\n\nStratix\u00a0 III\u00a0 EP3SE80\u00a0 da\u00a0 Altera.\u00a0 Toda\u00a0 a\u00a0 arquitetura\u00a0 foi\u00a0 sintetizada\u00a0 e\u00a0 validada\u00a0 na\u00a0 ferramenta\u00a0\n\nQuartus\u00a0[38].\u00a0\n\nPara\u00a0a\u00a0valida\u00e7\u00e3o\u00a0da\u00a0arquitetura\u00a0proposta\u00a0nesta\u00a0disserta\u00e7\u00e3o,\u00a0assim\u00a0como\u00a0para\u00a0verificar\u00a0o\u00a0\n\nseu\u00a0ganho\u00a0de\u00a0desempenho\u00a0em\u00a0rela\u00e7\u00e3o\u00a0a\u00a0sua\u00a0implementa\u00e7\u00e3o\u00a0em\u00a0software,\u00a0uma\u00a0implementa\u00e7\u00e3o\u00a0\n\nem\u00a0 software\u00a0 do\u00a0 algoritmo\u00a0 foi\u00a0 tamb\u00e9m\u00a0 implementada\u00a0 em\u00a0 um\u00a0 PC\u00a0 com\u00a0 uma\u00a0 arquitetura\u00a0 Intel\u00a0\n\nCore\u00a02\u00a0Quad\u00a06600\u00a02.4\u00a0GHz,\u00a0e\u00a02GB\u00a0de\u00a0mem\u00f3ria\u00a0RAM.\u00a0\n\nNa\u00a0 implementa\u00e7\u00e3o\u00a0 em\u00a0 software\u00a0 da\u00a0 modelagem\u00a0 2D,\u00a0 que\u00a0 foi\u00a0 escrita\u00a0 em\u00a0 C,\u00a0 duas\u00a0\n\nabordagens\u00a0foram\u00a0realizadas:\u00a0\n\n\u2022 Abordagem\u00a0baseada\u00a0no\u00a0compilador\u00a0C++\u00a011.1\u00a0da\u00a0Intel\u00a0para\u00a0Linux\u00a0[43]:\u00a0nessa\u00a0abordagem\u00a0foi\u00a0\n\nutilizado\u00a0 o\u00a0 Ubuntu\u00a0 10.04\u00a0 como\u00a0 sistema\u00a0 operacional\u00a0 e\u00a0 foi\u00a0utilizado\u00a0 o\u00a0 compilador\u00a0da\u00a0 Intel\u00a0\n\npara\u00a0gerar\u00a0o\u00a0arquivo\u00a0execut\u00e1vel.\u00a0Foi\u00a0utilizada\u00a0a\u00a0otimiza\u00e7\u00e3o\u00a0de\u00a0compila\u00e7\u00e3o\u00a0\u2013fast\u00a0[66],\u00a0visando\u00a0\n\nobter\u00a0um\u00a0arquivo\u00a0execut\u00e1vel\u00a0com\u00a0o\u00a0melhor\u00a0desempenho\u00a0poss\u00edvel.\u00a0\n\n\u2022 A\u00a0segunda\u00a0abordagem\u00a0foi\u00a0baseada\u00a0no\u00a0Visual\u00a0Studio\u00a02008\u00a0[44]:\u00a0aqui\u00a0foi\u00a0utilizado\u00a0o\u00a0Windows\u00a0\n\nXP\u00a0como\u00a0sistema\u00a0operacional\u00a0e\u00a0o\u00a0compilador\u00a0utilizado\u00a0foi\u00a0o\u00a0do\u00a0Visual\u00a0Studio,\u00a0utilizando\u00a0as\u00a0\n\nconfigura\u00e7\u00f5es\u00a0de\u00a0otimiza\u00e7\u00f5es\u00a0padr\u00f5es.\u00a0\n\nPara\u00a0demonstra\u00e7\u00e3o\u00a0e\u00a0an\u00e1lise\u00a0das\u00a0abordagens\u00a0hardware\u00a0e\u00a0software,\u00a0foram\u00a0desenvolvidos\u00a0\n\ndois\u00a0exemplos:\u00a0Modelo\u00a0Constante\u00a0e\u00a0de\u00a0Marmousi.\u00a0\n\nA\u00a0Tabela\u00a06\u00a0abaixo\u00a0mostra\u00a0o\u00a0n\u00famero\u00a0total\u00a0de\u00a0linhas\u00a0de\u00a0toda\u00a0a\u00a0plataforma\u00a0desenvolvida\u00a0\n\nnessa\u00a0disserta\u00e7\u00e3o.\u00a0E\u00a0a\u00a0Tabela\u00a07\u00a0mostra\u00a0o\u00a0resultado\u00a0da\u00a0utiliza\u00e7\u00e3o\u00a0dos\u00a0recursos\u00a0dispon\u00edveis\u00a0no\u00a0\n\nFPGA\u00a0pela\u00a0arquitetura\u00a0desenvolvida.\u00a0\n\n\u00a0\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n101\n\nTabela 6 N\u00famero de linhas da plataforma. \n\nM\u00f3dulo\u00a0da\u00a0plataforma\u00a0 N\u00famero\u00a0de\u00a0linhas\u00a0\nAplicativo\u00a0de\u00a0controle\u00a0e\u00a0\ncomunica\u00e7\u00e3o\u00a0 3481\u00a0(C)\u00a0\n\nArquitetura\u00a0em\u00a0hardware\u00a0 6113\u00a0(verilog)\u00a0\n\n\u00a0\n\nTabela 7 Resumo da utiliza\u00e7\u00e3o dos recursos do FPGA. \n\n\u00a0\n\n6.1.1.1 Modelo\u00a0Constante\u00a0\n\nNesse\u00a0exemplo,\u00a0o\u00a0modelo\u00a0do\u00a0terreno,\u00a0que\u00a0\u00e9\u00a0representado\u00a0pela\u00a0matriz\u00a0de\u00a0velocidades,\u00a0\n\npossui\u00a0um\u00a0valor\u00a0constante.\u00a0Esse\u00a0exemplo\u00a0\u00e9\u00a0geralmente\u00a0utilizado\u00a0para\u00a0se\u00a0verificar\u00a0a\u00a0corretude\u00a0da\u00a0\n\narquitetura,\u00a0pois\u00a0ele\u00a0\u00e9\u00a0bastante\u00a0simples\u00a0para\u00a0constatar\u00a0o\u00a0deslocamento\u00a0da\u00a0onda\u00a0s\u00edsmica\u00a0pelo\u00a0\n\nmodelo.\u00a0Neste\u00a0modelo\u00a0n\u00e3o\u00a0existem\u00a0interfaces\u00a0entre\u00a0rochas\u00a0no\u00a0terreno,\u00a0o\u00a0que\u00a0faz\u00a0com\u00a0que\u00a0a\u00a0\n\nonda\u00a0s\u00edsmica\u00a0se\u00a0propague\u00a0de\u00a0maneira\u00a0constante\u00a0no\u00a0meio.\u00a0\n\nNesse\u00a0exemplo\u00a0foi\u00a0utilizado\u00a0o\u00a0pulso\u00a0Ricker\u00a0[67]\u00a0como\u00a0a\u00a0fonte\u00a0de\u00a0onda\u00a0s\u00edsmica.\u00a0O\u00a0pulso\u00a0\n\nfoi\u00a0posicionado\u00a0na\u00a0oitava\u00a0linha\u00a0das\u00a0matrizes\u00a0de\u00a0entrada\u00a0e\u00a0na\u00a0coluna\u00a0que\u00a0se\u00a0encontra\u00a0no\u00a0meio\u00a0\n\ndas\u00a0mesmas,\u00a0ou\u00a0seja,\u00a0o\u00a0pulso\u00a0foi\u00a0inserido\u00a0na\u00a0parte\u00a0superior\u00a0e\u00a0central\u00a0das\u00a0matrizes.\u00a0\u00a0\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n102\n\nNesse\u00a0exemplo\u00a0o\u00a0n\u00famero\u00a0de\u00a0passos\u00a0de\u00a0processamento\u00a0garante\u00a0que\u00a0a\u00a0onda\u00a0s\u00edsmica\u00a0se\u00a0\n\ndesloque\u00a0 por\u00a0 todo\u00a0 e\u00a0 modelo\u00a0 e\u00a0 retorna\u00a0 para\u00a0 a\u00a0 superf\u00edcie\u00a0 do\u00a0 mesmo.\u00a0 A\u00a0 Tabela\u00a0 8\u00a0 mostra\u00a0 o\u00a0\n\ntamanho\u00a0 das\u00a0 matrizes\u00a0do\u00a0 campo\u00a0 de\u00a0 press\u00e3o\u00a0 atual\u00a0 e\u00a0 anterior,\u00a0 da\u00a0 matriz\u00a0 de\u00a0 velocidades,\u00a0 e\u00a0 o\u00a0\n\nn\u00famero\u00a0de\u00a0passos\u00a0de\u00a0processamento\u00a0utilizados\u00a0para\u00a0cada\u00a0uma\u00a0delas.\u00a0\u00a0\n\nTabela 8 N\u00famero de passos de processamentos para cada tamanho de matriz. \n\nTamanho\u00a0da\u00a0matriz\u00a0\nN\u00b0\u00a0de\u00a0passos\u00a0de\nprocessamento\u00a0\n\n600x600\u00a0 5999\u00a0\n800x800\u00a0 7999\u00a0\n\n1000x1000\u00a0 10000\u00a0\n1200x1200\u00a0 11999\u00a0\n1400x1400\u00a0 13999\u00a0\n1600x1600\u00a0 15999\u00a0\n1800x1800\u00a0 18000\u00a0\n2000x2000\u00a0 20000\u00a0\n2200x2200\u00a0 21999\u00a0\n2400x2400\u00a0 23999\u00a0\n\nNa\u00a0 Figura\u00a0 61\u00a0 pode?se\u00a0 ver\u00a0 o\u00a0 gr\u00e1fico\u00a0 que\u00a0 mostra\u00a0 o\u00a0 tempo\u00a0 de\u00a0 processamento\u00a0 que\u00a0 a\u00a0\n\nplataforma\u00a0levou\u00a0para\u00a0processar\u00a0essas\u00a0matrizes\u00a0e\u00a0o\u00a0tempo\u00a0do\u00a0processamento\u00a0que\u00a0a\u00a0vers\u00e3o\u00a0em\u00a0\n\nsoftware,\u00a0compilado\u00a0com\u00a0o\u00a0compilador\u00a0da\u00a0Intel,\u00a0levou\u00a0para\u00a0processar\u00a0as\u00a0mesmas\u00a0matrizes.\u00a0\n\n \nFigura 61 Tempo de Processamento da Plataforma Proposta e do Software compilado pelo compilador da \n\nIntel.\u00a0\n\n600x600 800x800\n1000x100\n\n0\n1200x120\n\n0\n1400x140\n\n0\n1600x160\n\n0\n1800x180\n\n0\n2000x200\n\n0\n2200x220\n\n0\n2400x240\n\n0\n\ntempo\u00a0de\nprocessamento\u00a0do\u00a0hw(s) 10,860 25,687 50,125 86,570 137,422 205,094 291,969 400,437 532,920 691,810\n\ntempo\u00a0de\nprocessamento\u00a0do\u00a0sw(s)\n\n47,709 118,342 236,075 412,318 657,28 976,76 1396,789 1919,837 2610,139 3354,464\n\n0,000\n\n500,000\n\n1000,000\n\n1500,000\n\n2000,000\n\n2500,000\n\n3000,000\n\n3500,000\n\n4000,000\n\nTe\nm\np\no\n\u00a0d\ne\u00a0\nP\nro\nce\nss\nam\n\nen\nto\n\u00a0(\ns)\n\nCompara\u00e7\u00e3o\u00a0de\u00a0Desempenho\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n103\n\nNa\u00a0Figura\u00a062\u00a0pode\u00a0ser\u00a0visto\u00a0o\u00a0gr\u00e1fico\u00a0que\u00a0mostra\u00a0o\u00a0speedup\u00a0que\u00a0a\u00a0plataforma\u00a0obteve\u00a0\n\nquando\u00a0comparada\u00a0a\u00a0vers\u00e3o\u00a0em\u00a0software,\u00a0para\u00a0cada\u00a0uma\u00a0das\u00a0matrizes.\u00a0Pode?se\u00a0notar\u00a0que\u00a0o\u00a0\n\nspeedup\u00a0 obtido\u00a0 pela\u00a0 plataforma\u00a0 proposta\u00a0 foi\u00a0 em\u00a0 torno\u00a0 de\u00a0 4,6x\u00a0 quando\u00a0 comparado\u00a0 com\u00a0 o\u00a0\n\nsoftware\u00a0gerado\u00a0pelo\u00a0compilador\u00a0da\u00a0Intel.\u00a0Esse\u00a0resultado\u00a0\u00e9\u00a0bastante\u00a0interessante\u00a0j\u00e1\u00a0que\u00a0esse\u00a0\n\ncompilador\u00a0 que\u00a0 possui\u00a0 um\u00a0 desempenho\u00a0 melhor\u00a0 que\u00a0 o\u00a0 compilador\u00a0 GNU\u00a0 gcc\u00a0 [46]\u00a0 [47].\u00a0 O\u00a0\n\ncompilador\u00a0 Intel\u00a0 tamb\u00e9m\u00a0 \u00e9\u00a0 bastante\u00a0 utilizado\u00a0 pelos\u00a0 desenvolvedores\u00a0 de\u00a0 m\u00e9todos\u00a0 s\u00edsmicos,\u00a0\n\ncomo\u00a0o\u00a0m\u00e9todo\u00a0s\u00edsmico\u00a0de\u00a0diferen\u00e7as\u00a0finitas\u00a0[45],\u00a0e\u00a0na\u00a0compara\u00e7\u00e3o\u00a0de\u00a0novas\u00a0plataformas\u00a0que\u00a0\n\nimplementam\u00a0m\u00e9todos\u00a0s\u00edsmicos[7].\u00a0\n\n \nFigura 62 Speedup para o modelo constante utilizando o compilador da Intel.\u00a0\n\nAs\u00a0 quatro\u00a0 figuras\u00a0 abaixo\u00a0 mostram\u00a0 o\u00a0 deslocamento\u00a0 da\u00a0 onda\u00a0 com\u00a0 o\u00a0 crescimento\u00a0 do\u00a0\n\nnumero\u00a0de\u00a0passos\u00a0de\u00a0processamento\u00a0atrav\u00e9s\u00a0de\u00a0um\u00a0modelo\u00a0com\u00a01000\u00a0linhas\u00a0e\u00a01000\u00a0colunas,\u00a0e\u00a0\n\ncom\u00a0o\u00a0pulso\u00a0Ricker\u00a0sendo\u00a0posicionado\u00a0na\u00a0linha\u00a08\u00a0e\u00a0coluna\u00a0500.\u00a0Estes\u00a0resultados\u00a0foram\u00a0gerados\u00a0\n\nna\u00a0plataforma\u00a0desenvolvida\u00a0neste\u00a0trabalho.\u00a0\n\n600x6\n00\n\n800x8\n00\n\n1000x\n1000\n\n1200x\n1200\n\n1400x\n1400\n\n1600x\n1600\n\n1800x\n1800\n\n2000x\n2000\n\n2200x\n2200\n\n2400x\n2400\n\nspeedup 4,393 4,607 4,710 4,763 4,783 4,762 4,784 4,794 4,898 4,849\n\n4,100\n\n4,200\n\n4,300\n\n4,400\n\n4,500\n\n4,600\n\n4,700\n\n4,800\n\n4,900\n\n5,000\n\nSp\nee\nd\nu\np\n\nGanho\u00a0de\u00a0desempenho\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n104\n\n \nFigura 63 Deslocamento do pulso atrav\u00e9s de um modelo constante nos passos de processamento 1000 \n\n(esquerda) e 3000 (direita).\u00a0\n\n \nFigura 64 Deslocamento do pulso atrav\u00e9s de um modelo constante nos passos de processamento 5000 \n\n(esquerda) e 7000 (direita).\u00a0\n\n\u00a0\n\n6.1.1.2 Modelo\u00a0de\u00a0Marmousi\u00a0\n\nNesse\u00a0exemplo,\u00a0foi\u00a0utilizado\u00a0o\u00a0modelo\u00a0de\u00a0Marmousi\u00a0[48]\u00a0como\u00a0o\u00a0modelo\u00a0de\u00a0velocidade.\u00a0\n\nEsse\u00a0modelo\u00a0foi\u00a0criado\u00a0pelo\u00a0Institut\u00a0Fran\u00e7ais\u00a0du\u00a0P\u00e9trole\u00a0(IFP)\u00a0em\u00a01988.\u00a0O\u00a0modelo\u00a0de\u00a0Marmousi\u00a0\n\npossui\u00a0uma\u00a0distribui\u00e7\u00e3o\u00a0das\u00a0camadas\u00a0de\u00a0rochas\u00a0bastante\u00a0complexa,\u00a0sendo\u00a0por\u00a0 isso,\u00a0bastante\u00a0\n\nutilizado\u00a0na\u00a0ind\u00fastria\u00a0de\u00a0processamento\u00a0de\u00a0dados\u00a0s\u00edsmicos,\u00a0na\u00a0realiza\u00e7\u00e3o\u00a0de\u00a0benchmarks\u00a0que\u00a0\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n105\n\nverificam\u00a0se\u00a0a\u00a0qualidade\u00a0da\u00a0imagem\u00a0do\u00a0terreno\u00a0gerada\u00a0pelos\u00a0algoritmos\u00a0\u00e9\u00a0satisfat\u00f3ria.\u00a0A\u00a0Figura\u00a0\n\n65\u00a0mostra\u00a0um\u00a0exemplo\u00a0desse\u00a0modelo.\u00a0\n\n \nFigura 65 Modelo de Marmousi.\u00a0\n\nNeste\u00a0 trabalho\u00a0 foram\u00a0 executados\u00a0 v\u00e1rios\u00a0 exemplos\u00a0 utilizando\u00a0 o\u00a0 modelo\u00a0 de\u00a0 Marmousi\u00a0\n\ncom\u00a0 tamanhos\u00a0 diferentes.\u00a0 O\u00a0 modelo\u00a0 de\u00a0 Marmousi\u00a0 originalmente\u00a0 possui\u00a0 751\u00a0 linhas\u00a0 e\u00a0 2301\u00a0\n\ncolunas.\u00a0Uma\u00a0fun\u00e7\u00e3o\u00a0foi\u00a0criada\u00a0para\u00a0gera\u00e7\u00e3o\u00a0de\u00a0modelos\u00a0de\u00a0Marmousi\u00a0de\u00a0menor\u00a0tamanho.\u00a0Esta\u00a0\n\nfun\u00e7\u00e3o\u00a0divide\u00a0trechos\u00a0cont\u00ednuos\u00a0da\u00a0matriz\u00a0original,\u00a0customizando?os\u00a0para\u00a0as\u00a0dimens\u00f5es\u00a0que\u00a0o\u00a0\n\nusu\u00e1rio\u00a0 escolher.\u00a0 Nesses\u00a0 exemplos\u00a0 tamb\u00e9m\u00a0 foi\u00a0 utilizado\u00a0 o\u00a0 pulso\u00a0 Ricker\u00a0 [67]\u00a0 como\u00a0 a\u00a0 onda\u00a0\n\ns\u00edsmica\u00a0a\u00a0ser\u00a0inserida\u00a0no\u00a0modelo,\u00a0inserida\u00a0na\u00a0mesma\u00a0posi\u00e7\u00e3o\u00a0daquela\u00a0utilizada\u00a0no\u00a0modelo\u00a0com\u00a0\n\nvelocidade\u00a0constante.\u00a0\n\nOs\u00a0exemplos\u00a0executados,\u00a0utilizando\u00a0o\u00a0modelo\u00a0de\u00a0Marmousi,\u00a0mantiveram\u00a0o\u00a0n\u00famero\u00a0de\u00a0\n\nlinhas\u00a0constante,\u00a0igual\u00a0a\u00a0748,\u00a0variando?se\u00a0o\u00a0n\u00famero\u00a0de\u00a0colunas,\u00a0como\u00a0a\u00a0saber:\u00a0600;\u00a0800;\u00a01000;\u00a0\n\n1200;\u00a01400;\u00a01600;\u00a01800;\u00a02000;\u00a02200;\u00a0e\u00a02300.\u00a0\n\nO\u00a0 n\u00famero\u00a0 de\u00a0 passos\u00a0 de\u00a0 processamento\u00a0 foi\u00a0 o\u00a0 mesmo\u00a0 para\u00a0 todos\u00a0 os\u00a0 modelos.\u00a0 Este\u00a0\n\nn\u00famero\u00a0foi\u00a0obtido\u00a0utilizando?se\u00a0a\u00a0mesma\u00a0f\u00f3rmula\u00a0citada\u00a0anteriormente.\u00a0Como\u00a0o\u00a0n\u00famero\u00a0de\u00a0\n\npassos\u00a0gerados\u00a0por\u00a0essa\u00a0f\u00f3rmula\u00a0depende\u00a0apenas\u00a0do\u00a0n\u00famero\u00a0de\u00a0linhas\u00a0do\u00a0modelo,\u00a0o\u00a0mesmo\u00a0foi\u00a0\n\nconstante\u00a0e\u00a0igual\u00a0a\u00a014960.\u00a0\n\nA\u00a0 Figura\u00a0 66\u00a0 \u00e9\u00a0 apresentado\u00a0 o\u00a0 gr\u00e1fico\u00a0 que\u00a0 possui\u00a0 o\u00a0 tempo\u00a0 de\u00a0 processamento\u00a0 da\u00a0\n\nplataforma\u00a0proposta\u00a0e\u00a0do\u00a0software\u00a0que\u00a0foi\u00a0compilado\u00a0e\u00a0executado\u00a0no\u00a0Visual\u00a0Studio\u00a02008\u00a0para\u00a0\n\nos\u00a0v\u00e1rios\u00a0tamanhos\u00a0de\u00a0matrizes\u00a0utilizando\u00a0o\u00a0modelo\u00a0de\u00a0Marmousi.\u00a0Como\u00a0o\u00a0n\u00famero\u00a0de\u00a0linha\u00a0\u00e9\u00a0\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n106\n\nfixo,\u00a0apenas\u00a0o\u00a0n\u00famero\u00a0de\u00a0colunas\u00a0\u00e9\u00a0mostrado\u00a0no\u00a0eixo\u00a0X\u00a0do\u00a0gr\u00e1fico.\u00a0Na\u00a0Figura\u00a067\u00a0pode\u00a0ser\u00a0visto\u00a0\n\no\u00a0gr\u00e1fico\u00a0que\u00a0mostra\u00a0o\u00a0speedup\u00a0que\u00a0a\u00a0plataforma\u00a0alcan\u00e7ou\u00a0quando\u00a0comparada\u00a0com\u00a0o\u00a0software.\u00a0\n\n \nFigura 66 Tempo de processamento da plataforma e do software compilado no Visual Studio 2008 para o \n\nmodelo de Marmousi.\u00a0\n\n \nFigura 67 Speedup alcan\u00e7ado pela plataforma quando comparada com o software compilado e executado no \n\nVisual Studio.\u00a0\n\nPode?se\u00a0 notar\u00a0 que\u00a0 o\u00a0 speedup\u00a0 diminuiu\u00a0 devido\u00a0 ao\u00a0 grande\u00a0 desempenho\u00a0 que\u00a0 o\u00a0 Visual\u00a0\n\nStudio\u00a02008\u00a0possui\u00a0em\u00a0seu\u00a0compilador.\u00a0Por\u00e9m,\u00a0um\u00a0speedup\u00a0de\u00a04,5x\u00a0ainda\u00a0\u00e9\u00a0um\u00a0valor\u00a0bastante\u00a0\n\nmotivador\u00a0para\u00a0a\u00a0plataforma\u00a0proposta.\u00a0\u00a0\n\n600 800 1000 1200 1400 1600 1800 2000 2200 2300\n\ntempo\u00a0de\nprocessamento\u00a0do\u00a0hw(s)\n\n33,711 44,931 56,151 67,371 78,593 89,812 101,021 112,250 123,469 129,078\n\ntempo\u00a0de\nprocessamento\u00a0do\u00a0sw(s)\n\n149,433 201,468 254,150 308,259 361,206 412,737 465,028 513,956 567,239 592,167\n\n0,000\n\n100,000\n\n200,000\n\n300,000\n\n400,000\n\n500,000\n\n600,000\n\n700,000\n\nTe\nm\np\no\n\u00a0d\ne\u00a0\np\nro\nce\nss\nam\n\nen\nto\n\u00a0(\ns)\n\nCompara\u00e7\u00e3o\u00a0de\u00a0Desempenho\n\n600 800 1000 1200 1400 1600 1800 2000 2200 2300\n\nspeedup 4,433 4,484 4,526 4,576 4,596 4,596 4,603 4,579 4,594 4,588\n\n4,300\n\n4,350\n\n4,400\n\n4,450\n\n4,500\n\n4,550\n\n4,600\n\n4,650\n\nspeedup\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n107\n\nOutros\u00a0fatores\u00a0relevantes\u00a0a\u00a0serem\u00a0considerados\u00a0no\u00a0desenvolvimento\u00a0desta\u00a0plataforma\u00a0\n\ns\u00e3o\u00a0os\u00a0recursos\u00a0da\u00a0placa\u00a0de\u00a0prototipa\u00e7\u00e3o,\u00a0como\u00a0o\u00a0n\u00famero\u00a0de\u00a0pentes\u00a0de\u00a0mem\u00f3ria\u00a0que\u00a0est\u00e3o\u00a0\n\nsendo\u00a0 utilizados\u00a0 e\u00a0 o\u00a0 modelo\u00a0 da\u00a0 FPGA\u00a0 utilizada,\u00a0 uma\u00a0 unidade\u00a0 pequena,\u00a0 o\u00a0 que\u00a0 restringe\u00a0 a\u00a0\n\ninstancia\u00e7\u00e3o\u00a0de\u00a0um\u00a0pequeno\u00a0n\u00famero\u00a0de\u00a0N\u00facleos\u00a0de\u00a0Processamento,\u00a0al\u00e9m\u00a0da\u00a0baixa\u00a0frequ\u00eancia\u00a0\n\nde\u00a0opera\u00e7\u00e3o\u00a0destes\u00a0n\u00facleos.\u00a0\n\nCaso\u00a0fosse\u00a0utilizada\u00a0uma\u00a0placa\u00a0de\u00a0prototipa\u00e7\u00e3o\u00a0de\u00a0maior\u00a0escala,\u00a0como\u00a0por\u00a0exemplo,\u00a0a\u00a0\n\nPROCStar\u00a0III\u00a0[68],\u00a0mais\u00a0n\u00facleos\u00a0de\u00a0processamentos\u00a0poderiam\u00a0ser\u00a0utilizados\u00a0na\u00a0arquitetura.\u00a0Na\u00a0\n\nplaca\u00a0utilizada\u00a0nessa\u00a0disserta\u00e7\u00e3o,\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0l\u00f3gica\u00a0de\u00a0um\u00a0\u00fanico\u00a0n\u00facleo\u00a0foi\u00a0de\u00a019%,\u00a0como\u00a0\n\nforam\u00a0 utilizados\u00a0 quatro\u00a0 n\u00facleos,\u00a0 a\u00a0 quantidade\u00a0 de\u00a0 l\u00f3gica\u00a0 utilizada\u00a0 apenas\u00a0 pelos\u00a0 n\u00facleos\u00a0 de\u00a0\n\nprocessamento\u00a0 na\u00a0 arquitetura\u00a0 foi\u00a0 76%,\u00a0 aproximadamente.\u00a0 Na\u00a0 PROCStar\u00a0 III,\u00a0 um\u00a0 n\u00facleo\u00a0 de\u00a0\n\nprocessamento\u00a0utiliza\u00a05%\u00a0do\u00a0total\u00a0de\u00a0l\u00f3gica\u00a0dispon\u00edvel\u00a0nessa\u00a0placa.\u00a0Assim,\u00a0se\u00a0fosse\u00a0utilizada\u00a0a\u00a0\n\nPROCStar\u00a0III,\u00a0e\u00a0fossem\u00a0utilizados\u00a016\u00a0n\u00facleos,\u00a0a\u00a0l\u00f3gica\u00a0utilizadas\u00a0pelos\u00a0mesmos\u00a0ficaria\u00a0em\u00a080%,\u00a0\n\num\u00a0numero\u00a0bem\u00a0pr\u00f3ximo\u00a0ao\u00a0que\u00a0ocorreu\u00a0na\u00a0plataforma\u00a0desenvolvida.\u00a0\n\nO\u00a0baixo\u00a0valor\u00a0na\u00a0frequ\u00eancia\u00a0de\u00a0opera\u00e7\u00e3o\u00a0foi\u00a0devido\u00a0\u00e0\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0apenas\u00a0um\u00a0pente\u00a0de\u00a0\n\nmem\u00f3ria\u00a0na\u00a0plataforma,\u00a0o\u00a0que\u00a0gerou\u00a0um\u00a0gargalo\u00a0no\u00a0fornecimento\u00a0de\u00a0dados\u00a0necess\u00e1rios\u00a0para\u00a0a\u00a0\n\ncomputa\u00e7\u00e3o\u00a0 dos\u00a0 pontos\u00a0 da\u00a0 matriz\u00a0 de\u00a0 resposta,\u00a0 em\u00a0 cada\u00a0 um\u00a0 dos\u00a0 quatro\u00a0 N\u00facleos\u00a0 de\u00a0\n\nProcessamento.\u00a0Assim\u00a0a\u00a0frequ\u00eancia\u00a0da\u00a0plataforma\u00a0teve\u00a0que\u00a0ser\u00a0bem\u00a0inferior\u00a0a\u00a0frequ\u00eancia\u00a0real\u00a0\n\nalcan\u00e7ada\u00a0pelo\u00a0controlador\u00a0de\u00a0mem\u00f3ria.\u00a0\n\nTeoricamente,\u00a0caso\u00a0o\u00a0PROCMultiPort\u00a0trabalhasse\u00a0a\u00a0frequ\u00eancia\u00a0de\u00a0200MHz,\u00a0a\u00a0frequ\u00eancia\u00a0\n\nm\u00e1xima\u00a0que\u00a0a\u00a0arquitetura\u00a0poderia\u00a0trabalhar\u00a0seria\u00a050MHz,\u00a0j\u00e1\u00a0que\u00a0nela\u00a0s\u00e3o\u00a0utilizadas\u00a04\u00a0portas\u00a0de\u00a0\n\ncomunica\u00e7\u00e3o\u00a0com\u00a0a\u00a0mem\u00f3ria,\u00a0ao\u00a0mesmo\u00a0tempo.\u00a0Essas\u00a0portas\u00a0s\u00e3o\u00a0as\u00a0tr\u00eas\u00a0portas\u00a0que\u00a0realizam\u00a0as\u00a0\n\nleituras\u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0atual,\u00a0anterior\u00a0e\u00a0da\u00a0matriz\u00a0de\u00a0velocidade,\u00a0e\u00a0a\u00a0porta\u00a0que\u00a0\n\nrealiza\u00a0as\u00a0escritas\u00a0da\u00a0matriz\u00a0do\u00a0campo\u00a0de\u00a0press\u00e3o\u00a0futuro.\u00a0Assim,\u00a0foi\u00a0exatamente\u00a0essa\u00a0frequ\u00eancia\u00a0\n\nde\u00a050MHz\u00a0que\u00a0foi\u00a0utilizada\u00a0em\u00a0todos\u00a0os\u00a0m\u00f3dulos\u00a0da\u00a0aplica\u00e7\u00e3o\u00a0desenvolvida\u00a0nesta\u00a0disserta\u00e7\u00e3o.\u00a0\n\nAs\u00a0figuras\u00a068\u00a0a\u00a071\u00a0a\u00a0seguir\u00a0mostram\u00a0o\u00a0deslocamento\u00a0da\u00a0onda\u00a0com\u00a0o\u00a0crescimento\u00a0do\u00a0\n\nn\u00famero\u00a0de\u00a0passos\u00a0de\u00a0processamento\u00a0atrav\u00e9s\u00a0do\u00a0modelo\u00a0de\u00a0Marmousi.\u00a0O\u00a0tamanho\u00a0do\u00a0modelo\u00a0\n\nutilizado\u00a0nesse\u00a0exemplo\u00a0abaixo\u00a0foi\u00a0748\u00a0linhas\u00a0e\u00a02300\u00a0colunas,\u00a0com\u00a0o\u00a0numero\u00a0de\u00a0processamento\u00a0\n\nigual\u00a0a\u00a03000,\u00a05000,\u00a07000\u00a0e\u00a09500.\u00a0O\u00a0pulso\u00a0Ricker\u00a0foi\u00a0inserido\u00a0na\u00a0linha\u00a08\u00a0e\u00a0coluna\u00a01150.\u00a0\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n108\n\n \nFigura 68 Deslocamento do pulso atrav\u00e9s do modelo de Marmousi no passo de processamento 3000.\u00a0\n\n \nFigura 69 do pulso atrav\u00e9s do modelo de Marmousi no passo de processamento 5000.\u00a0\n\n \nFigura 70 do pulso atrav\u00e9s do modelo de Marmousi no passo de processamento 7000.\u00a0\n\n\n\nCap\u00edtulo\u00a06\u00a0\u2013\u00a0Resultados\u00a0\n \n\n \n\n109\n\n \nFigura 71 do pulso atrav\u00e9s do modelo de Marmousi no passo de processamento 9500. \n\nPode\u00a0ser\u00a0visto\u00a0nas\u00a0figuras\u00a0acima\u00a0que\u00a0elas\u00a0apresentam\u00a0reflex\u00f5es\u00a0que\u00a0n\u00e3o\u00a0ocorreram\u00a0no\u00a0\n\ncaso\u00a0 do\u00a0 modelo\u00a0 constante.\u00a0 Isso\u00a0 acontece\u00a0 devido\u00a0 o\u00a0 modelo\u00a0 de\u00a0 Marmousi\u00a0 apresentar\u00a0 v\u00e1rias\u00a0\n\ncamadas\u00a0 de\u00a0 rochas\u00a0 com\u00a0 composi\u00e7\u00f5es\u00a0 diferentes,\u00a0 fazendo\u00a0 com\u00a0 que\u00a0 o\u00a0 pulso\u00a0 s\u00edsmico\u00a0 sofra\u00a0\n\nreflex\u00f5es\u00a0nas\u00a0interfaces\u00a0dessas\u00a0camadas.\u00a0E\u00a0s\u00e3o\u00a0exatamente\u00a0essas\u00a0reflex\u00f5es\u00a0que\u00a0s\u00e3o\u00a0captadas\u00a0na\u00a0\n\nsuperf\u00edcie\u00a0formando\u00a0o\u00a0sismograma.\u00a0\n\n \n\n\n\nCap\u00edtulo\u00a07\u00a0\u2013\u00a0Conclus\u00f5es\u00a0e\u00a0Trabalhos\u00a0Futuros\u00a0\n \n\n \n\n110\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\nCap\u00edtulo\u00a0\n\n7\u00a0\n7 Conclus\u00f5es\u00a0e\u00a0Trabalhos\u00a0Futuros\u00a0\n\n\u00a0\n\nEste\u00a0cap\u00edtulo\u00a0tem\u00a0como\u00a0objetivo\u00a0apresentar\u00a0algumas\u00a0considera\u00e7\u00f5es\u00a0finais\u00a0sobre\u00a0os\u00a0\n\nprincipais\u00a0 t\u00f3picos\u00a0 abordados\u00a0 nesta\u00a0 disserta\u00e7\u00e3o,\u00a0 incluindo\u00a0 as\u00a0 contribui\u00e7\u00f5es\u00a0 alcan\u00e7adas\u00a0 e\u00a0\n\nindica\u00e7\u00f5es\u00a0para\u00a0trabalhos\u00a0futuros.\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\n\u00a0\n\n\n\nCap\u00edtulo\u00a07\u00a0\u2013\u00a0Conclus\u00f5es\u00a0e\u00a0Trabalhos\u00a0Futuros\u00a0\n \n\n \n\n111\n\n7.1 Contribui\u00e7\u00f5es\u00a0e\u00a0Considera\u00e7\u00f5es\u00a0Finais\u00a0\n\nA\u00a0proposta\u00a0 desta\u00a0disserta\u00e7\u00e3o\u00a0foi\u00a0verificar\u00a0a\u00a0possibilidade\u00a0da\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0dispositivos\u00a0\n\nl\u00f3gicos\u00a0 reconfigur\u00e1veis,\u00a0 no\u00a0 aumento\u00a0 de\u00a0 desempenho\u00a0 computacional\u00a0 de\u00a0 m\u00e9todos\u00a0 de\u00a0\n\nmodelagem\u00a02D\u00a0em\u00a0s\u00edsmica.\u00a0Para\u00a0tal\u00a0foi\u00a0desenvolvida\u00a0uma\u00a0plataforma\u00a0reconfigur\u00e1vel\u00a0baseada\u00a0\n\nem\u00a0 FPGA\u00a0 que\u00a0 implementa\u00a0 a\u00a0 modelagem\u00a0 2D,\u00a0 utilizando\u00a0 o\u00a0 m\u00e9todo\u00a0 de\u00a0 Migra\u00e7\u00e3o\u00a0 Reversa\u00a0 no\u00a0\n\nTempo.\u00a0A\u00a0fim\u00a0de\u00a0validarmos\u00a0a\u00a0plataforma\u00a0e\u00a0verificar\u00a0sua\u00a0efici\u00eancia,\u00a0exemplos\u00a0de\u00a0modelagem\u00a02D\u00a0\n\nforam\u00a0 executados\u00a0 em\u00a0 software\u00a0 e\u00a0 em\u00a0 hardware,\u00a0 considerando\u00a0 diferentes\u00a0 aspectos\u00a0 de\u00a0\n\nimplementa\u00e7\u00e3o.\u00a0 Os\u00a0 resultados\u00a0 das\u00a0 compara\u00e7\u00f5es\u00a0 de\u00a0 desempenho\u00a0 entre\u00a0 as\u00a0 duas\u00a0 abordagens\u00a0\n\nmostraram\u00a0 que\u00a0 as\u00a0 implementa\u00e7\u00f5es\u00a0 em\u00a0 FPGA\u00a0 apresentaram\u00a0 um\u00a0 melhor\u00a0 desempenho\u00a0\n\ncomputacional\u00a0que\u00a0aqueles\u00a0implementados\u00a0em\u00a0software,\u00a0atingindo,\u00a0em\u00a0m\u00e9dia,\u00a0um\u00a0speedup\u00a0de\u00a0\n\n4,5x.\u00a0\n\nConclu\u00edmos\u00a0 que\u00a0 os\u00a0 ganhos,\u00a0 no\u00a0 entanto,\u00a0 n\u00e3o\u00a0 foram\u00a0 t\u00e3o\u00a0 expressivos\u00a0 quanto\u00a0 desejado\u00a0\n\ndevido\u00a0a\u00a0aspectos\u00a0operacionais,\u00a0tais\u00a0como:\u00a0\n\n\u2022 baixa\u00a0frequ\u00eancia\u00a0de\u00a0opera\u00e7\u00e3o\u00a0dos\u00a0n\u00facleos\u00a0de\u00a0processamento\u00a0(50\u00a0MHz)\u00a0provocado\u00a0\n\npelas\u00a0restri\u00e7\u00f5es\u00a0de\u00a0acesso\u00a0a\u00a0mem\u00f3ria\u00a0da\u00a0plataforma\u00a0FPGA.\u00a0O\u00a0acesso\u00a0aos\u00a0dados\u00a0na\u00a0\n\nmem\u00f3ria\u00a0 da\u00a0 placa\u00a0 precisou\u00a0 ser\u00a0 multiplexado\u00a0 para\u00a0 permitir\u00a0 uma\u00a0 distribui\u00e7\u00e3o\u00a0\n\nadequada\u00a0 aos\u00a0 quatro\u00a0 N\u00facleos\u00a0 de\u00a0 processamento.\u00a0 Estima?se\u00a0 que\u00a0 esta\u00a0 velocidade\u00a0\n\npoderia\u00a0atingir\u00a0at\u00e9\u00a03\u00a0vezes\u00a0o\u00a0seu\u00a0valor\u00a0implementado,\u00a0o\u00a0que\u00a0elevaria\u00a0o\u00a0desempenho\u00a0\n\nem\u00a0 at\u00e9\u00a0 3\u00a0 vezes,\u00a0 caso\u00a0 fossem\u00a0 utilizadas\u00a0 mais\u00a0 bancos\u00a0 de\u00a0 mem\u00f3ria\u00a0 da\u00a0 placa,\u00a0\n\neliminando\u00a0a\u00a0necessidade\u00a0de\u00a0multiplexa\u00e7\u00e3o.\u00a0\n\n\u2022 A\u00a0complexidade\u00a0dos\u00a0dados,\u00a0representados\u00a0por\u00a0n\u00fameros\u00a0ponto\u00a0flutuante,\u00a032\u00a0bits.\u00a0\n\nIsto\u00a0complica\u00a0substancialmente\u00a0toda\u00a0a\u00a0aritm\u00e9tica\u00a0envolvida\u00a0no\u00a0processamento\u00a0do\u00a0\n\nalgoritmo\u00a0 de\u00a0 modelagem\u00a0 em\u00a0 s\u00edsmica.\u00a0 Al\u00e9m\u00a0 disso,\u00a0 como\u00a0 FPGAs\u00a0 n\u00e3o\u00a0 possuem\u00a0\n\nunidades\u00a0aritm\u00e9ticas\u00a0de\u00a0ponto\u00a0flutuante,\u00a0suas\u00a0implementa\u00e7\u00f5es\u00a0se\u00a0tornam\u00a0onerosas\u00a0\n\nem\u00a0 \u00e1rea\u00a0 e\u00a0 ciclos\u00a0 de\u00a0 processamento.\u00a0 Para\u00a0 amenizar\u00a0 o\u00a0 problema\u00a0 da\u00a0 grande\u00a0\n\nquantidade\u00a0 de\u00a0 computa\u00e7\u00e3o,\u00a0 a\u00a0 arquitetura\u00a0 dos\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0 foi\u00a0\n\nimplementada\u00a0utilizando\u00a0massivamente\u00a0t\u00e9cnicas\u00a0de\u00a0pipeline.\u00a0\n\n\n\nCap\u00edtulo\u00a07\u00a0\u2013\u00a0Conclus\u00f5es\u00a0e\u00a0Trabalhos\u00a0Futuros\u00a0\n \n\n \n\n112\n\n\u2022 O\u00a0 acesso\u00a0 aos\u00a0 dados\u00a0 oriundos\u00a0 da\u00a0 CPU\u00a0 via\u00a0 barramento\u00a0 PCI\u00a0 tamb\u00e9m\u00a0 possui\u00a0 uma\u00a0\n\nlat\u00eancia\u00a0 importante\u00a0 no\u00a0 desenvolvimento\u00a0 do\u00a0 sistema.\u00a0 Para\u00a0 pequenas\u00a0 matrizes\u00a0 de\u00a0\n\nentrada,\u00a0 que\u00a0 requerem\u00a0 poucos\u00a0 passos\u00a0 de\u00a0 tempo,\u00a0 essa\u00a0 lat\u00eancia\u00a0 se\u00a0 torna\u00a0\n\nconsider\u00e1vel,\u00a0pois\u00a0o\u00a0tempo\u00a0de\u00a0processamento\u00a0n\u00e3o\u00a0\u00e9\u00a0t\u00e3o\u00a0grande.\u00a0Entretanto,\u00a0para\u00a0\n\ngrandes\u00a0 matrizes\u00a0 de\u00a0 entrada,\u00a0 que\u00a0 requerem\u00a0 um\u00a0 grande\u00a0 numero\u00a0 de\u00a0 passos\u00a0 de\u00a0\n\ntempo,\u00a0o\u00a0tempo\u00a0de\u00a0processamento\u00a0se\u00a0torna\u00a0muito\u00a0grande,\u00a0deixando\u00a0a\u00a0lat\u00eancia\u00a0de\u00a0\n\ntransmiss\u00e3o\u00a0entre\u00a0a\u00a0CPU\u00a0e\u00a0FPGA\u00a0muito\u00a0pequena.\u00a0De\u00a0qualquer\u00a0forma,\u00a0barramentos\u00a0\n\nmais\u00a0 r\u00e1pidos\u00a0 ou\u00a0 tratamento\u00a0 mais\u00a0 eficiente\u00a0 na\u00a0 rela\u00e7\u00e3o\u00a0 processamento\u00a0 x\u00a0\n\ntransfer\u00eancia\u00a0de\u00a0dados\u00a0poderia\u00a0ajudara\u00a0a\u00a0melhorar\u00a0o\u00a0desempenho\u00a0da\u00a0plataforma\u00a0\n\ncomo\u00a0um\u00a0todo.\u00a0\u00a0\n\nObservamos\u00a0por\u00a0outro\u00a0 lado,\u00a0que\u00a0estrat\u00e9gias\u00a0com\u00a0uso\u00a0de\u00a0t\u00e9cnicas\u00a0pipeline\u00a0e\u00a0reuso\u00a0de\u00a0\n\ndados\u00a0puderam,\u00a0sobremaneira,\u00a0melhorar\u00a0o\u00a0desempenho\u00a0de\u00a0v\u00e1rios\u00a0est\u00e1gios\u00a0da\u00a0arquitetura,\u00a0tais\u00a0\n\ncomo:\u00a0\n\n\u2022 uso\u00a0explicito\u00a0\u00a0das\u00a0caracter\u00edsticas\u00a0de\u00a0paralelismo\u00a0intr\u00ednseco\u00a0da\u00a0arquitetura\u00a0dos\u00a0FPGA,\u00a0\n\npossibilitando,\u00a0 por\u00a0 exemplo,\u00a0 a\u00a0 execu\u00e7\u00e3o\u00a0 de\u00a0 v\u00e1rias\u00a0 fun\u00e7\u00f5es\u00a0 aritm\u00e9ticas\u00a0 de\u00a0 forma\u00a0\n\nconcorrente.\u00a0Esta\u00a0arquitetura\u00a0permitiu\u00a0tamb\u00e9m\u00a0a\u00a0gera\u00e7\u00e3o\u00a0de\u00a0uma\u00a0plataforma\u00a0em\u00a0\n\nstream,\u00a0onde\u00a0v\u00e1rios\u00a0dados\u00a0podem\u00a0ser\u00a0processados\u00a0por\u00a0v\u00e1rias\u00a0opera\u00e7\u00f5es\u00a0diferentes\u00a0\n\nem\u00a0est\u00e1gios\u00a0de\u00a0pipelines\u00a0diferentes.\u00a0\u00a0\u00a0\n\n\u2022 O\u00a0uso\u00a0de\u00a0estruturas\u00a0tipo\u00a0FIFOs\u00a0e\u00a0registradores\u00a0de\u00a0deslocamento\u00a0dentro\u00a0da\u00a0FPGA\u00a0\n\npermitiu\u00a0que\u00a0t\u00e9cnicas\u00a0com\u00a0um\u00a0grande\u00a0reuso\u00a0de\u00a0dados\u00a0pudessem\u00a0ser\u00a0implementadas\u00a0\n\ncom\u00a0facilidade.\u00a0Desta\u00a0forma,\u00a0uma\u00a0grande\u00a0quantidade\u00a0de\u00a0dados\u00a0necessita\u00a0ser\u00a0 lida\u00a0\n\napenas\u00a0uma\u00a0\u00fanica\u00a0vez\u00a0da\u00a0mem\u00f3ria,\u00a0para\u00a0cada\u00a0passo\u00a0de\u00a0processamento,\u00a0mantendo?\n\nos\u00a0armazenados\u00a0nas\u00a0FIFOs\u00a0enquanto\u00a0necess\u00e1rio.\u00a0\n\n\u2022 Como\u00a0 a\u00a0 vantagem\u00a0 do\u00a0 uso\u00a0 de\u00a0 FPGAs\u00a0 \u00e9\u00a0 seu\u00a0 baixo\u00a0 consumo\u00a0 de\u00a0 energia\u00a0 quando\u00a0\n\ncomparado\u00a0\u00e0\u00a0tecnologia\u00a0como\u00a0as\u00a0CPUs\u00a0de\u00a0prop\u00f3sito\u00a0geral\u00a0e\u00a0GPUs.\u00a0\n\nPodemos\u00a0dizer,\u00a0em\u00a0s\u00edntese,\u00a0que\u00a0a\u00a0tecnologia\u00a0FPGA\u00a0\u00e9\u00a0uma\u00a0tecnologia\u00a0ainda\u00a0emergente\u00a0\n\nna\u00a0 \u00e1rea\u00a0 de\u00a0 processamento\u00a0 de\u00a0 alto\u00a0 desempenho,\u00a0 se\u00a0 mostrando\u00a0 uma\u00a0 boa\u00a0 solu\u00e7\u00e3o\u00a0 para\u00a0\n\n\n\nCap\u00edtulo\u00a07\u00a0\u2013\u00a0Conclus\u00f5es\u00a0e\u00a0Trabalhos\u00a0Futuros\u00a0\n \n\n \n\n113\n\nproblemas\u00a0 de\u00a0 processamento\u00a0 massivo\u00a0 em\u00a0 dados\u00a0 com\u00a0 pouca\u00a0 complexidade\u00a0 aritm\u00e9tica\u00a0\n\n(aritm\u00e9tica\u00a0 ponto\u00a0 fixo\u00a0 ou\u00a0 inteiro),\u00a0 mas\u00a0 ainda\u00a0 com\u00a0 restri\u00e7\u00f5es\u00a0 de\u00a0 desempenho\u00a0 em\u00a0 aritm\u00e9tica\u00a0\n\nponto\u00a0flutuante,\u00a0por\u00a0falta\u00a0de\u00a0suporte\u00a0da\u00a0arquitetura.\u00a0\n\nA\u00a0 arquitetura\u00a0 da\u00a0 plataforma\u00a0 proposta\u00a0 neste\u00a0 trabalho\u00a0 pode\u00a0 ser\u00a0 ainda\u00a0 utilizada\u00a0 n\u00e3o\u00a0\n\napenas\u00a0 na\u00a0 modelagem\u00a0 2D,\u00a0 mas\u00a0 tamb\u00e9m\u00a0 em\u00a0 outras\u00a0 aplica\u00e7\u00f5es\u00a0 que\u00a0 utilizam\u00a0 o\u00a0 m\u00e9todo\u00a0 de\u00a0\n\ndiferen\u00e7as\u00a0finitas,\u00a0onde\u00a0um\u00a0operador\u00a0em\u00a0forma\u00a0de\u00a0est\u00eancil\u00a0\u00e9\u00a0aplicado\u00a0a\u00a0matrizes\u00a0de\u00a0entrada.\u00a0\n\n7.2 Trabalhos\u00a0Futuros\u00a0\u00a0\n\nApesar\u00a0 do\u00a0 resultado\u00a0 obtido\u00a0 pela\u00a0 plataforma\u00a0 proposta\u00a0 nesta\u00a0 disserta\u00e7\u00e3o\u00a0 ser\u00a0 bastante\u00a0\n\npromissor,\u00a0varias\u00a0otimiza\u00e7\u00f5es\u00a0podem\u00a0ser\u00a0integradas\u00a0a\u00a0mesma,\u00a0tais\u00a0como:\u00a0\n\n\u2022 utiliza\u00e7\u00e3o\u00a0 dos\u00a0 tr\u00eas\u00a0 bancos\u00a0 de\u00a0 mem\u00f3ria\u00a0 dispon\u00edveis\u00a0 na\u00a0 plataforma\u00a0 PROCe\u00a0 III\u00a0 da\u00a0\n\nGiDEL.\u00a0Dessa\u00a0forma,\u00a0cada\u00a0uma\u00a0das\u00a0matrizes\u00a0de\u00a0entrada\u00a0poderia\u00a0ficar\u00a0armazenada\u00a0\n\nem\u00a0uma\u00a0mem\u00f3ria.\u00a0Com\u00a0 isso,\u00a0a\u00a0frequ\u00eancia\u00a0de\u00a0trabalho\u00a0da\u00a0arquitetura\u00a0poderia\u00a0ser\u00a0\n\naumentada,\u00a0 melhorando\u00a0 o\u00a0 ganho\u00a0 de\u00a0 desempenho\u00a0 obtido\u00a0 pela\u00a0 plataforma.\u00a0\n\nTamb\u00e9m,\u00a0 o\u00a0 n\u00famero\u00a0 de\u00a0 n\u00facleos\u00a0 de\u00a0 processamento\u00a0 poderia\u00a0 ser\u00a0 aumentado,\u00a0\n\naumentando\u00a0da\u00a0mesma\u00a0forma\u00a0o\u00a0ganho\u00a0de\u00a0desempenho.\u00a0\n\n\u2022 Um\u00a0estudo\u00a0para\u00a0redu\u00e7\u00e3o\u00a0da\u00a0precis\u00e3o\u00a0de\u00a0dados\u00a0de\u00a0forma\u00a0que\u00a0essa\u00a0diminui\u00e7\u00e3o\u00a0n\u00e3o\u00a0\n\ndegradasse\u00a0o\u00a0resultado\u00a0final\u00a0da\u00a0imagem.\u00a0Essa\u00a0redu\u00e7\u00e3o\u00a0de\u00a0precis\u00e3o,\u00a0que\u00a0acarreta\u00a0um\u00a0\n\nmenor\u00a0 n\u00famero\u00a0 de\u00a0 bits\u00a0 para\u00a0 representa\u00e7\u00e3o\u00a0 de\u00a0 dados,\u00a0 permite\u00a0 um\u00a0 aumento\u00a0 na\u00a0\n\nlargura\u00a0de\u00a0banda\u00a0da\u00a0mem\u00f3ria.\u00a0\n\n\u2022 Mais\u00a0uma\u00a0melhoria\u00a0que\u00a0poderia\u00a0ser\u00a0implantada\u00a0na\u00a0plataforma\u00a0seria\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0de\u00a0\n\nv\u00e1rios\u00a0passos\u00a0de\u00a0processamentos\u00a0simult\u00e2neos,\u00a0como\u00a0mostrado\u00a0na\u00a0se\u00e7\u00e3o\u00a03.3.\u00a0Essa\u00a0\n\nestrat\u00e9gia\u00a0 se\u00a0 baseia\u00a0 na\u00a0 ideia\u00a0 dos\u00a0 resultados\u00a0 de\u00a0 um\u00a0 n\u00facleo\u00a0 de\u00a0 processamento\u00a0 ir\u00a0\n\ndireto\u00a0para\u00a0a\u00a0entrada\u00a0de\u00a0outro\u00a0n\u00facleo\u00a0de\u00a0processamento\u00a0que\u00a0j\u00e1\u00a0est\u00e1\u00a0computando\u00a0o\u00a0\n\npr\u00f3ximo\u00a0 passo\u00a0 de\u00a0 processamento.\u00a0 Assim,\u00a0 o\u00a0 acesso\u00a0 \u00e0\u00a0 mem\u00f3ria\u00a0 seria\u00a0 realizado\u00a0\n\napenas\u00a0no\u00a0primeiro\u00a0passo\u00a0de\u00a0processamento,\u00a0onde\u00a0as\u00a0leituras\u00a0s\u00e3o\u00a0realizadas,\u00a0e\u00a0no\u00a0\n\n\u00faltimo,\u00a0 onde\u00a0 as\u00a0 escritas\u00a0 s\u00e3o\u00a0 realizadas.\u00a0 Dessa\u00a0 forma,\u00a0 o\u00a0 n\u00famero\u00a0 de\u00a0 passos\u00a0 de\u00a0\n\n\n\nCap\u00edtulo\u00a07\u00a0\u2013\u00a0Conclus\u00f5es\u00a0e\u00a0Trabalhos\u00a0Futuros\u00a0\n \n\n \n\n114\n\nprocessamentos\u00a0 computados\u00a0 \u00e9\u00a0 aumentado\u00a0 sem\u00a0 aumentar\u00a0 o\u00a0 acesso\u00a0 \u00e0\u00a0 mem\u00f3ria,\u00a0\n\nconsequentemente\u00a0aumentando\u00a0o\u00a0ganho\u00a0de\u00a0desempenho\u00a0obtido\u00a0pela\u00a0plataforma.\u00a0\n\n\u2022 Uma\u00a0melhoria\u00a0substancial\u00a0seria\u00a0a\u00a0utiliza\u00e7\u00e3o\u00a0da\u00a0plataforma\u00a0PROCStar\u00a0III\u00a0da\u00a0Gidel\u00a0[68],\u00a0\n\ncom\u00a0 quatro\u00a0 Stratix\u00a0 III\u00a0 [35].\u00a0 Neste\u00a0 caso\u00a0 o\u00a0 modelo\u00a0 poderia\u00a0 ser\u00a0 dividido\u00a0 em\u00a0 quatro\u00a0\n\npartes\u00a0 e\u00a0 cada\u00a0 uma\u00a0 dessas\u00a0 partes\u00a0 poderia\u00a0 ser\u00a0 computada\u00a0 por\u00a0 um\u00a0 dos\u00a0 FPGAs,\u00a0\n\naumentando\u00a0o\u00a0desempenho\u00a0obtido\u00a0pela\u00a0plataforma.\u00a0Com\u00a0a\u00a0divis\u00e3o\u00a0do\u00a0modelo,\u00a0uma\u00a0\n\ncomunica\u00e7\u00e3o\u00a0deve\u00a0ser\u00a0realizada\u00a0para\u00a0troca\u00a0de\u00a0dados\u00a0entre\u00a0os\u00a0FPGAs,\u00a0por\u00e9m\u00a0caso\u00a0a\u00a0\n\nplataforma\u00a0 consiga\u00a0 sobrepor\u00a0 o\u00a0 tempo\u00a0 de\u00a0 computa\u00e7\u00e3o\u00a0 com\u00a0 o\u00a0 tempo\u00a0 de\u00a0 troca\u00a0 de\u00a0\n\ndados,\u00a0o\u00a0ganho\u00a0de\u00a0desempenho\u00a0seria\u00a0de\u00a0pelos\u00a0menos\u00a0quatro\u00a0vezes\u00a0mais.\u00a0\n\n\u00a0\n\n\n\nCap\u00edtulo\u00a08\u00a0\u2013\u00a0Refer\u00eancias\u00a0\n \n\n \n\n115\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\nCap\u00edtulo\u00a0\n\n8\u00a0\n8 Refer\u00eancias\u00a0Bibliogr\u00e1ficas\u00a0\n\n\u00a0\n\nEste\u00a0cap\u00edtulo\u00a0tem\u00a0como\u00a0objetivo\u00a0apresentar\u00a0as\u00a0refer\u00eancias\u00a0bibliogr\u00e1ficas\u00a0detalhadas\u00a0\n\nutilizadas\u00a0no\u00a0processo\u00a0de\u00a0elabora\u00e7\u00e3o\u00a0desta\u00a0Disserta\u00e7\u00e3o\u00a0de\u00a0Mestrado.\u00a0\n\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\u00a0\n\n\u00a0 \u00a0\n\n\n\nCap\u00edtulo\u00a08\u00a0\u2013\u00a0Refer\u00eancias\u00a0\n \n\n \n\n116\n\n[1] Petroleum\u00a0Geo?Service.\u00a0Reverse\u00a0Time\u00a0Migration.\u00a0In:\u00a0Tech\u00a0Link,\u00a0A\u00a0Publication\u00a0of\u00a0\n\nPetroleum\u00a0Geo?Service\u00a0Vol.\u00a07,\u00a0No.\u00a01,\u00a0September\u00a0de\u00a02007.\u00a0\n\n[2] Robert\u00a0G.\u00a0Clapp,\u00a0Haohuan\u00a0Fu,\u00a0and\u00a0Olav\u00a0Lindtjorn.\u00a0Selecting\u00a0the\u00a0right\u00a0hardware\u00a0for\u00a0\n\nreverse\u00a0time\u00a0migration.\u00a0In:\u00a0The\u00a0Leading\u00a0Edge\u00a029:\u00a048?58,\u00a0January\u00a02010.\u00a0\n\n[3] C.\u00a0He,\u00a0M.\u00a0Lu,\u00a0and\u00a0C.\u00a0W.\u00a0Sun.\u00a0Accelerating\u00a0seismic\u00a0migration\u00a0using\u00a0FPGA?based\u00a0\n\ncoprocessor\u00a0platform.\u00a0In:\u00a0Proceedings\u00a0of\u00a0the\u00a012th\u00a0Annual\u00a0IEEE\u00a0Symposium\u00a0on\u00a0Field?\n\nProgrammable\u00a0Custom\u00a0Computing\u00a0Machines,\u00a02004,\u00a0pp.207?216.\u00a0\n\n[4] D.S.\u00a0William,\u00a0R.S.\u00a0Austars.\u00a0Towards\u00a0an\u00a0RCC?based\u00a0Accelerator\u00a0for\u00a0Computational\u00a0Fluid\u00a0\n\nDynamics\u00a0Applications.\u00a0In:\u00a0Journal\u00a0of\u00a0Supercomputing,\u00a0Vol.\u00a030,\u00a0239\u2013261,\u00a0December\u00a0\n\n2004.\u00a0\n\n[5] N.\u00a0Azizi,\u00a0I.\u00a0Kuon,\u00a0A.\u00a0Egier,\u00a0A.\u00a0Darabiha,\u00a0P.\u00a0Chow.\u00a0Reconfigurable\u00a0molecular\u00a0dynamics\u00a0\n\nsimulator.\u00a0In:\u00a0Proceedings\u00a0of\u00a0the\u00a012th\u00a0Annual\u00a0IEEE\u00a0Symposium\u00a0on\u00a0Field?Programmable\u00a0\n\nCustom\u00a0Computing\u00a0Machines,\u00a02004,\u00a0pp.\u00a0197\u2013206.\u00a0\n\n[6] Yilmaz,\u00a0\u00d6.\u00a0Seismic\u00a0data\u00a0analysis:\u00a0Processing,\u00a0inversion,\u00a0and\u00a0interpretation\u00a0of\u00a0seismic\u00a0\n\ndata,\u00a0vol.\u00a01.\u00a02\u00aa\u00a0edition.\u00a0Tulsa:\u00a0Society\u00a0of\u00a0Exploration\u00a0Geophysicists,\u00a02001.\u00a0\n\n[7] C.\u00a0He.\u00a0Numerical\u00a0Solutions\u00a0of\u00a0Differential\u00a0Equations\u00a0on\u00a0FPGA?Enhanced\u00a0Computers.\u00a0\n\n2007.\u00a0Dissertation\u00a0(DOCTOR\u00a0OF\u00a0PHILOSOPHY).\u00a0Texas\u00a0A&amp;M\u00a0University,\u00a0Texas.\u00a0\n\n[8] Robert\u00a0E.\u00a0Sheriff,\u00a0Lloyd\u00a0P.\u00a0Geldart.\u00a0Exploration\u00a0Seismology.\u00a02\u00aa\u00a0edition.\u00a0Cambridge:\u00a0\n\nCambridge\u00a0University\u00a0Press,\u00a01995.\u00a0\n\n[9] Milton\u00a0B.\u00a0Dobrin,\u00a0Carl\u00a0H.\u00a0Savit.\u00a0Introduction\u00a0to\u00a0Geophysical\u00a0Prospecting.\u00a04\u00aa\u00a0edition.\u00a0\n\nSingapore:\u00a0McGraw?Hill\u00a0Book\u00a0Companies,\u00a01988.\u00a0\n\n[10] S.\u00a0H.\u00a0Gray.\u00a0Seismic\u00a0migration\u00a0problems\u00a0and\u00a0solutions.\u00a0In:\u00a0Y2K\u00a0Review\u00a0Article,\u00a0Geophysics,\u00a0\n\n66,\u00a01622?1640,\u00a0October\u00a02001.\u00a0\n\n[11] Silva,\u00a0Josias\u00a0Jos\u00e9.\u00a0Migra\u00e7\u00e3o\u00a0reversa\u00a0no\u00a0tempo\u00a0na\u00a0determina\u00e7\u00e3o\u00a0das\u00a0amplitudes\u00a0de\u00a0\n\nreflex\u00e3o\u00a0em\u00a0fun\u00e7\u00e3o\u00a0do\u00a0\u00e2ngulo\u00a0de\u00a0incid\u00eancia.\u00a02009.\u00a0Tese\u00a0(Doutor\u00a0em\u00a0Engenharia\u00a0Civil).\u00a0\n\nUniversidade\u00a0Federal\u00a0do\u00a0Rio\u00a0de\u00a0Janeiro,\u00a0Rio\u00a0de\u00a0Janeiro.\u00a0\n\n\n\nCap\u00edtulo\u00a08\u00a0\u2013\u00a0Refer\u00eancias\u00a0\n \n\n \n\n117\n\n[12] Altera.\u00a0Accelerating\u00a0High?Performance\u00a0Computing\u00a0With\u00a0FPGAs,\u00a0Agosto\u00a02007.\u00a0URL:\u00a0\n\nhttp://www.altera.com/literature/wp/wp?01029.pdf.\u00a0Consultado\u00a0em:\u00a014\u00a0de\u00a0julho\u00a0de\u00a0\n\n2010.\u00a0\n\n[13] top500.\u00a0http://www.top500.org/overtime/list/35/archtype.\u00a0Consultado\u00a0em:\u00a014\u00a0de\u00a0julho\u00a0\n\nde\u00a02010.\u00a0\n\n[14] L.\u00a0House,\u00a0S.\u00a0Larsen,\u00a0J.\u00a0B.\u00a0Bednar.\u00a03?D\u00a0elastic\u00a0numerical\u00a0modeling\u00a0of\u00a0a\u00a0complex\u00a0salt\u00a0\n\nstructure.\u00a0In:\u00a0Expanded\u00a0Abstracts\u00a0of\u00a0SEG\u00a070th\u00a0Annual\u00a0Meeting,\u00a02000,\u00a0pp.\u00a02201?2204.\u00a0\n\n[15] P.\u00a0Moczo,\u00a0M.\u00a0Lucka,\u00a0and\u00a0M.\u00a0Kristekova.\u00a03D\u00a0displacement\u00a0finite\u00a0differences\u00a0and\u00a0a\u00a0\n\ncombined\u00a0memory\u00a0optimization.\u00a0In:\u00a0Bulletin\u00a0Seismological\u00a0Society\u00a0of\u00a0America,\u00a0v.\u00a089,\u00a0p.\u00a0\n\n69?79,\u00a0February\u00a01999.\u00a0\n\n[16] S.\u00a0Larsen,\u00a0J.\u00a0Grieger.\u00a0Elastic\u00a0modeling\u00a0initiative,\u00a0part\u00a0III:\u00a03?D\u00a0computational\u00a0modeling.\u00a0In:\u00a0\n\nExpanded\u00a0Abstracts\u00a0of\u00a0SEG\u00a068th\u00a0annual\u00a0meeting,\u00a01998,\u00a0pp.\u00a01803?1806.\u00a0\n\n[17] K.\u00a0D.\u00a0Underwood,\u00a0and\u00a0K.\u00a0S.\u00a0Hemmert.\u00a0Closing\u00a0the\u00a0gap:\u00a0trends\u00a0in\u00a0sustainable\u00a0floating?\n\npoint\u00a0BLAS\u00a0performance.\u00a0In:\u00a0Proceedings\u00a0of\u00a0the\u00a011th\u00a0Annual\u00a0IEEE\u00a0Symposium\u00a0on\u00a0Field?\n\nProgrammable\u00a0Custom\u00a0Computing\u00a0Machines,\u00a02004,\u00a0pp.\u00a0219?228\u00a0\n\n[18] J.\u00a0Makino\u00a0and\u00a0M.\u00a0Taiji.\u00a0Special?purpose\u00a0Computers\u00a0for\u00a0Scientific\u00a0Simulations:\u00a0The\u00a0GRAPE\u00a0\n\nSystems,\u00a0John\u00a0Wiley\u00a0&amp;\u00a0Sons,\u00a0Hoboken,\u00a0NJ,\u00a01998.\u00a0\n\n[19] The\u00a0GRAPE\u00a0Project,\u00a0GRAPE:\u00a0A\u00a0programmable\u00a0multi?purpose\u00a0computer\u00a0for\u00a0many?body\u00a0\n\nsimulations,\u00a0<\u00a0http://grape?dr.adm.s.u?tokyo.ac.jp/project?en.htm>.\u00a0Consultado\u00a0em:\u00a014\u00a0\n\nde\u00a0julho\u00a0de\u00a02010.\u00a0\n\n[20] C.\u00a0Cheng,\u00a0J.\u00a0Wawrzynek,\u00a0and\u00a0R.\u00a0W.\u00a0Brodersen.\u00a0A\u00a0high?end\u00a0reconfigurable\u00a0computing\u00a0\n\nsystem.\u00a0In:\u00a0IEEE\u00a0Design\u00a0and\u00a0Test\u00a0of\u00a0Computers,\u00a022\u00a0(2005),\u00a0114?125.\u00a0\n\n[21] Starbridge.\u00a0HC?62\u00a0board\u00a0specifications,\u00a0http://www.starbridgesystems.com/.\u00a0\n\nConsultado\u00a0em:\u00a014\u00a0de\u00a0julho\u00a0de\u00a02010.\u00a0\n\n[22] C.\u00a0Petrie,\u00a0C.\u00a0Cump,\u00a0M.\u00a0Devlin,\u00a0and\u00a0K.\u00a0Regester,\u00a0High\u00a0performance\u00a0embedded\u00a0computing\u00a0\n\nusing\u00a0field\u00a0programmable\u00a0gate\u00a0arrays,\u00a0in:\u00a0Proceedings\u00a0of\u00a0the\u00a08th\u00a0Annual\u00a0Workshop\u00a0on\u00a0\n\nHigh?performance\u00a0Embedded\u00a0Computing,\u00a02004,\u00a0pp.\u00a0124?150.\u00a0\n\n\n\nCap\u00edtulo\u00a08\u00a0\u2013\u00a0Refer\u00eancias\u00a0\n \n\n \n\n118\n\n[23] L.\u00a0Gray,\u00a0R.\u00a0Woodson,\u00a0A.\u00a0Chau,\u00a0and\u00a0S.\u00a0Retzlaff,\u00a0Graphics\u00a0for\u00a0the\u00a0long\u00a0term:\u00a0An\u00a0FPGA?based\u00a0\n\nGPU,\u00a0<http://www.vmecritical.com/articles/id/?823>,\u00a02005.\u00a0Consultado\u00a0em:\u00a014\u00a0de\u00a0julho\u00a0\n\nde\u00a02010.\u00a0\n\n[24] Cray.\u00a0CrayXD1datasheet,\u00a0\n\nhttp://www.hpc.unm.edu/~tlthomas/buildout/Cray_XD1_Datasheet.pdf.\u00a0Consultado\u00a0\n\nem:\u00a014\u00a0de\u00a0julho\u00a0de\u00a02010.\u00a0\n\n[25] SGI.\u00a0SGI\u00a0RASC\u00a0RC100\u00a0blade\u00a0datasheet,\u00a0http://www.silicongraphics.ru/pdf/rasc_data.pdf.\u00a0\n\nConsultado\u00a0em:\u00a014\u00a0de\u00a0julho\u00a0de\u00a02010.\u00a0\n\n[26] Chuan\u00a0He,\u00a0Guan\u00a0Qin,\u00a0Mi\u00a0Lu,\u00a0Wei\u00a0Zhao.\u00a0Optimized\u00a0high?order\u00a0finite\u00a0difference\u00a0wave\u00a0\n\nequations\u00a0modeling\u00a0on\u00a0reconfigurable\u00a0computing\u00a0platform.\u00a0In:\u00a0Microprocessors\u00a0&amp;\u00a0\n\nMicrosystems,\u00a0v.\u00a031\u00a0,\u00a0pp.103?115,\u00a0March\u00a02007.\u00a0\n\n[27] IEEE.\u00a0Padr\u00e3o\u00a0para\u00a0n\u00fameros\u00a0em\u00a0ponto\u00a0flutuante.\u00a0<http://grouper.ieee.org/groups/754/>.\u00a0\n\nConsultado\u00a0em:\u00a017\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[28] Xilinx. Virtex?4\u00a0ML401\u00a0Evaluation\u00a0Platform.\u00a0\n<http://www.xilinx.com/products/devkits/HW?V4?ML401?UNI?G.htm>.\u00a0Consultado\u00a0em\u00a0\n\n17\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[29] Xilinx.\u00a0Virtex?4\u00a0User\u00a0Guide.\u00a0\n\n<http://www.xilinx.com/support/documentation/user_guides/ug070.pdf>.\u00a0Consultado\u00a0\n\nem:\u00a017\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[30] P.\u00a0Durbano,\u00a0F.\u00a0E.\u00a0Ortiz,\u00a0J.\u00a0R.\u00a0Humphrey,\u00a0P.\u00a0F.\u00a0Curt,\u00a0and\u00a0D.\u00a0W.\u00a0Prather.\u00a0FPGA?based\u00a0\n\nacceleration\u00a0of\u00a0the\u00a03D\u00a0Finite?Difference\u00a0Time?Domain\u00a0(FDTD)\u00a0method.\u00a0In:\u00a0Proceedings\u00a0of\u00a0\n\nthe\u00a012th\u00a0Annual\u00a0IEEE\u00a0Symposium\u00a0on\u00a0Field?\u00a0Programmable\u00a0Custom\u00a0Computing\u00a0Machines\u00a0\n\n(FCCM),\u00a0pp.\u00a0156?163,\u00a02004.\u00a0\u00a0\n\n[31] PLX\u00a0Technology.\u00a0PCI\u00a09656.\u00a0<http://www.plxtech.com/products/io/pci9656>.\u00a0Consultado\u00a0\n\nem:\u00a017\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[32] Xilinx.\u00a0Virtex\u00a0II\u00a08000\u00a0User\u00a0Guide.\u00a0\n\n<http://www.xilinx.com/support/documentation/user_guides/ug002.pdf>.\u00a0Consultado\u00a0\n\nem:\u00a017\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n\n\nCap\u00edtulo\u00a08\u00a0\u2013\u00a0Refer\u00eancias\u00a0\n \n\n \n\n119\n\n[33] Haohuan\u00a0Fu,\u00a0William\u00a0Osborne,\u00a0Robert\u00a0G.\u00a0Clapp,\u00a0Oskar\u00a0Mencer,\u00a0and\u00a0Wayne\u00a0Luk.\u00a0\n\nAccelerating\u00a0seismic\u00a0computations\u00a0using\u00a0customized\u00a0number\u00a0representations\u00a0on\u00a0FPGAs.\u00a0\n\nIn:\u00a0EURASIP\u00a0Journal\u00a0on\u00a0Embedded\u00a0Systems,\u00a0v.\u00a02009,\u00a0January\u00a02009.\u00a0\n\n[34] GiDEL.\u00a0Plataforma\u00a0PROCe\u00a0III.\u00a0<http://www.gidel.com/PROCe%20III.htm>.\u00a0Consultado\u00a0\n\nem:\u00a016\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[35] Altera.\u00a0Overview\u00a0da\u00a0Stratix\u00a0III.\u00a0<http://www.altera.com/products/devices/stratix?\n\nfpgas/stratix?iii/overview/st3?overview.html>.\u00a0Consultado\u00a0em:\u00a016\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[36] GiDEL.\u00a0PROCMultiPort.\u00a0<http://www.gidel.com/PROCMultiport.htm>.\u00a0Consultado\u00a0em:\u00a0\n\n16\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[37] GiDEL.PROCWizard.\u00a0<http://www.gidel.com/ProcWizard.htm>.\u00a0Consultado\u00a0em:\u00a016\u00a0de\u00a0\n\nJulho\u00a0de\u00a02010.\u00a0\n\n[38] Altera.\u00a0Introdu\u00e7\u00e3o\u00a0ao\u00a0Quartus.\u00a0\n\n<http://www.altera.com/literature/manual/intro_to_quartus2.pdf>.\u00a0Consultado\u00a0em:\u00a016\u00a0\n\nde\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[39] Altera.\u00a0User\u00a0Guide\u00a0da\u00a0FIFO\u00a0da\u00a0Altera.\u00a0\n\n<http://www.altera.com/literature/ug/ug_fifo.pdf>.\u00a0Consultado\u00a0em:\u00a016\u00a0de\u00a0Julho\u00a0de\u00a0\n\n2010.\u00a0\n\n[40] Altera.\u00a0User\u00a0Guide\u00a0do\u00a0Somador.\u00a0\n\n<http://www.altera.com/literature/ug/ug_altfp_mfug.pdf>.\u00a0Consultado\u00a0em:\u00a016\u00a0de\u00a0Julho\u00a0\n\nde\u00a02010.\u00a0\n\n[41] Altera.\u00a0MegaWizard\u00a0Plug?Ins\u00a0\n\n<http://www.altera.com/products/ip/altera/megawizd.html>.\u00a0Consultado\u00a0em\u00a016\u00a0de\u00a0\n\nJulho\u00a0de\u00a02010.\u00a0\n\n[42] Mentor\u00a0Graphics.\u00a0ModelSim\u00a0SE.\u00a0&lt;http://model.com/content/modelsim?se?high?\n\nperformance?simulation?and?debug>.\u00a0Consultado\u00a0em:\u00a017\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n\n\nCap\u00edtulo\u00a08\u00a0\u2013\u00a0Refer\u00eancias\u00a0\n \n\n \n\n120\n\n[43] Intel.\u00a0Product\u00a0Brief\u00a0do\u00a0compilador\u00a0C++\u00a011.1\u00a0da\u00a0Intel.\u00a0\n\n<http://software.intel.com/sites/products/collateral/hpc/compilers/clin_brief.pdf>.\u00a0\n\nConsultado\u00a0em:\u00a017\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[44] Microsoft.\u00a0Visual\u00a0Studio\u00a02008.\u00a0<\u00a0http://www.microsoft.com/visualstudio/pt?\n\nbr/products/2008?editions>.\u00a0Consultado\u00a0em:\u00a017\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[45] Igor\u00a0S.\u00a0Terentyev.\u00a0Framework\u00a0Design\u00a0and\u00a0Implementation\u00a0of\u00a0Finite\u00a0Difference\u00a0Based\u00a0\n\nSeismic\u00a0Simulations.\u00a02008.\u00a0Thesis\u00a0(Master\u00a0of\u00a0Arts).\u00a0RICE\u00a0UNIVERSITY,\u00a0Houston,\u00a0Texas.\u00a0\n\n[46] Principled\u00a0Technologies.\u00a0Performance\u00a0comparison\u00a0of\u00a0Intel\u00a0C++\u00a0Compiler\u00a09.1\u00a0for\u00a0Linux\u00a0\n\nand\u00a0GNU\u00a0gcc\u00a04.1.1\u00a0on\u00a0AMD?\u00a0and\u00a0Intel?processor?based\u00a0system.\u00a0In:\u00a0Test\u00a0Report,\u00a0June\u00a0\n\n2006.\u00a0\n\n[47] Dale\u00a0Schouten,\u00a0Xinmin\u00a0Tian,\u00a0Aart\u00a0Bik,\u00a0Milind\u00a0Girkar.\u00a0Inside\u00a0the\u00a0Intel\u00a0Compiler.\u00a0In:\u00a0Linux\u00a0\n\nJournal.\u00a0February\u00a02003.\u00a0<\u00a0http://www.linuxjournal.com/article/4885>.\u00a0Consultado\u00a0em:\u00a0\n\n17\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[48] Trevor\u00a0Irons.\u00a0Marmousi\u00a0Model.\u00a0\n\n<http://www.ahay.org/RSF/book/data/marmousi/paper.pdf>.\u00a0Consultado\u00a0em:\u00a018\u00a0de\u00a0\n\nJulho\u00a0de\u00a02010.\u00a0\n\n[49] John\u00a0L.\u00a0Hennessy,\u00a0David\u00a0A.\u00a0Patterson.\u00a0Computer\u00a0Architecture:\u00a0A\u00a0Quantitative\u00a0Approach.\u00a0\n\n4\u00aa\u00a0edition.\u00a0Elsevier,\u00a02007.\u00a0\n\n[50] Michael\u00a0John\u00a0Sebastian\u00a0Smith.\u00a0Application?Specific\u00a0Integrated\u00a0Circuits.\u00a0Addison?Wesley.\u00a0\n\n1997.\u00a0\n\n[51] NVIDIA.\u00a0Graphic\u00a0Processing\u00a0Unit.\u00a0<http://www.nvidia.com.br/object/gpu.html>.\u00a0\n\nConsultado\u00a0em:\u00a020\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[52] Minh\u00a0Tri\u00a0Do\u00a0Dinh.\u00a0GPUs\u00a0?\u00a0Graphics\u00a0Processing\u00a0Units.\u00a0July\u00a02008.\u00a0\n\n<http://informatik.uibk.ac.at/teaching/ss2008/seminar/gpu.pdf>.\u00a0Consultado\u00a0em:\u00a020\u00a0de\u00a0\n\njulho\u00a0de\u00a02010.\u00a0\n\n[53] C.\u00a0Cheng,\u00a0J.\u00a0Wawrzynek,\u00a0and\u00a0R.\u00a0W.\u00a0Brodersen.\u00a0A\u00a0high?end\u00a0reconfigurable\u00a0computing\u00a0\n\nsystem.\u00a0In:\u00a0IEEE\u00a0Design\u00a0and\u00a0Test\u00a0of\u00a0Computers,\u00a022\u00a0(2005),\u00a0114?125.\u00a0\n\n\n\nCap\u00edtulo\u00a08\u00a0\u2013\u00a0Refer\u00eancias\u00a0\n \n\n \n\n121\n\n[54] S.\u00a0Brown.\u00a0Performance\u00a0comparison\u00a0of\u00a0finite?difference\u00a0modeling\u00a0on\u00a0Cell,\u00a0FPGA\u00a0and\u00a0\n\nmulti?core\u00a0computers.\u00a0In:\u00a0SEG/San\u00a0Antonio\u00a02007\u00a0Annual\u00a0Meeting,\u00a02007,\u00a0pp.\u00a02110\u20132114.\u00a0\n\n[55] D.B.\u00a0Thomas,\u00a0L.\u00a0Howes,\u00a0W.\u00a0Luk.\u00a0A\u00a0comparison\u00a0of\u00a0CPU\u2019s,\u00a0GPU\u2019s,\u00a0FPGA\u2019s,\u00a0and\u00a0massively\u00a0\n\nparallel\u00a0processor\u00a0arrays\u00a0for\u00a0random\u00a0number\u00a0generation.\u00a0In:\u00a0ACM/SIGDA\u00a0International\u00a0\n\nSymp.\u00a0on\u00a0Field?Programmable\u00a0Gate\u00a0Arrays,\u00a02009,\u00a0pp.\u00a063?72.\u00a0\n\n[56] S.\u00a0Che,\u00a0J.\u00a0Li,\u00a0J.W.\u00a0Sheaffer,\u00a0K.\u00a0Skadron,\u00a0and\u00a0J.\u00a0Lach.\u00a0Accelerating\u00a0Compute\u00a0Intensive\u00a0\n\nApplications\u00a0with\u00a0GPUs\u00a0and\u00a0FPGAs.\u00a0In:\u00a0Proc.\u00a0Symp.\u00a0Application\u00a0Specific\u00a0Processors,\u00a0pp.\u00a0\n\n101?107,\u00a02008.\u00a0\n\n[57] D.\u00a0Bevc.\u00a0Imaging\u00a0Complex\u00a0structure\u00a0with\u00a0semi?recursive\u00a0Kirchhoff\u00a0migration,\u00a0\n\nGeophysics,\u00a062\u00a0(1997)\u00a0577?588.\u00a0\n\n[58] Maya\u00a0B.\u00a0Gokhale,\u00a0Paul\u00a0S.\u00a0Graham.\u00a0Reconfigurable\u00a0computing:\u00a0Accelerating\u00a0computation\u00a0\n\nwith\u00a0field?programmable\u00a0gate\u00a0arrays.\u00a0Springer?Verlag,\u00a0New\u00a0York,\u00a02005.\u00a0\n\n[59] Jerry\u00a0L.\u00a0Potter.\u00a0The\u00a0Massively\u00a0Parallel\u00a0Processor.\u00a0MIT\u00a0Press.\u00a01985.\u00a0\n\n[60] Austin\u00a0Hung,\u00a0William\u00a0Bishop,\u00a0Andrew\u00a0Kennings.\u00a0Symmetric\u00a0Multiprocessing\u00a0on\u00a0\n\nProgrammable\u00a0Chips\u00a0Made\u00a0Easy.\u00a0In:\u00a0Proceedings\u00a0of\u00a0the\u00a0conference\u00a0on\u00a0Design,\u00a0\n\nAutomation\u00a0and\u00a0Test\u00a0in\u00a0Europe,\u00a0p.240?245,\u00a0March\u00a007?11,\u00a02005.\u00a0\n\n[61] Pablo\u00a0Huerta,\u00a0Javier\u00a0Castillo,\u00a0Carlos\u00a0Sanchez,\u00a0Jose\u00a0Ignacio\u00a0Martinez.\u00a0Operating\u00a0System\u00a0\n\nfor\u00a0Symmetric\u00a0Multiprocessors\u00a0on\u00a0FPGA.\u00a0In:\u00a0International\u00a0Conference\u00a0on\u00a0Reconfigurable\u00a0\n\nComputing\u00a0and\u00a0FPGAs,\u00a0pp.\u00a0157?162,\u00a02008.\u00a0\n\n[62] The\u00a0MathWorks.\u00a0Least\u00a0Squares.\u00a0<http://www.mathworks.com/moler/leastsquares.pdf>.\u00a0\n\nConsultado\u00a0em:\u00a027\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[63] H.\u00a0Fu,\u00a0R.\u00a0G.\u00a0Clapp,\u00a0O.\u00a0Mencer\u00a0and\u00a0O.\u00a0Pell.\u00a0Accelerating\u00a03D\u00a0convolution\u00a0using\u00a0streaming\u00a0\n\narchitectures\u00a0on\u00a0FPGAs.\u00a0In:\u00a079th\u00a0Annual\u00a0Meeting,\u00a0Society\u00a0of\u00a0Expoloration\u00a0Geophysicists\u00a0\n\n(SEG),\u00a0Houston,\u00a0October\u00a02009.\u00a0\n\n[64] Xilinx.\u00a0Virtex?5\u00a0FPGA\u00a0Family.\u00a0<http://www.xilinx.com/products/virtex5/index.htm>.\u00a0\n\nConsultado\u00a0em:\u00a030\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n\n\nCap\u00edtulo\u00a08\u00a0\u2013\u00a0Refer\u00eancias\u00a0\n \n\n \n\n122\n\n[65] Xilinx.\u00a0Virtex?6\u00a0FPGA\u00a0Family.\u00a0<http://www.xilinx.com/products/virtex6/index.htm>.\u00a0\n\nConsultado\u00a0em:\u00a031\u00a0de\u00a0Julho\u00a0de\u00a02010.\u00a0\n\n[66] Intel.\u00a0Intel\u00ae\u00a0C++\u00a0Compiler\u00a011.1\u00a0User\u00a0and\u00a0Reference\u00a0Guides.\u00a0\n\n<http://software.intel.com/sites/products/documentation/hpc/compilerpro/en?\n\nus/cpp/lin/compiler_c/copts/common_options/option_fast.htm#option_fast>.\u00a0\n\nConsultado\u00a0em:\u00a02\u00a0de\u00a0Agosto\u00a0de\u00a02010.\u00a0\n\n[67] J.\u00a0K.\u00a0Costain,\u00a0C.\u00a0Coruh,\u00a0Basic\u00a0theory\u00a0in\u00a0reflection\u00a0seismology,\u00a0Elsevier\u00a0Science,\u00a0\n\nAmsterdam,\u00a0Netherlands,\u00a02004\u00a0\n\n[68] GiDEL.Plataforma\u00a0PROCStart\u00a0III.\u00a0<http://www.gidel.com/PROCStar%20III.htm>.\u00a0\n\nConsultado\u00a0em:\u00a07\u00a0de\u00a0Agosto\u00a0de\u00a02010.\u00a0\n\n[69] Medeiros,\u00a0Shelly\u00a0Cristiane\u00a0D'Avila.\u00a0Invers\u00e3o\u00a0de\u00a0Par\u00e2metros\u00a0em\u00a0Dados\u00a0S\u00edsmicos\u00a0por\u00a0\n\nAlgoritmos\u00a0Gen\u00e9ticos.\u00a02005.\u00a0Disserta\u00e7\u00e3o\u00a0de\u00a0Mestrado.\u00a0PUC?Rio,\u00a0Rio\u00a0de\u00a0Janeiro.\u00a0\n\n[70] F.\u00a0Berthelot,\u00a0F.\u00a0Nouvel,\u00a0D.\u00a0Houzet.\u00a0Partial\u00a0and\u00a0dynamic\u00a0reconfiguration\u00a0of\u00a0FPGAs:\u00a0a\u00a0top\u00a0\n\ndown\u00a0design\u00a0methodology\u00a0for\u00a0an\u00a0automatic\u00a0implementation.\u00a0In:\u00a0Parallel\u00a0and\u00a0Distributed\u00a0\n\nProcessing\u00a0Symposium,\u00a0International,\u00a0p.\u00a0209,\u00a0Proceedings\u00a020th\u00a0IEEE\u00a0International\u00a0\n\nParallel\u00a0&amp;\u00a0Distributed\u00a0Processing\u00a0Symposium,\u00a02006.\u00a0\n\n[71] The\u00a0Group\u00a0of\u00a0Twenty\u00a0(G?20).\u00a0<http://www.g20.org/index.aspx>.\u00a0Consultado\u00a0em:\u00a026\u00a0de\u00a0\n\nagosto\u00a0de\u00a02010.\u00a0\n\n[72] Goldman\u00a0Sachs\u00a0Global\u00a0Research\u00a0Centres.\u00a0DreamingWith\u00a0BRICs:\u00a0The\u00a0Path\u00a0to\u00a02050.\u00a0Global\u00a0\n\nEconomics\u00a0Paper\u00a0No:\u00a099.\u00a0Outubro\u00a0de\u00a02003.\u00a0\n\n[73] Projeto\u00a0pr\u00e9?sal.\u00a0<http://www.petrobras.com.br/pt/energia?e?tecnologia/tecnologia?e?\n\npesquisa/atuacao?no?presal/>.\u00a0Consultado\u00a0em:\u00a026\u00a0de\u00a0agosto\u00a0de\u00a02010.\u00a0\n\n[74] Jianjiang\u00a0Li,\u00a0Dan\u00a0Hei,\u00a0Lin\u00a0Yan.\u00a0Partitioning\u00a0Algorithm\u00a0of\u00a03?D\u00a0Prestack\u00a0Parallel\u00a0Kirchhoff\u00a0\n\nDepth\u00a0Migration\u00a0for\u00a0Imaging\u00a0Spaces.\u00a0In:\u00a0Grid\u00a0and\u00a0Cooperative\u00a0Computing,\u00a02009.\u00a0GCC\u00a0\n\n'09.\u00a0Eighth\u00a0International\u00a0Conference,\u00a02009.\u00a0\n\n[75] CUDA.\u00a0&lt;http://www.nvidia.com.br/object/what_is_cuda_new_br.html>.\u00a0Consultado\u00a0\n\nem:\u00a026\u00a0de\u00a0agosto\u00a0de\u00a02010.\u00a0\n\n\n\nCap\u00edtulo\u00a08\u00a0\u2013\u00a0Refer\u00eancias\u00a0\n \n\n \n\n123\n\n[76] Ian\u00a0Kuon,\u00a0Russell\u00a0Tessier,\u00a0Jonathan\u00a0Rose,\u00a0FPGA\u00a0Architecture:\u00a0Survey\u00a0and\u00a0Challenges.\u00a0In:\u00a0\n\nFoundations\u00a0and\u00a0Trends\u00a0in\u00a0Electronic\u00a0Design\u00a0Automation,\u00a0Vol.\u00a02,\u00a0No.\u00a02,\u00a0pp\u00a0135?253,\u00a02008.\u00a0\n\n[77] James\u00a0Myers.\u00a0The\u00a0Importance\u00a0of\u00a0Recurring\u00a0+\u00a0Nonrecurring\u00a0Costs.\u00a0March\u00a02007.\u00a0\n\n[78] Silva,\u00a0Max\u00a0Wanlemberg\u00a0Xavier.\u00a0Migra\u00e7\u00e3o\u00a0Reversa\u00a0no\u00a0Tempo\u00a0com\u00a0diferentes\u00a0condi\u00e7\u00f5es\u00a0\n\nde\u00a0imagem.\u00a02009.\u00a0Disserta\u00e7\u00e3o\u00a0de\u00a0Mestrado.\u00a0Universidade\u00a0Federal\u00a0do\u00a0Rio\u00a0de\u00a0Janeiro,\u00a0Rio\u00a0\n\nde\u00a0Janeiro."}]}}}