Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 14 17:17:46 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.942     -101.545                      3                  375        0.102        0.000                      0                  375        4.500        0.000                       0                   151  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -33.942     -101.545                      3                  375        0.102        0.000                      0                  375        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            3  Failing Endpoints,  Worst Slack      -33.942ns,  Total Violation     -101.545ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.942ns  (required time - arrival time)
  Source:                 auto/M_test_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_test_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.949ns  (logic 25.228ns (57.403%)  route 18.721ns (42.597%))
  Logic Levels:           103  (CARRY4=84 LUT3=1 LUT4=11 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.568     5.152    auto/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  auto/M_test_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  auto/M_test_states_q_reg[0]/Q
                         net (fo=33, routed)          0.623     6.231    auto/rom_answers/M_test_states_q[0]
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.124     6.355 r  auto/rom_answers/out0_i_54/O
                         net (fo=26, routed)          0.545     6.901    auto/rom_answers/M_test_states_q_reg[1]_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.124     7.025 r  auto/rom_answers/answers3__2_i_3/O
                         net (fo=1, routed)           0.620     7.645    auto/rom_answers/answers3__2_i_3_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.152 r  auto/rom_answers/answers3__2/CO[3]
                         net (fo=1, routed)           0.000     8.152    auto/rom_answers/answers3__2_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  auto/rom_answers/answers3__3/O[1]
                         net (fo=170, routed)         1.138     9.624    auto/rom_answers/answers3[11]
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.303     9.927 r  auto/rom_answers/out0_i_115/O
                         net (fo=2, routed)           1.047    10.974    auto/rom_answers/out0_i_115_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.098 r  auto/rom_answers/out0_i_135/O
                         net (fo=4, routed)           0.443    11.541    auto/rom_answers/out0_i_135_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.124    11.665 r  auto/rom_answers/out0_i_58/O
                         net (fo=22, routed)          0.672    12.336    auto/rom_answers/out0_i_58_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    12.460 r  auto/rom_answers/io_led_OBUF[15]_inst_i_119/O
                         net (fo=1, routed)           0.423    12.883    auto/rom_answers/alu16/p_0_in[0]
    SLICE_X46Y0          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.433 r  auto/rom_answers/io_led_OBUF[15]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.433    auto/rom_answers/io_led_OBUF[15]_inst_i_99_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.550 r  auto/rom_answers/io_led_OBUF[15]_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.550    auto/rom_answers/io_led_OBUF[15]_inst_i_81_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  auto/rom_answers/io_led_OBUF[15]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.667    auto/rom_answers/io_led_OBUF[15]_inst_i_63_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  auto/rom_answers/io_led_OBUF[15]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.784    auto/rom_answers/io_led_OBUF[15]_inst_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.038 r  auto/rom_answers/io_led_OBUF[15]_inst_i_31/CO[0]
                         net (fo=20, routed)          0.736    14.774    auto/rom_answers/CO[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.597 r  auto/rom_answers/io_led_OBUF[13]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    15.597    auto/rom_answers/io_led_OBUF[13]_inst_i_73_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.711 r  auto/rom_answers/io_led_OBUF[13]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.711    auto/rom_answers/io_led_OBUF[13]_inst_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.825 r  auto/rom_answers/io_led_OBUF[13]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.825    auto/rom_answers/io_led_OBUF[13]_inst_i_43_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.939 r  auto/rom_answers/io_led_OBUF[13]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.939    auto/rom_answers/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.096 r  auto/rom_answers/io_led_OBUF[14]_inst_i_25/CO[1]
                         net (fo=20, routed)          0.742    16.838    auto/rom_answers/io_led_OBUF[14]_inst_i_32_0[0]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.623 r  auto/rom_answers/io_led_OBUF[13]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.623    auto/rom_answers/io_led_OBUF[13]_inst_i_72_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  auto/rom_answers/io_led_OBUF[13]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.737    auto/rom_answers/io_led_OBUF[13]_inst_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  auto/rom_answers/io_led_OBUF[13]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.851    auto/rom_answers/io_led_OBUF[13]_inst_i_42_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.965 r  auto/rom_answers/io_led_OBUF[13]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.965    auto/rom_answers/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.122 r  auto/rom_answers/io_led_OBUF[13]_inst_i_25/CO[1]
                         net (fo=20, routed)          0.840    18.962    auto/rom_answers/io_led_OBUF[13]_inst_i_36_0[0]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.762 r  auto/rom_answers/io_led_OBUF[12]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.762    auto/rom_answers/io_led_OBUF[12]_inst_i_60_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  auto/rom_answers/io_led_OBUF[12]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.879    auto/rom_answers/io_led_OBUF[12]_inst_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  auto/rom_answers/io_led_OBUF[12]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.996    auto/rom_answers/io_led_OBUF[12]_inst_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  auto/rom_answers/io_led_OBUF[12]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.113    auto/rom_answers/io_led_OBUF[12]_inst_i_32_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.270 r  auto/rom_answers/io_led_OBUF[12]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.815    21.084    auto/rom_answers/io_led_OBUF[12]_inst_i_34_0[0]
    SLICE_X45Y4          LUT4 (Prop_lut4_I2_O)        0.332    21.416 r  auto/rom_answers/io_led_OBUF[11]_inst_i_70/O
                         net (fo=1, routed)           0.000    21.416    auto/rom_answers/io_led_OBUF[11]_inst_i_70_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.966 r  auto/rom_answers/io_led_OBUF[11]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.966    auto/rom_answers/io_led_OBUF[11]_inst_i_59_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.080 r  auto/rom_answers/io_led_OBUF[11]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.080    auto/rom_answers/io_led_OBUF[11]_inst_i_49_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.194 r  auto/rom_answers/io_led_OBUF[11]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.194    auto/rom_answers/io_led_OBUF[11]_inst_i_39_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.308 r  auto/rom_answers/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.308    auto/rom_answers/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.465 r  auto/rom_answers/io_led_OBUF[11]_inst_i_22/CO[1]
                         net (fo=20, routed)          0.707    23.173    auto/rom_answers/io_led_OBUF[11]_inst_i_32_0[0]
    SLICE_X44Y5          LUT4 (Prop_lut4_I2_O)        0.329    23.502 r  auto/rom_answers/io_led_OBUF[10]_inst_i_54/O
                         net (fo=1, routed)           0.000    23.502    auto/rom_answers/io_led_OBUF[10]_inst_i_54_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.052 r  auto/rom_answers/io_led_OBUF[10]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.052    auto/rom_answers/io_led_OBUF[10]_inst_i_47_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.166 r  auto/rom_answers/io_led_OBUF[10]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.166    auto/rom_answers/io_led_OBUF[10]_inst_i_42_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.280 r  auto/rom_answers/io_led_OBUF[10]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.280    auto/rom_answers/io_led_OBUF[10]_inst_i_37_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.394 r  auto/rom_answers/io_led_OBUF[10]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.394    auto/rom_answers/io_led_OBUF[10]_inst_i_30_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.551 r  auto/rom_answers/io_led_OBUF[10]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.847    25.397    auto/rom_answers/io_led_OBUF[10]_inst_i_32_0[0]
    SLICE_X43Y7          LUT4 (Prop_lut4_I2_O)        0.329    25.726 r  auto/rom_answers/io_led_OBUF[9]_inst_i_86/O
                         net (fo=1, routed)           0.000    25.726    auto/rom_answers/io_led_OBUF[9]_inst_i_86_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.276 r  auto/rom_answers/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.276    auto/rom_answers/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.390 r  auto/rom_answers/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.390    auto/rom_answers/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.504 r  auto/rom_answers/io_led_OBUF[9]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.504    auto/rom_answers/io_led_OBUF[9]_inst_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.618 r  auto/rom_answers/io_led_OBUF[9]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.618    auto/rom_answers/io_led_OBUF[9]_inst_i_27_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.775 r  auto/rom_answers/io_led_OBUF[9]_inst_i_16/CO[1]
                         net (fo=20, routed)          0.615    27.390    auto/rom_answers/io_led_OBUF[9]_inst_i_29_0[0]
    SLICE_X42Y9          LUT4 (Prop_lut4_I2_O)        0.329    27.719 r  auto/rom_answers/io_led_OBUF[8]_inst_i_71/O
                         net (fo=1, routed)           0.000    27.719    auto/rom_answers/io_led_OBUF[8]_inst_i_71_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.252 r  auto/rom_answers/io_led_OBUF[8]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.252    auto/rom_answers/io_led_OBUF[8]_inst_i_60_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.369 r  auto/rom_answers/io_led_OBUF[8]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.369    auto/rom_answers/io_led_OBUF[8]_inst_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.486 r  auto/rom_answers/io_led_OBUF[8]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.486    auto/rom_answers/io_led_OBUF[8]_inst_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  auto/rom_answers/io_led_OBUF[8]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.603    auto/rom_answers/io_led_OBUF[8]_inst_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  auto/rom_answers/io_led_OBUF[8]_inst_i_22/CO[1]
                         net (fo=20, routed)          0.707    29.468    auto/rom_answers/io_led_OBUF[8]_inst_i_34_0[0]
    SLICE_X41Y10         LUT4 (Prop_lut4_I2_O)        0.332    29.800 r  auto/rom_answers/io_led_OBUF[3]_inst_i_129/O
                         net (fo=1, routed)           0.000    29.800    auto/rom_answers/io_led_OBUF[3]_inst_i_129_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.350 r  auto/rom_answers/io_led_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000    30.350    auto/rom_answers/io_led_OBUF[3]_inst_i_101_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.464 r  auto/rom_answers/io_led_OBUF[7]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    30.464    auto/rom_answers/io_led_OBUF[7]_inst_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.578 r  auto/rom_answers/io_led_OBUF[7]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.578    auto/rom_answers/io_led_OBUF[7]_inst_i_44_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.692 r  auto/rom_answers/io_led_OBUF[7]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.692    auto/rom_answers/io_led_OBUF[7]_inst_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.849 r  auto/rom_answers/io_led_OBUF[7]_inst_i_21/CO[1]
                         net (fo=20, routed)          0.710    31.559    auto/rom_answers/io_led_OBUF[7]_inst_i_35_0[0]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.344 r  auto/rom_answers/io_led_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    32.344    auto/rom_answers/io_led_OBUF[3]_inst_i_96_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.458 r  auto/rom_answers/io_led_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    32.458    auto/rom_answers/io_led_OBUF[3]_inst_i_74_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.572 r  auto/rom_answers/io_led_OBUF[6]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.572    auto/rom_answers/io_led_OBUF[6]_inst_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.686 r  auto/rom_answers/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.686    auto/rom_answers/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.843 r  auto/rom_answers/io_led_OBUF[6]_inst_i_19/CO[1]
                         net (fo=20, routed)          0.702    33.545    auto/rom_answers/io_led_OBUF[6]_inst_i_29_0[0]
    SLICE_X42Y14         LUT4 (Prop_lut4_I2_O)        0.329    33.874 r  auto/rom_answers/io_led_OBUF[3]_inst_i_122/O
                         net (fo=1, routed)           0.000    33.874    auto/rom_answers/io_led_OBUF[3]_inst_i_122_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.407 r  auto/rom_answers/io_led_OBUF[3]_inst_i_91/CO[3]
                         net (fo=1, routed)           0.000    34.407    auto/rom_answers/io_led_OBUF[3]_inst_i_91_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.524 r  auto/rom_answers/io_led_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.524    auto/rom_answers/io_led_OBUF[3]_inst_i_69_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.641 r  auto/rom_answers/io_led_OBUF[3]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.641    auto/rom_answers/io_led_OBUF[3]_inst_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.758 r  auto/rom_answers/io_led_OBUF[5]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.758    auto/rom_answers/io_led_OBUF[5]_inst_i_30_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.915 r  auto/rom_answers/io_led_OBUF[5]_inst_i_18/CO[1]
                         net (fo=20, routed)          0.731    35.646    auto/rom_answers/io_led_OBUF[5]_inst_i_32_0[0]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    36.434 r  auto/rom_answers/io_led_OBUF[3]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.434    auto/rom_answers/io_led_OBUF[3]_inst_i_86_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.548 r  auto/rom_answers/io_led_OBUF[3]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.548    auto/rom_answers/io_led_OBUF[3]_inst_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.662 r  auto/rom_answers/io_led_OBUF[3]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.662    auto/rom_answers/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  auto/rom_answers/io_led_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.776    auto/rom_answers/io_led_OBUF[3]_inst_i_26_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.933 r  auto/rom_answers/io_led_OBUF[4]_inst_i_18/CO[1]
                         net (fo=20, routed)          0.696    37.629    auto/rom_answers/io_led_OBUF[4]_inst_i_28_0[0]
    SLICE_X43Y17         LUT4 (Prop_lut4_I2_O)        0.329    37.958 r  auto/rom_answers/io_led_OBUF[3]_inst_i_114/O
                         net (fo=1, routed)           0.000    37.958    auto/rom_answers/io_led_OBUF[3]_inst_i_114_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.508 r  auto/rom_answers/io_led_OBUF[3]_inst_i_85/CO[3]
                         net (fo=1, routed)           0.000    38.508    auto/rom_answers/io_led_OBUF[3]_inst_i_85_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.622 r  auto/rom_answers/io_led_OBUF[3]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    38.622    auto/rom_answers/io_led_OBUF[3]_inst_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  auto/rom_answers/io_led_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.736    auto/rom_answers/io_led_OBUF[3]_inst_i_41_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  auto/rom_answers/io_led_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    auto/rom_answers/io_led_OBUF[3]_inst_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.007 r  auto/rom_answers/io_led_OBUF[3]_inst_i_15/CO[1]
                         net (fo=20, routed)          0.772    39.779    auto/rom_answers/io_led_OBUF[3]_inst_i_28_0[0]
    SLICE_X44Y17         LUT4 (Prop_lut4_I2_O)        0.329    40.108 r  auto/rom_answers/io_led_OBUF[2]_inst_i_70/O
                         net (fo=1, routed)           0.000    40.108    auto/rom_answers/io_led_OBUF[2]_inst_i_70_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  auto/rom_answers/io_led_OBUF[2]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    40.658    auto/rom_answers/io_led_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  auto/rom_answers/io_led_OBUF[2]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.772    auto/rom_answers/io_led_OBUF[2]_inst_i_49_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  auto/rom_answers/io_led_OBUF[2]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.886    auto/rom_answers/io_led_OBUF[2]_inst_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  auto/rom_answers/io_led_OBUF[2]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.000    auto/rom_answers/io_led_OBUF[2]_inst_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.157 r  auto/rom_answers/io_led_OBUF[2]_inst_i_18/CO[1]
                         net (fo=20, routed)          0.764    41.921    auto/rom_answers/io_led_OBUF[2]_inst_i_32_0[0]
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.329    42.250 r  auto/rom_answers/io_led_OBUF[1]_inst_i_68/O
                         net (fo=1, routed)           0.000    42.250    auto/rom_answers/io_led_OBUF[1]_inst_i_68_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.800 r  auto/rom_answers/io_led_OBUF[1]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    42.800    auto/rom_answers/io_led_OBUF[1]_inst_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.914 r  auto/rom_answers/io_led_OBUF[1]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.914    auto/rom_answers/io_led_OBUF[1]_inst_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.028 r  auto/rom_answers/io_led_OBUF[1]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.028    auto/rom_answers/io_led_OBUF[1]_inst_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.142 r  auto/rom_answers/io_led_OBUF[1]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.142    auto/rom_answers/io_led_OBUF[1]_inst_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.299 r  auto/rom_answers/io_led_OBUF[1]_inst_i_22/CO[1]
                         net (fo=20, routed)          0.817    44.116    auto/rom_answers/io_led_OBUF[1]_inst_i_30_0[0]
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.329    44.445 r  auto/rom_answers/io_led_OBUF[0]_inst_i_72/O
                         net (fo=1, routed)           0.000    44.445    auto/rom_answers/io_led_OBUF[0]_inst_i_72_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.978 r  auto/rom_answers/io_led_OBUF[0]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.978    auto/rom_answers/io_led_OBUF[0]_inst_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.095 r  auto/rom_answers/io_led_OBUF[0]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.095    auto/rom_answers/io_led_OBUF[0]_inst_i_50_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.212 r  auto/rom_answers/io_led_OBUF[0]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.212    auto/rom_answers/io_led_OBUF[0]_inst_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.329 r  auto/rom_answers/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.329    auto/rom_answers/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.583 r  auto/rom_answers/io_led_OBUF[0]_inst_i_18/CO[0]
                         net (fo=3, routed)           0.670    46.253    auto/rom_answers/io_led_OBUF[0]_inst_i_18_n_3
    SLICE_X47Y12         LUT4 (Prop_lut4_I1_O)        0.367    46.620 r  auto/rom_answers/M_test_states_q[0]_i_13_comp_1/O
                         net (fo=1, routed)           0.000    46.620    auto/rom_answers/M_test_states_q[0]_i_13_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.152 r  auto/rom_answers/M_test_states_q_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.152    auto/rom_answers/M_test_states_q_reg[0]_i_7_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.309 r  auto/rom_answers/M_test_states_q_reg[0]_i_6/CO[1]
                         net (fo=25, routed)          0.452    47.761    auto/rom_answers/M_test_states_q[0]_i_9_0[0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I4_O)        0.329    48.090 r  auto/rom_answers/M_test_states_q[1]_i_3_comp/O
                         net (fo=1, routed)           0.887    48.977    auto/rom_answers/M_test_states_q[1]_i_3_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I2_O)        0.124    49.101 r  auto/rom_answers/M_test_states_q[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    49.101    auto/rom_answers_n_119
    SLICE_X50Y7          FDRE                                         r  auto/M_test_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.451    14.856    auto/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  auto/M_test_states_q_reg[1]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.079    15.159    auto/M_test_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -49.101    
  -------------------------------------------------------------------
                         slack                                -33.942    

Slack (VIOLATED) :        -33.862ns  (required time - arrival time)
  Source:                 auto/M_test_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_test_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.856ns  (logic 25.212ns (57.488%)  route 18.644ns (42.512%))
  Logic Levels:           103  (CARRY4=84 LUT3=1 LUT4=11 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.568     5.152    auto/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  auto/M_test_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  auto/M_test_states_q_reg[0]/Q
                         net (fo=33, routed)          0.623     6.231    auto/rom_answers/M_test_states_q[0]
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.124     6.355 r  auto/rom_answers/out0_i_54/O
                         net (fo=26, routed)          0.545     6.901    auto/rom_answers/M_test_states_q_reg[1]_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.124     7.025 r  auto/rom_answers/answers3__2_i_3/O
                         net (fo=1, routed)           0.620     7.645    auto/rom_answers/answers3__2_i_3_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.152 r  auto/rom_answers/answers3__2/CO[3]
                         net (fo=1, routed)           0.000     8.152    auto/rom_answers/answers3__2_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  auto/rom_answers/answers3__3/O[1]
                         net (fo=170, routed)         1.138     9.624    auto/rom_answers/answers3[11]
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.303     9.927 r  auto/rom_answers/out0_i_115/O
                         net (fo=2, routed)           1.047    10.974    auto/rom_answers/out0_i_115_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.098 r  auto/rom_answers/out0_i_135/O
                         net (fo=4, routed)           0.443    11.541    auto/rom_answers/out0_i_135_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.124    11.665 r  auto/rom_answers/out0_i_58/O
                         net (fo=22, routed)          0.672    12.336    auto/rom_answers/out0_i_58_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    12.460 r  auto/rom_answers/io_led_OBUF[15]_inst_i_119/O
                         net (fo=1, routed)           0.423    12.883    auto/rom_answers/alu16/p_0_in[0]
    SLICE_X46Y0          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.433 r  auto/rom_answers/io_led_OBUF[15]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.433    auto/rom_answers/io_led_OBUF[15]_inst_i_99_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.550 r  auto/rom_answers/io_led_OBUF[15]_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.550    auto/rom_answers/io_led_OBUF[15]_inst_i_81_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  auto/rom_answers/io_led_OBUF[15]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.667    auto/rom_answers/io_led_OBUF[15]_inst_i_63_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  auto/rom_answers/io_led_OBUF[15]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.784    auto/rom_answers/io_led_OBUF[15]_inst_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.038 r  auto/rom_answers/io_led_OBUF[15]_inst_i_31/CO[0]
                         net (fo=20, routed)          0.736    14.774    auto/rom_answers/CO[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.597 r  auto/rom_answers/io_led_OBUF[13]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    15.597    auto/rom_answers/io_led_OBUF[13]_inst_i_73_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.711 r  auto/rom_answers/io_led_OBUF[13]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.711    auto/rom_answers/io_led_OBUF[13]_inst_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.825 r  auto/rom_answers/io_led_OBUF[13]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.825    auto/rom_answers/io_led_OBUF[13]_inst_i_43_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.939 r  auto/rom_answers/io_led_OBUF[13]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.939    auto/rom_answers/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.096 r  auto/rom_answers/io_led_OBUF[14]_inst_i_25/CO[1]
                         net (fo=20, routed)          0.742    16.838    auto/rom_answers/io_led_OBUF[14]_inst_i_32_0[0]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.623 r  auto/rom_answers/io_led_OBUF[13]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.623    auto/rom_answers/io_led_OBUF[13]_inst_i_72_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  auto/rom_answers/io_led_OBUF[13]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.737    auto/rom_answers/io_led_OBUF[13]_inst_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  auto/rom_answers/io_led_OBUF[13]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.851    auto/rom_answers/io_led_OBUF[13]_inst_i_42_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.965 r  auto/rom_answers/io_led_OBUF[13]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.965    auto/rom_answers/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.122 r  auto/rom_answers/io_led_OBUF[13]_inst_i_25/CO[1]
                         net (fo=20, routed)          0.840    18.962    auto/rom_answers/io_led_OBUF[13]_inst_i_36_0[0]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.762 r  auto/rom_answers/io_led_OBUF[12]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.762    auto/rom_answers/io_led_OBUF[12]_inst_i_60_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  auto/rom_answers/io_led_OBUF[12]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.879    auto/rom_answers/io_led_OBUF[12]_inst_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  auto/rom_answers/io_led_OBUF[12]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.996    auto/rom_answers/io_led_OBUF[12]_inst_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  auto/rom_answers/io_led_OBUF[12]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.113    auto/rom_answers/io_led_OBUF[12]_inst_i_32_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.270 r  auto/rom_answers/io_led_OBUF[12]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.815    21.084    auto/rom_answers/io_led_OBUF[12]_inst_i_34_0[0]
    SLICE_X45Y4          LUT4 (Prop_lut4_I2_O)        0.332    21.416 r  auto/rom_answers/io_led_OBUF[11]_inst_i_70/O
                         net (fo=1, routed)           0.000    21.416    auto/rom_answers/io_led_OBUF[11]_inst_i_70_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.966 r  auto/rom_answers/io_led_OBUF[11]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.966    auto/rom_answers/io_led_OBUF[11]_inst_i_59_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.080 r  auto/rom_answers/io_led_OBUF[11]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.080    auto/rom_answers/io_led_OBUF[11]_inst_i_49_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.194 r  auto/rom_answers/io_led_OBUF[11]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.194    auto/rom_answers/io_led_OBUF[11]_inst_i_39_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.308 r  auto/rom_answers/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.308    auto/rom_answers/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.465 r  auto/rom_answers/io_led_OBUF[11]_inst_i_22/CO[1]
                         net (fo=20, routed)          0.707    23.173    auto/rom_answers/io_led_OBUF[11]_inst_i_32_0[0]
    SLICE_X44Y5          LUT4 (Prop_lut4_I2_O)        0.329    23.502 r  auto/rom_answers/io_led_OBUF[10]_inst_i_54/O
                         net (fo=1, routed)           0.000    23.502    auto/rom_answers/io_led_OBUF[10]_inst_i_54_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.052 r  auto/rom_answers/io_led_OBUF[10]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.052    auto/rom_answers/io_led_OBUF[10]_inst_i_47_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.166 r  auto/rom_answers/io_led_OBUF[10]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.166    auto/rom_answers/io_led_OBUF[10]_inst_i_42_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.280 r  auto/rom_answers/io_led_OBUF[10]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.280    auto/rom_answers/io_led_OBUF[10]_inst_i_37_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.394 r  auto/rom_answers/io_led_OBUF[10]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.394    auto/rom_answers/io_led_OBUF[10]_inst_i_30_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.551 r  auto/rom_answers/io_led_OBUF[10]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.847    25.397    auto/rom_answers/io_led_OBUF[10]_inst_i_32_0[0]
    SLICE_X43Y7          LUT4 (Prop_lut4_I2_O)        0.329    25.726 r  auto/rom_answers/io_led_OBUF[9]_inst_i_86/O
                         net (fo=1, routed)           0.000    25.726    auto/rom_answers/io_led_OBUF[9]_inst_i_86_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.276 r  auto/rom_answers/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.276    auto/rom_answers/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.390 r  auto/rom_answers/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.390    auto/rom_answers/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.504 r  auto/rom_answers/io_led_OBUF[9]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.504    auto/rom_answers/io_led_OBUF[9]_inst_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.618 r  auto/rom_answers/io_led_OBUF[9]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.618    auto/rom_answers/io_led_OBUF[9]_inst_i_27_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.775 r  auto/rom_answers/io_led_OBUF[9]_inst_i_16/CO[1]
                         net (fo=20, routed)          0.615    27.390    auto/rom_answers/io_led_OBUF[9]_inst_i_29_0[0]
    SLICE_X42Y9          LUT4 (Prop_lut4_I2_O)        0.329    27.719 r  auto/rom_answers/io_led_OBUF[8]_inst_i_71/O
                         net (fo=1, routed)           0.000    27.719    auto/rom_answers/io_led_OBUF[8]_inst_i_71_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.252 r  auto/rom_answers/io_led_OBUF[8]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.252    auto/rom_answers/io_led_OBUF[8]_inst_i_60_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.369 r  auto/rom_answers/io_led_OBUF[8]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.369    auto/rom_answers/io_led_OBUF[8]_inst_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.486 r  auto/rom_answers/io_led_OBUF[8]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.486    auto/rom_answers/io_led_OBUF[8]_inst_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  auto/rom_answers/io_led_OBUF[8]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.603    auto/rom_answers/io_led_OBUF[8]_inst_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  auto/rom_answers/io_led_OBUF[8]_inst_i_22/CO[1]
                         net (fo=20, routed)          0.707    29.468    auto/rom_answers/io_led_OBUF[8]_inst_i_34_0[0]
    SLICE_X41Y10         LUT4 (Prop_lut4_I2_O)        0.332    29.800 r  auto/rom_answers/io_led_OBUF[3]_inst_i_129/O
                         net (fo=1, routed)           0.000    29.800    auto/rom_answers/io_led_OBUF[3]_inst_i_129_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.350 r  auto/rom_answers/io_led_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000    30.350    auto/rom_answers/io_led_OBUF[3]_inst_i_101_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.464 r  auto/rom_answers/io_led_OBUF[7]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    30.464    auto/rom_answers/io_led_OBUF[7]_inst_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.578 r  auto/rom_answers/io_led_OBUF[7]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.578    auto/rom_answers/io_led_OBUF[7]_inst_i_44_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.692 r  auto/rom_answers/io_led_OBUF[7]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.692    auto/rom_answers/io_led_OBUF[7]_inst_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.849 r  auto/rom_answers/io_led_OBUF[7]_inst_i_21/CO[1]
                         net (fo=20, routed)          0.710    31.559    auto/rom_answers/io_led_OBUF[7]_inst_i_35_0[0]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.344 r  auto/rom_answers/io_led_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    32.344    auto/rom_answers/io_led_OBUF[3]_inst_i_96_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.458 r  auto/rom_answers/io_led_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    32.458    auto/rom_answers/io_led_OBUF[3]_inst_i_74_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.572 r  auto/rom_answers/io_led_OBUF[6]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.572    auto/rom_answers/io_led_OBUF[6]_inst_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.686 r  auto/rom_answers/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.686    auto/rom_answers/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.843 r  auto/rom_answers/io_led_OBUF[6]_inst_i_19/CO[1]
                         net (fo=20, routed)          0.702    33.545    auto/rom_answers/io_led_OBUF[6]_inst_i_29_0[0]
    SLICE_X42Y14         LUT4 (Prop_lut4_I2_O)        0.329    33.874 r  auto/rom_answers/io_led_OBUF[3]_inst_i_122/O
                         net (fo=1, routed)           0.000    33.874    auto/rom_answers/io_led_OBUF[3]_inst_i_122_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.407 r  auto/rom_answers/io_led_OBUF[3]_inst_i_91/CO[3]
                         net (fo=1, routed)           0.000    34.407    auto/rom_answers/io_led_OBUF[3]_inst_i_91_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.524 r  auto/rom_answers/io_led_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.524    auto/rom_answers/io_led_OBUF[3]_inst_i_69_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.641 r  auto/rom_answers/io_led_OBUF[3]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.641    auto/rom_answers/io_led_OBUF[3]_inst_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.758 r  auto/rom_answers/io_led_OBUF[5]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.758    auto/rom_answers/io_led_OBUF[5]_inst_i_30_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.915 r  auto/rom_answers/io_led_OBUF[5]_inst_i_18/CO[1]
                         net (fo=20, routed)          0.731    35.646    auto/rom_answers/io_led_OBUF[5]_inst_i_32_0[0]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    36.434 r  auto/rom_answers/io_led_OBUF[3]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.434    auto/rom_answers/io_led_OBUF[3]_inst_i_86_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.548 r  auto/rom_answers/io_led_OBUF[3]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.548    auto/rom_answers/io_led_OBUF[3]_inst_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.662 r  auto/rom_answers/io_led_OBUF[3]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.662    auto/rom_answers/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  auto/rom_answers/io_led_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.776    auto/rom_answers/io_led_OBUF[3]_inst_i_26_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.933 r  auto/rom_answers/io_led_OBUF[4]_inst_i_18/CO[1]
                         net (fo=20, routed)          0.696    37.629    auto/rom_answers/io_led_OBUF[4]_inst_i_28_0[0]
    SLICE_X43Y17         LUT4 (Prop_lut4_I2_O)        0.329    37.958 r  auto/rom_answers/io_led_OBUF[3]_inst_i_114/O
                         net (fo=1, routed)           0.000    37.958    auto/rom_answers/io_led_OBUF[3]_inst_i_114_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.508 r  auto/rom_answers/io_led_OBUF[3]_inst_i_85/CO[3]
                         net (fo=1, routed)           0.000    38.508    auto/rom_answers/io_led_OBUF[3]_inst_i_85_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.622 r  auto/rom_answers/io_led_OBUF[3]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    38.622    auto/rom_answers/io_led_OBUF[3]_inst_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  auto/rom_answers/io_led_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.736    auto/rom_answers/io_led_OBUF[3]_inst_i_41_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  auto/rom_answers/io_led_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    auto/rom_answers/io_led_OBUF[3]_inst_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.007 r  auto/rom_answers/io_led_OBUF[3]_inst_i_15/CO[1]
                         net (fo=20, routed)          0.772    39.779    auto/rom_answers/io_led_OBUF[3]_inst_i_28_0[0]
    SLICE_X44Y17         LUT4 (Prop_lut4_I2_O)        0.329    40.108 r  auto/rom_answers/io_led_OBUF[2]_inst_i_70/O
                         net (fo=1, routed)           0.000    40.108    auto/rom_answers/io_led_OBUF[2]_inst_i_70_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  auto/rom_answers/io_led_OBUF[2]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    40.658    auto/rom_answers/io_led_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  auto/rom_answers/io_led_OBUF[2]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.772    auto/rom_answers/io_led_OBUF[2]_inst_i_49_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  auto/rom_answers/io_led_OBUF[2]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.886    auto/rom_answers/io_led_OBUF[2]_inst_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  auto/rom_answers/io_led_OBUF[2]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.000    auto/rom_answers/io_led_OBUF[2]_inst_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.157 r  auto/rom_answers/io_led_OBUF[2]_inst_i_18/CO[1]
                         net (fo=20, routed)          0.764    41.921    auto/rom_answers/io_led_OBUF[2]_inst_i_32_0[0]
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.329    42.250 r  auto/rom_answers/io_led_OBUF[1]_inst_i_68/O
                         net (fo=1, routed)           0.000    42.250    auto/rom_answers/io_led_OBUF[1]_inst_i_68_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.800 r  auto/rom_answers/io_led_OBUF[1]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    42.800    auto/rom_answers/io_led_OBUF[1]_inst_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.914 r  auto/rom_answers/io_led_OBUF[1]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.914    auto/rom_answers/io_led_OBUF[1]_inst_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.028 r  auto/rom_answers/io_led_OBUF[1]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.028    auto/rom_answers/io_led_OBUF[1]_inst_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.142 r  auto/rom_answers/io_led_OBUF[1]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.142    auto/rom_answers/io_led_OBUF[1]_inst_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.299 r  auto/rom_answers/io_led_OBUF[1]_inst_i_22/CO[1]
                         net (fo=20, routed)          0.817    44.116    auto/rom_answers/io_led_OBUF[1]_inst_i_30_0[0]
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.329    44.445 r  auto/rom_answers/io_led_OBUF[0]_inst_i_72/O
                         net (fo=1, routed)           0.000    44.445    auto/rom_answers/io_led_OBUF[0]_inst_i_72_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.978 r  auto/rom_answers/io_led_OBUF[0]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.978    auto/rom_answers/io_led_OBUF[0]_inst_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.095 r  auto/rom_answers/io_led_OBUF[0]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.095    auto/rom_answers/io_led_OBUF[0]_inst_i_50_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.212 r  auto/rom_answers/io_led_OBUF[0]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.212    auto/rom_answers/io_led_OBUF[0]_inst_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.329 r  auto/rom_answers/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.329    auto/rom_answers/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.583 r  auto/rom_answers/io_led_OBUF[0]_inst_i_18/CO[0]
                         net (fo=3, routed)           0.681    46.264    auto/rom_answers/io_led_OBUF[0]_inst_i_18_n_3
    SLICE_X46Y12         LUT4 (Prop_lut4_I1_O)        0.367    46.631 r  auto/rom_answers/M_test_states_q[2]_i_15_comp_1/O
                         net (fo=1, routed)           0.000    46.631    auto/rom_answers/M_test_states_q[2]_i_15_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    47.144 r  auto/rom_answers/M_test_states_q_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.144    auto/rom_answers/M_test_states_q_reg[2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.301 r  auto/rom_answers/M_test_states_q_reg[2]_i_6/CO[1]
                         net (fo=33, routed)          0.706    48.007    auto/rom_answers/M_test_states_q[2]_i_11_0[0]
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.332    48.339 r  auto/rom_answers/M_test_states_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.545    48.884    auto/rom_answers/M_test_states_q[0]_i_3_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    49.008 r  auto/rom_answers/M_test_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000    49.008    auto/rom_answers_n_118
    SLICE_X49Y10         FDRE                                         r  auto/M_test_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.449    14.854    auto/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  auto/M_test_states_q_reg[0]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.029    15.146    auto/M_test_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -49.008    
  -------------------------------------------------------------------
                         slack                                -33.862    

Slack (VIOLATED) :        -33.741ns  (required time - arrival time)
  Source:                 auto/M_test_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/M_test_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.750ns  (logic 25.212ns (57.628%)  route 18.538ns (42.372%))
  Logic Levels:           103  (CARRY4=84 LUT3=2 LUT4=11 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.568     5.152    auto/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  auto/M_test_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  auto/M_test_states_q_reg[0]/Q
                         net (fo=33, routed)          0.623     6.231    auto/rom_answers/M_test_states_q[0]
    SLICE_X51Y7          LUT3 (Prop_lut3_I1_O)        0.124     6.355 r  auto/rom_answers/out0_i_54/O
                         net (fo=26, routed)          0.545     6.901    auto/rom_answers/M_test_states_q_reg[1]_0
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.124     7.025 r  auto/rom_answers/answers3__2_i_3/O
                         net (fo=1, routed)           0.620     7.645    auto/rom_answers/answers3__2_i_3_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.152 r  auto/rom_answers/answers3__2/CO[3]
                         net (fo=1, routed)           0.000     8.152    auto/rom_answers/answers3__2_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.486 r  auto/rom_answers/answers3__3/O[1]
                         net (fo=170, routed)         1.138     9.624    auto/rom_answers/answers3[11]
    SLICE_X51Y2          LUT6 (Prop_lut6_I3_O)        0.303     9.927 r  auto/rom_answers/out0_i_115/O
                         net (fo=2, routed)           1.047    10.974    auto/rom_answers/out0_i_115_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I0_O)        0.124    11.098 r  auto/rom_answers/out0_i_135/O
                         net (fo=4, routed)           0.443    11.541    auto/rom_answers/out0_i_135_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.124    11.665 r  auto/rom_answers/out0_i_58/O
                         net (fo=22, routed)          0.672    12.336    auto/rom_answers/out0_i_58_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I5_O)        0.124    12.460 r  auto/rom_answers/io_led_OBUF[15]_inst_i_119/O
                         net (fo=1, routed)           0.423    12.883    auto/rom_answers/alu16/p_0_in[0]
    SLICE_X46Y0          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.433 r  auto/rom_answers/io_led_OBUF[15]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000    13.433    auto/rom_answers/io_led_OBUF[15]_inst_i_99_n_0
    SLICE_X46Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.550 r  auto/rom_answers/io_led_OBUF[15]_inst_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.550    auto/rom_answers/io_led_OBUF[15]_inst_i_81_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.667 r  auto/rom_answers/io_led_OBUF[15]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    13.667    auto/rom_answers/io_led_OBUF[15]_inst_i_63_n_0
    SLICE_X46Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.784 r  auto/rom_answers/io_led_OBUF[15]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.784    auto/rom_answers/io_led_OBUF[15]_inst_i_48_n_0
    SLICE_X46Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.038 r  auto/rom_answers/io_led_OBUF[15]_inst_i_31/CO[0]
                         net (fo=20, routed)          0.736    14.774    auto/rom_answers/CO[0]
    SLICE_X47Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    15.597 r  auto/rom_answers/io_led_OBUF[13]_inst_i_73/CO[3]
                         net (fo=1, routed)           0.000    15.597    auto/rom_answers/io_led_OBUF[13]_inst_i_73_n_0
    SLICE_X47Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.711 r  auto/rom_answers/io_led_OBUF[13]_inst_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.711    auto/rom_answers/io_led_OBUF[13]_inst_i_58_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.825 r  auto/rom_answers/io_led_OBUF[13]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    15.825    auto/rom_answers/io_led_OBUF[13]_inst_i_43_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.939 r  auto/rom_answers/io_led_OBUF[13]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.939    auto/rom_answers/io_led_OBUF[13]_inst_i_34_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.096 r  auto/rom_answers/io_led_OBUF[14]_inst_i_25/CO[1]
                         net (fo=20, routed)          0.742    16.838    auto/rom_answers/io_led_OBUF[14]_inst_i_32_0[0]
    SLICE_X47Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.623 r  auto/rom_answers/io_led_OBUF[13]_inst_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.623    auto/rom_answers/io_led_OBUF[13]_inst_i_72_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.737 r  auto/rom_answers/io_led_OBUF[13]_inst_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.737    auto/rom_answers/io_led_OBUF[13]_inst_i_57_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.851 r  auto/rom_answers/io_led_OBUF[13]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.851    auto/rom_answers/io_led_OBUF[13]_inst_i_42_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.965 r  auto/rom_answers/io_led_OBUF[13]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.965    auto/rom_answers/io_led_OBUF[13]_inst_i_33_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.122 r  auto/rom_answers/io_led_OBUF[13]_inst_i_25/CO[1]
                         net (fo=20, routed)          0.840    18.962    auto/rom_answers/io_led_OBUF[13]_inst_i_36_0[0]
    SLICE_X46Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.762 r  auto/rom_answers/io_led_OBUF[12]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.762    auto/rom_answers/io_led_OBUF[12]_inst_i_60_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.879 r  auto/rom_answers/io_led_OBUF[12]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.879    auto/rom_answers/io_led_OBUF[12]_inst_i_50_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.996 r  auto/rom_answers/io_led_OBUF[12]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.996    auto/rom_answers/io_led_OBUF[12]_inst_i_40_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.113 r  auto/rom_answers/io_led_OBUF[12]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.113    auto/rom_answers/io_led_OBUF[12]_inst_i_32_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.270 r  auto/rom_answers/io_led_OBUF[12]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.815    21.084    auto/rom_answers/io_led_OBUF[12]_inst_i_34_0[0]
    SLICE_X45Y4          LUT4 (Prop_lut4_I2_O)        0.332    21.416 r  auto/rom_answers/io_led_OBUF[11]_inst_i_70/O
                         net (fo=1, routed)           0.000    21.416    auto/rom_answers/io_led_OBUF[11]_inst_i_70_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.966 r  auto/rom_answers/io_led_OBUF[11]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.966    auto/rom_answers/io_led_OBUF[11]_inst_i_59_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.080 r  auto/rom_answers/io_led_OBUF[11]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    22.080    auto/rom_answers/io_led_OBUF[11]_inst_i_49_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.194 r  auto/rom_answers/io_led_OBUF[11]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.194    auto/rom_answers/io_led_OBUF[11]_inst_i_39_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.308 r  auto/rom_answers/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.308    auto/rom_answers/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.465 r  auto/rom_answers/io_led_OBUF[11]_inst_i_22/CO[1]
                         net (fo=20, routed)          0.707    23.173    auto/rom_answers/io_led_OBUF[11]_inst_i_32_0[0]
    SLICE_X44Y5          LUT4 (Prop_lut4_I2_O)        0.329    23.502 r  auto/rom_answers/io_led_OBUF[10]_inst_i_54/O
                         net (fo=1, routed)           0.000    23.502    auto/rom_answers/io_led_OBUF[10]_inst_i_54_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.052 r  auto/rom_answers/io_led_OBUF[10]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.052    auto/rom_answers/io_led_OBUF[10]_inst_i_47_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.166 r  auto/rom_answers/io_led_OBUF[10]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.166    auto/rom_answers/io_led_OBUF[10]_inst_i_42_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.280 r  auto/rom_answers/io_led_OBUF[10]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.280    auto/rom_answers/io_led_OBUF[10]_inst_i_37_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.394 r  auto/rom_answers/io_led_OBUF[10]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.394    auto/rom_answers/io_led_OBUF[10]_inst_i_30_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.551 r  auto/rom_answers/io_led_OBUF[10]_inst_i_23/CO[1]
                         net (fo=20, routed)          0.847    25.397    auto/rom_answers/io_led_OBUF[10]_inst_i_32_0[0]
    SLICE_X43Y7          LUT4 (Prop_lut4_I2_O)        0.329    25.726 r  auto/rom_answers/io_led_OBUF[9]_inst_i_86/O
                         net (fo=1, routed)           0.000    25.726    auto/rom_answers/io_led_OBUF[9]_inst_i_86_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.276 r  auto/rom_answers/io_led_OBUF[9]_inst_i_70/CO[3]
                         net (fo=1, routed)           0.000    26.276    auto/rom_answers/io_led_OBUF[9]_inst_i_70_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.390 r  auto/rom_answers/io_led_OBUF[9]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.390    auto/rom_answers/io_led_OBUF[9]_inst_i_55_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.504 r  auto/rom_answers/io_led_OBUF[9]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    26.504    auto/rom_answers/io_led_OBUF[9]_inst_i_40_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.618 r  auto/rom_answers/io_led_OBUF[9]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.618    auto/rom_answers/io_led_OBUF[9]_inst_i_27_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.775 r  auto/rom_answers/io_led_OBUF[9]_inst_i_16/CO[1]
                         net (fo=20, routed)          0.615    27.390    auto/rom_answers/io_led_OBUF[9]_inst_i_29_0[0]
    SLICE_X42Y9          LUT4 (Prop_lut4_I2_O)        0.329    27.719 r  auto/rom_answers/io_led_OBUF[8]_inst_i_71/O
                         net (fo=1, routed)           0.000    27.719    auto/rom_answers/io_led_OBUF[8]_inst_i_71_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.252 r  auto/rom_answers/io_led_OBUF[8]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.252    auto/rom_answers/io_led_OBUF[8]_inst_i_60_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.369 r  auto/rom_answers/io_led_OBUF[8]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    28.369    auto/rom_answers/io_led_OBUF[8]_inst_i_50_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.486 r  auto/rom_answers/io_led_OBUF[8]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.486    auto/rom_answers/io_led_OBUF[8]_inst_i_40_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.603 r  auto/rom_answers/io_led_OBUF[8]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.603    auto/rom_answers/io_led_OBUF[8]_inst_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.760 r  auto/rom_answers/io_led_OBUF[8]_inst_i_22/CO[1]
                         net (fo=20, routed)          0.707    29.468    auto/rom_answers/io_led_OBUF[8]_inst_i_34_0[0]
    SLICE_X41Y10         LUT4 (Prop_lut4_I2_O)        0.332    29.800 r  auto/rom_answers/io_led_OBUF[3]_inst_i_129/O
                         net (fo=1, routed)           0.000    29.800    auto/rom_answers/io_led_OBUF[3]_inst_i_129_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.350 r  auto/rom_answers/io_led_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000    30.350    auto/rom_answers/io_led_OBUF[3]_inst_i_101_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.464 r  auto/rom_answers/io_led_OBUF[7]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000    30.464    auto/rom_answers/io_led_OBUF[7]_inst_i_54_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.578 r  auto/rom_answers/io_led_OBUF[7]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    30.578    auto/rom_answers/io_led_OBUF[7]_inst_i_44_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.692 r  auto/rom_answers/io_led_OBUF[7]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.692    auto/rom_answers/io_led_OBUF[7]_inst_i_33_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.849 r  auto/rom_answers/io_led_OBUF[7]_inst_i_21/CO[1]
                         net (fo=20, routed)          0.710    31.559    auto/rom_answers/io_led_OBUF[7]_inst_i_35_0[0]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.344 r  auto/rom_answers/io_led_OBUF[3]_inst_i_96/CO[3]
                         net (fo=1, routed)           0.000    32.344    auto/rom_answers/io_led_OBUF[3]_inst_i_96_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.458 r  auto/rom_answers/io_led_OBUF[3]_inst_i_74/CO[3]
                         net (fo=1, routed)           0.000    32.458    auto/rom_answers/io_led_OBUF[3]_inst_i_74_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.572 r  auto/rom_answers/io_led_OBUF[6]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.572    auto/rom_answers/io_led_OBUF[6]_inst_i_35_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.686 r  auto/rom_answers/io_led_OBUF[6]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    32.686    auto/rom_answers/io_led_OBUF[6]_inst_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.843 r  auto/rom_answers/io_led_OBUF[6]_inst_i_19/CO[1]
                         net (fo=20, routed)          0.702    33.545    auto/rom_answers/io_led_OBUF[6]_inst_i_29_0[0]
    SLICE_X42Y14         LUT4 (Prop_lut4_I2_O)        0.329    33.874 r  auto/rom_answers/io_led_OBUF[3]_inst_i_122/O
                         net (fo=1, routed)           0.000    33.874    auto/rom_answers/io_led_OBUF[3]_inst_i_122_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.407 r  auto/rom_answers/io_led_OBUF[3]_inst_i_91/CO[3]
                         net (fo=1, routed)           0.000    34.407    auto/rom_answers/io_led_OBUF[3]_inst_i_91_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.524 r  auto/rom_answers/io_led_OBUF[3]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.524    auto/rom_answers/io_led_OBUF[3]_inst_i_69_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.641 r  auto/rom_answers/io_led_OBUF[3]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    34.641    auto/rom_answers/io_led_OBUF[3]_inst_i_47_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.758 r  auto/rom_answers/io_led_OBUF[5]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.758    auto/rom_answers/io_led_OBUF[5]_inst_i_30_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.915 r  auto/rom_answers/io_led_OBUF[5]_inst_i_18/CO[1]
                         net (fo=20, routed)          0.731    35.646    auto/rom_answers/io_led_OBUF[5]_inst_i_32_0[0]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    36.434 r  auto/rom_answers/io_led_OBUF[3]_inst_i_86/CO[3]
                         net (fo=1, routed)           0.000    36.434    auto/rom_answers/io_led_OBUF[3]_inst_i_86_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.548 r  auto/rom_answers/io_led_OBUF[3]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.548    auto/rom_answers/io_led_OBUF[3]_inst_i_64_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.662 r  auto/rom_answers/io_led_OBUF[3]_inst_i_42/CO[3]
                         net (fo=1, routed)           0.000    36.662    auto/rom_answers/io_led_OBUF[3]_inst_i_42_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.776 r  auto/rom_answers/io_led_OBUF[3]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.776    auto/rom_answers/io_led_OBUF[3]_inst_i_26_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.933 r  auto/rom_answers/io_led_OBUF[4]_inst_i_18/CO[1]
                         net (fo=20, routed)          0.696    37.629    auto/rom_answers/io_led_OBUF[4]_inst_i_28_0[0]
    SLICE_X43Y17         LUT4 (Prop_lut4_I2_O)        0.329    37.958 r  auto/rom_answers/io_led_OBUF[3]_inst_i_114/O
                         net (fo=1, routed)           0.000    37.958    auto/rom_answers/io_led_OBUF[3]_inst_i_114_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.508 r  auto/rom_answers/io_led_OBUF[3]_inst_i_85/CO[3]
                         net (fo=1, routed)           0.000    38.508    auto/rom_answers/io_led_OBUF[3]_inst_i_85_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.622 r  auto/rom_answers/io_led_OBUF[3]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    38.622    auto/rom_answers/io_led_OBUF[3]_inst_i_63_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.736 r  auto/rom_answers/io_led_OBUF[3]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.736    auto/rom_answers/io_led_OBUF[3]_inst_i_41_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.850 r  auto/rom_answers/io_led_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    38.850    auto/rom_answers/io_led_OBUF[3]_inst_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.007 r  auto/rom_answers/io_led_OBUF[3]_inst_i_15/CO[1]
                         net (fo=20, routed)          0.772    39.779    auto/rom_answers/io_led_OBUF[3]_inst_i_28_0[0]
    SLICE_X44Y17         LUT4 (Prop_lut4_I2_O)        0.329    40.108 r  auto/rom_answers/io_led_OBUF[2]_inst_i_70/O
                         net (fo=1, routed)           0.000    40.108    auto/rom_answers/io_led_OBUF[2]_inst_i_70_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.658 r  auto/rom_answers/io_led_OBUF[2]_inst_i_59/CO[3]
                         net (fo=1, routed)           0.000    40.658    auto/rom_answers/io_led_OBUF[2]_inst_i_59_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.772 r  auto/rom_answers/io_led_OBUF[2]_inst_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.772    auto/rom_answers/io_led_OBUF[2]_inst_i_49_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.886 r  auto/rom_answers/io_led_OBUF[2]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.886    auto/rom_answers/io_led_OBUF[2]_inst_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.000 r  auto/rom_answers/io_led_OBUF[2]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.000    auto/rom_answers/io_led_OBUF[2]_inst_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.157 r  auto/rom_answers/io_led_OBUF[2]_inst_i_18/CO[1]
                         net (fo=20, routed)          0.764    41.921    auto/rom_answers/io_led_OBUF[2]_inst_i_32_0[0]
    SLICE_X45Y17         LUT4 (Prop_lut4_I2_O)        0.329    42.250 r  auto/rom_answers/io_led_OBUF[1]_inst_i_68/O
                         net (fo=1, routed)           0.000    42.250    auto/rom_answers/io_led_OBUF[1]_inst_i_68_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.800 r  auto/rom_answers/io_led_OBUF[1]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    42.800    auto/rom_answers/io_led_OBUF[1]_inst_i_56_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.914 r  auto/rom_answers/io_led_OBUF[1]_inst_i_46/CO[3]
                         net (fo=1, routed)           0.000    42.914    auto/rom_answers/io_led_OBUF[1]_inst_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.028 r  auto/rom_answers/io_led_OBUF[1]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.028    auto/rom_answers/io_led_OBUF[1]_inst_i_36_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.142 r  auto/rom_answers/io_led_OBUF[1]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.142    auto/rom_answers/io_led_OBUF[1]_inst_i_28_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.299 r  auto/rom_answers/io_led_OBUF[1]_inst_i_22/CO[1]
                         net (fo=20, routed)          0.817    44.116    auto/rom_answers/io_led_OBUF[1]_inst_i_30_0[0]
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.329    44.445 r  auto/rom_answers/io_led_OBUF[0]_inst_i_72/O
                         net (fo=1, routed)           0.000    44.445    auto/rom_answers/io_led_OBUF[0]_inst_i_72_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.978 r  auto/rom_answers/io_led_OBUF[0]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.978    auto/rom_answers/io_led_OBUF[0]_inst_i_60_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.095 r  auto/rom_answers/io_led_OBUF[0]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.095    auto/rom_answers/io_led_OBUF[0]_inst_i_50_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.212 r  auto/rom_answers/io_led_OBUF[0]_inst_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.212    auto/rom_answers/io_led_OBUF[0]_inst_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.329 r  auto/rom_answers/io_led_OBUF[0]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.329    auto/rom_answers/io_led_OBUF[0]_inst_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.583 r  auto/rom_answers/io_led_OBUF[0]_inst_i_18/CO[0]
                         net (fo=3, routed)           0.681    46.264    auto/rom_answers/io_led_OBUF[0]_inst_i_18_n_3
    SLICE_X46Y12         LUT4 (Prop_lut4_I1_O)        0.367    46.631 r  auto/rom_answers/M_test_states_q[2]_i_15_comp_1/O
                         net (fo=1, routed)           0.000    46.631    auto/rom_answers/M_test_states_q[2]_i_15_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    47.144 r  auto/rom_answers/M_test_states_q_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.144    auto/rom_answers/M_test_states_q_reg[2]_i_9_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.301 f  auto/rom_answers/M_test_states_q_reg[2]_i_6/CO[1]
                         net (fo=33, routed)          0.365    47.666    auto/slow_edge/M_test_states_q_reg[2]_0[0]
    SLICE_X46Y14         LUT3 (Prop_lut3_I2_O)        0.332    47.998 f  auto/slow_edge/M_test_states_q[2]_i_2/O
                         net (fo=3, routed)           0.780    48.778    auto/slow_edge/M_last_q_reg_2
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124    48.902 r  auto/slow_edge/M_test_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    48.902    auto/slow_edge_n_6
    SLICE_X50Y7          FDRE                                         r  auto/M_test_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.451    14.856    auto/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  auto/M_test_states_q_reg[2]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X50Y7          FDRE (Setup_fdre_C_D)        0.081    15.161    auto/M_test_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -48.902    
  -------------------------------------------------------------------
                         slack                                -33.741    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_test_values_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 1.684ns (20.358%)  route 6.588ns (79.642%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.631     5.215    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.288     7.022    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.146 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.473     7.619    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.743 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     8.176    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.300 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=7, routed)           0.946     9.246    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.118     9.364 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_values_q[5]_i_6/O
                         net (fo=2, routed)           1.290    10.654    auto/M_auto_trigger_start
    SLICE_X54Y8          LUT4 (Prop_lut4_I2_O)        0.348    11.002 r  auto/FSM_sequential_M_test_values_q[5]_i_3/O
                         net (fo=1, routed)           0.757    11.760    auto/slow_clock/FSM_sequential_M_test_values_q_reg[0]_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I0_O)        0.328    12.088 r  auto/slow_clock/FSM_sequential_M_test_values_q[5]_i_1/O
                         net (fo=6, routed)           1.399    13.487    auto/slow_clock_n_5
    SLICE_X49Y3          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.451    14.856    auto/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[1]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X49Y3          FDRE (Setup_fdre_C_CE)      -0.205    14.875    auto/FSM_sequential_M_test_values_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -13.487    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_test_values_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.975ns  (logic 1.684ns (21.115%)  route 6.291ns (78.885%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.631     5.215    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.288     7.022    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.146 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.473     7.619    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.743 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     8.176    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.300 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=7, routed)           0.946     9.246    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.118     9.364 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_values_q[5]_i_6/O
                         net (fo=2, routed)           1.290    10.654    auto/M_auto_trigger_start
    SLICE_X54Y8          LUT4 (Prop_lut4_I2_O)        0.348    11.002 r  auto/FSM_sequential_M_test_values_q[5]_i_3/O
                         net (fo=1, routed)           0.757    11.760    auto/slow_clock/FSM_sequential_M_test_values_q_reg[0]_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I0_O)        0.328    12.088 r  auto/slow_clock/FSM_sequential_M_test_values_q[5]_i_1/O
                         net (fo=6, routed)           1.103    13.191    auto/slow_clock_n_5
    SLICE_X52Y4          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.452    14.857    auto/clk_IBUF_BUFG
    SLICE_X52Y4          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[2]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y4          FDRE (Setup_fdre_C_CE)      -0.169    14.912    auto/FSM_sequential_M_test_values_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_test_values_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.975ns  (logic 1.684ns (21.115%)  route 6.291ns (78.885%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.631     5.215    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.288     7.022    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.146 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.473     7.619    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.743 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     8.176    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.300 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=7, routed)           0.946     9.246    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.118     9.364 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_values_q[5]_i_6/O
                         net (fo=2, routed)           1.290    10.654    auto/M_auto_trigger_start
    SLICE_X54Y8          LUT4 (Prop_lut4_I2_O)        0.348    11.002 r  auto/FSM_sequential_M_test_values_q[5]_i_3/O
                         net (fo=1, routed)           0.757    11.760    auto/slow_clock/FSM_sequential_M_test_values_q_reg[0]_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I0_O)        0.328    12.088 r  auto/slow_clock/FSM_sequential_M_test_values_q[5]_i_1/O
                         net (fo=6, routed)           1.103    13.191    auto/slow_clock_n_5
    SLICE_X52Y4          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.452    14.857    auto/clk_IBUF_BUFG
    SLICE_X52Y4          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[3]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X52Y4          FDRE (Setup_fdre_C_CE)      -0.169    14.912    auto/FSM_sequential_M_test_values_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_test_values_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.684ns (21.958%)  route 5.985ns (78.042%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.631     5.215    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.288     7.022    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.146 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.473     7.619    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.743 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     8.176    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.300 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=7, routed)           0.946     9.246    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.118     9.364 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_values_q[5]_i_6/O
                         net (fo=2, routed)           1.290    10.654    auto/M_auto_trigger_start
    SLICE_X54Y8          LUT4 (Prop_lut4_I2_O)        0.348    11.002 r  auto/FSM_sequential_M_test_values_q[5]_i_3/O
                         net (fo=1, routed)           0.757    11.760    auto/slow_clock/FSM_sequential_M_test_values_q_reg[0]_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I0_O)        0.328    12.088 r  auto/slow_clock/FSM_sequential_M_test_values_q[5]_i_1/O
                         net (fo=6, routed)           0.797    12.885    auto/slow_clock_n_5
    SLICE_X48Y5          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.451    14.856    auto/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[4]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y5          FDRE (Setup_fdre_C_CE)      -0.205    14.875    auto/FSM_sequential_M_test_values_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_test_values_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 1.684ns (22.835%)  route 5.690ns (77.165%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.631     5.215    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.288     7.022    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.146 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.473     7.619    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.743 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     8.176    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.300 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=7, routed)           0.946     9.246    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.118     9.364 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_values_q[5]_i_6/O
                         net (fo=2, routed)           1.290    10.654    auto/M_auto_trigger_start
    SLICE_X54Y8          LUT4 (Prop_lut4_I2_O)        0.348    11.002 r  auto/FSM_sequential_M_test_values_q[5]_i_3/O
                         net (fo=1, routed)           0.757    11.760    auto/slow_clock/FSM_sequential_M_test_values_q_reg[0]_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I0_O)        0.328    12.088 r  auto/slow_clock/FSM_sequential_M_test_values_q[5]_i_1/O
                         net (fo=6, routed)           0.502    12.590    auto/slow_clock_n_5
    SLICE_X49Y8          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.450    14.855    auto/clk_IBUF_BUFG
    SLICE_X49Y8          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[5]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X49Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.874    auto/FSM_sequential_M_test_values_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/FSM_sequential_M_test_values_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 1.684ns (22.886%)  route 5.674ns (77.114%))
  Logic Levels:           6  (LUT4=4 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.631     5.215    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.288     7.022    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.146 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.473     7.619    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.743 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     8.176    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.300 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=7, routed)           0.946     9.246    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.118     9.364 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_test_values_q[5]_i_6/O
                         net (fo=2, routed)           1.290    10.654    auto/M_auto_trigger_start
    SLICE_X54Y8          LUT4 (Prop_lut4_I2_O)        0.348    11.002 r  auto/FSM_sequential_M_test_values_q[5]_i_3/O
                         net (fo=1, routed)           0.757    11.760    auto/slow_clock/FSM_sequential_M_test_values_q_reg[0]_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I0_O)        0.328    12.088 r  auto/slow_clock/FSM_sequential_M_test_values_q[5]_i_1/O
                         net (fo=6, routed)           0.486    12.573    auto/slow_clock_n_5
    SLICE_X51Y6          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.452    14.857    auto/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  auto/FSM_sequential_M_test_values_q_reg[0]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.205    14.876    auto/FSM_sequential_M_test_values_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_a_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 1.014ns (19.181%)  route 4.272ns (80.819%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.631     5.215    buttoncond_gen_0[1].buttoncond/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     5.733 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           1.288     7.022    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]
    SLICE_X65Y16         LUT4 (Prop_lut4_I0_O)        0.124     7.146 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.473     7.619    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I4_O)        0.124     7.743 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.433     8.176    buttoncond_gen_0[1].buttoncond/M_last_q_i_3__0_n_0
    SLICE_X65Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.300 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=7, routed)           1.163     9.463    man/M_buttoncond_out[0]
    SLICE_X59Y15         LUT6 (Prop_lut6_I0_O)        0.124     9.587 r  man/M_a_q[15]_i_1/O
                         net (fo=16, routed)          0.915    10.502    man/M_a_d
    SLICE_X61Y19         FDRE                                         r  man/M_a_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.507    14.912    man/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  man/M_a_q_reg[10]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X61Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.931    man/M_a_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -10.502    
  -------------------------------------------------------------------
                         slack                                  4.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 man/FSM_onehot_M_man_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_man_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.349%)  route 0.138ns (45.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.533    man/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  man/FSM_onehot_M_man_states_q_reg[1]/Q
                         net (fo=21, routed)          0.138     1.834    man/FSM_onehot_M_man_states_q_reg_n_0_[1]
    SLICE_X58Y16         FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.857     2.047    man/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[2]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.070     1.617    man/FSM_onehot_M_man_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y12         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.185     1.861    reset_cond/M_stage_d[1]
    SLICE_X60Y12         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y12         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X60Y12         FDSE (Hold_fdse_C_D)         0.086     1.636    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 man/FSM_onehot_M_man_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.691%)  route 0.190ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.533    man/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  man/FSM_onehot_M_man_states_q_reg[1]/Q
                         net (fo=21, routed)          0.190     1.887    man/FSM_onehot_M_man_states_q_reg_n_0_[1]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.048     1.935 r  man/M_a_q[15]_i_2/O
                         net (fo=1, routed)           0.000     1.935    man/M_a_q[15]_i_2_n_0
    SLICE_X60Y17         FDRE                                         r  man/M_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.856     2.046    man/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  man/M_a_q_reg[15]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.131     1.677    man/M_a_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 man/FSM_onehot_M_man_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_a_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.172%)  route 0.194ns (47.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.533    man/clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  man/FSM_onehot_M_man_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  man/FSM_onehot_M_man_states_q_reg[1]/Q
                         net (fo=21, routed)          0.194     1.891    man/FSM_onehot_M_man_states_q_reg_n_0_[1]
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.048     1.939 r  man/M_a_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.939    man/M_a_q[3]_i_1_n_0
    SLICE_X60Y17         FDRE                                         r  man/M_a_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.856     2.046    man/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  man/M_a_q_reg[3]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.131     1.677    man/M_a_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y48         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X51Y48         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.838     2.028    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y48         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.105     1.616    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X51Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.838     2.028    buttoncond_gen_0[0].buttoncond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.105     1.616    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y21   FSM_sequential_M_test_mode_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y21   FSM_sequential_M_test_mode_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y6    auto/FSM_sequential_M_test_values_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y3    auto/FSM_sequential_M_test_values_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y4    auto/FSM_sequential_M_test_values_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y4    auto/FSM_sequential_M_test_values_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y5    auto/FSM_sequential_M_test_values_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y8    auto/FSM_sequential_M_test_values_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y10   auto/M_test_states_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y6    auto/FSM_sequential_M_test_values_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y3    auto/FSM_sequential_M_test_values_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y4    auto/FSM_sequential_M_test_values_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y4    auto/FSM_sequential_M_test_values_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    auto/FSM_sequential_M_test_values_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    auto/slow_clock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    auto/slow_clock/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    auto/slow_clock/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    auto/slow_clock/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y46   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y3    auto/FSM_sequential_M_test_values_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y5    auto/FSM_sequential_M_test_values_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y8    auto/FSM_sequential_M_test_values_q_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   seg/ctr/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   seg/ctr/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   seg/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   seg/ctr/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y6    auto/slow_clock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y8    auto/slow_clock/M_ctr_q_reg[10]/C



