"C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/Full_Adder.vhd" VHDL full_adder 1 0 0 -02
"C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/half_adder.vhd" VHDL full_adder 1 0 0 -02
"C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #2/full_adder_workspace/full_adder/src/TestBench/full_adder_TB.vhd" VHDL full_adder 1 0 0 -02
. . 0 0 0