# Compile of demux_1bit.v failed with 1 errors.
# Compile of tb_demux.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of demux_1bit.v was successful.
# Compile of tb_demux.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_demux
# vsim -gui work.tb_demux 
# Start time: 22:23:05 on Sep 04,2023
# Loading work.tb_demux
# Loading work.demux_1bit
add wave -position end  sim:/tb_demux/x
add wave -position end  sim:/tb_demux/sel
add wave -position end  sim:/tb_demux/y0
add wave -position end  sim:/tb_demux/y1
run -all
quit -sim
# End time: 22:45:48 on Sep 04,2023, Elapsed time: 0:22:43
# Errors: 0, Warnings: 6
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of tb_tristate.v was successful.
# Compile of tristate_buffer_1bit.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of tb_tristate.v was successful.
# Compile of tristate_buffer_1bit.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_tristate
# vsim -gui work.tb_tristate 
# Start time: 22:47:07 on Sep 04,2023
# Loading work.tb_tristate
# Loading work.tristate_buffer_1bit
add wave -position end  sim:/tb_tristate/din
add wave -position end  sim:/tb_tristate/sel
add wave -position end  sim:/tb_tristate/dout
run -all
#  din = x, sel = x, dout = x
#  din = 0, sel = 0, dout = z
#  din = 1, sel = 0, dout = z
#  din = 0, sel = 1, dout = 0
#  din = 1, sel = 0, dout = z
#  din = 1, sel = 1, dout = 1
#  din = 0, sel = 1, dout = 0
# ** Note: $stop    : C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/action_time29/tb_tristate.v(22)
#    Time: 12 ps  Iteration: 0  Instance: /tb_tristate
# Break in Module tb_tristate at C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/action_time29/tb_tristate.v line 22
quit -sim
# End time: 23:21:22 on Sep 04,2023, Elapsed time: 0:34:15
# Errors: 0, Warnings: 6
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
# Compile of comparator_1bit.v was successful.
# Compile of tb_comp.v failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of comparator_1bit.v was successful.
# Compile of tb_comp.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of comparator_1bit.v was successful.
# Compile of tb_comp.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_comp
# vsim -gui work.tb_comp 
# Start time: 23:22:48 on Sep 04,2023
# Loading work.tb_comp
# Loading work.comparator_1bit
add wave -position end  sim:/tb_comp/a
add wave -position end  sim:/tb_comp/b
add wave -position end  sim:/tb_comp/smaller
add wave -position end  sim:/tb_comp/equal
add wave -position end  sim:/tb_comp/greater
run -all
#  a = x, b = x, smaller = x, equal = x, greater = x
#  a = 0, b = 0, smaller = 0, equal = 1, greater = 0
#  a = 1, b = 0, smaller = 0, equal = 0, greater = 1
#  a = 0, b = 1, smaller = 0, equal = 0, greater = 0
#  a = 1, b = 1, smaller = 1, equal = 1, greater = 0
# ** Note: $stop    : C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/action_time31/tb_comp.v(26)
#    Time: 6 ps  Iteration: 0  Instance: /tb_comp
# Break in Module tb_comp at C:/Users/imadk/Documents/Rutgers NB/Udemy Verilog HDL/action_time31/tb_comp.v line 26
# End time: 23:27:02 on Sep 04,2023, Elapsed time: 0:04:14
# Errors: 0, Warnings: 7
