*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/afudali/Desktop/VDIC/.dvt/lab01.build
    -F /home/student/afudali/Desktop/VDIC/lab01/tb/tb.f
*** Done analyzing build configuration [57 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp ...
Done /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [32 ms, 183 lines, SystemVerilog_2012] ...
Loading (2) /home/student/afudali/Desktop/VDIC/lab01/tb/vdic_dut_2023_tb.sv ...
Done /home/student/afudali/Desktop/VDIC/lab01/tb/vdic_dut_2023_tb.sv [22 ms, 268 lines, SystemVerilog_2012] ...
*** Done invocation #1 [43 ms] ***
*** Done parsing [LT 17.0 ms, PT 43.0 ms] ***
*** Total number of lines [451] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [65 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [1 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [209 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [53 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [53 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 51 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst_n' is never used
    at line 52 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_a' is never used
    at line 53 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_a_parity' is never used
    at line 54 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_b' is never used
    at line 55 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_b_parity' is never used
    at line 56 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'req' is never used
    at line 57 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'ack' is never used
    at line 58 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'result' is never used
    at line 59 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'result_parity' is never used
    at line 60 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'result_rdy' is never used
    at line 61 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'arg_parity_error' is never used
    at line 62 in /home/student/afudali/Desktop/VDIC/common/vdic_dut_2023.svp [compile index 1]
*** Done mixed mode extension build [504 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [4 ms] ***
*** Total build time [629 ms] ***
