<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb  1 00:05:09 2022" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="quad_inversion" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ipark_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="iclarke_0" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ipark_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="iclarke_0" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="current_out_0_tvalid" SIGIS="undef" SIGNAME="iclarke_0_current_out_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iclarke_0" PORT="current_out_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="current_out_0_tready" SIGIS="undef" SIGNAME="iclarke_0_current_out_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iclarke_0" PORT="current_out_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="current_out_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="iclarke_0_current_out_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iclarke_0" PORT="current_out_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="idq_0_tvalid" SIGIS="undef" SIGNAME="ipark_0_idq_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ipark_0" PORT="idq_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="idq_0_tready" SIGIS="undef" SIGNAME="ipark_0_idq_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ipark_0" PORT="idq_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="idq_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ipark_0_idq_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ipark_0" PORT="idq_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="theta_0_tvalid" SIGIS="undef" SIGNAME="ipark_0_theta_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ipark_0" PORT="theta_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="theta_0_tready" SIGIS="undef" SIGNAME="ipark_0_theta_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ipark_0" PORT="theta_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="theta_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="ipark_0_theta_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ipark_0" PORT="theta_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axis_debug_0_tvalid" SIGIS="undef" SIGNAME="iclarke_0_axis_debug_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iclarke_0" PORT="axis_debug_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axis_debug_0_tready" SIGIS="undef" SIGNAME="iclarke_0_axis_debug_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iclarke_0" PORT="axis_debug_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axis_debug_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="iclarke_0_axis_debug_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="iclarke_0" PORT="axis_debug_TDATA"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_idq_0" NAME="idq_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="idq_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="idq_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="idq_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_theta_0" NAME="theta_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="theta_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="theta_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="theta_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="iclarke_0_current_out" NAME="current_out_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="current_out_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="current_out_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="current_out_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="iclarke_0_axis_debug" NAME="axis_debug_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="axis_debug_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="axis_debug_0_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="axis_debug_0_tdata"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="7" FULLNAME="/iclarke_0" HWVERSION="1.8" INSTANCE="iclarke_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="iclarke" VLNV="xilinx.com:hls:iclarke:1.8">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="quad_inversion_iclarke_0_1"/>
        <PARAMETER NAME="clk_period" VALUE="5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="4"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="data_in_TVALID" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ipark_0" PORT="vectors_TVALID"/>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_in_TREADY" SIGIS="undef" SIGNAME="iclarke_0_data_in_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ipark_0" PORT="vectors_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="data_in_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ipark_0_vectors_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ipark_0" PORT="vectors_TDATA"/>
            <CONNECTION INSTANCE="ipark_0" PORT="vectors_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="current_out_TVALID" SIGIS="undef" SIGNAME="iclarke_0_current_out_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="current_out_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="current_out_TREADY" SIGIS="undef" SIGNAME="iclarke_0_current_out_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="current_out_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="current_out_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="iclarke_0_current_out_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="current_out_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axis_debug_TVALID" SIGIS="undef" SIGNAME="iclarke_0_axis_debug_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="axis_debug_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_debug_TREADY" SIGIS="undef" SIGNAME="iclarke_0_axis_debug_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="axis_debug_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_debug_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="iclarke_0_axis_debug_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="axis_debug_0_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ipark_0_vectors" NAME="data_in" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="data_in_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="data_in_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="data_in_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="iclarke_0_current_out" NAME="current_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="current_out_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="current_out_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="current_out_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="iclarke_0_axis_debug" NAME="axis_debug" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="axis_debug_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="axis_debug_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="axis_debug_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2101312044" FULLNAME="/ipark_0" HWVERSION="1.0" INSTANCE="ipark_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ipark" VLNV="xilinx.com:hls:ipark:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="quad_inversion_ipark_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="5"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="10"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ap_local_block" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_local_deadlock" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="idq_TVALID" SIGIS="undef" SIGNAME="ipark_0_idq_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="idq_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="idq_TREADY" SIGIS="undef" SIGNAME="ipark_0_idq_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="idq_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="idq_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ipark_0_idq_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="idq_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="theta_TVALID" SIGIS="undef" SIGNAME="ipark_0_theta_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="theta_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="theta_TREADY" SIGIS="undef" SIGNAME="ipark_0_theta_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="theta_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="theta_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ipark_0_theta_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="quad_inversion_imp" PORT="theta_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vectors_TVALID" SIGIS="undef" SIGNAME="iclarke_0_data_in_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iclarke_0" PORT="data_in_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vectors_TREADY" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iclarke_0" PORT="data_in_TREADY"/>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="vectors_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="ipark_0_vectors_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iclarke_0" PORT="data_in_TDATA"/>
            <CONNECTION INSTANCE="iclarke_0" PORT="data_in_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_idq_0" NAME="idq" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="idq_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="idq_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="idq_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_theta_0" NAME="theta" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="theta_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="theta_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="theta_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ipark_0_vectors" NAME="vectors" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="quad_inversion_ap_clk"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="vectors_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="vectors_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="vectors_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="quad_inversion_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ipark_0" PORT="ap_start"/>
            <CONNECTION INSTANCE="ipark_0" PORT="vectors_TREADY"/>
            <CONNECTION INSTANCE="iclarke_0" PORT="ap_start"/>
            <CONNECTION INSTANCE="iclarke_0" PORT="data_in_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
