

================================================================
== Vivado HLS Report for 'digitrec_knn_vote'
================================================================
* Date:           Fri Jun 18 23:27:17 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        2-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 8.40ns
ST_1: knn_set_2_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:14  %knn_set_2_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_V_read)

ST_1: knn_set_2_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:15  %knn_set_2_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_V_read)

ST_1: knn_set_1_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:16  %knn_set_1_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_V_read)

ST_1: knn_set_1_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:17  %knn_set_1_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_V_read)

ST_1: knn_set_0_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:18  %knn_set_0_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_V_read)

ST_1: knn_set_0_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:19  %knn_set_0_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_V_read)

ST_1: tmp_8_cast [1/1] 0.00ns
._crit_edge.0:20  %tmp_8_cast = zext i6 %knn_set_0_0_V_read_1 to i7

ST_1: tmp_8_0_1_cast [1/1] 0.00ns
._crit_edge.0:21  %tmp_8_0_1_cast = zext i6 %knn_set_0_1_V_read_1 to i7

ST_1: sum_0_1 [1/1] 1.72ns
._crit_edge.0:22  %sum_0_1 = add i7 %tmp_8_0_1_cast, %tmp_8_cast

ST_1: tmp_8_1_cast [1/1] 0.00ns
._crit_edge.0:23  %tmp_8_1_cast = zext i6 %knn_set_1_0_V_read_1 to i7

ST_1: tmp_8_1_1_cast [1/1] 0.00ns
._crit_edge.0:24  %tmp_8_1_1_cast = zext i6 %knn_set_1_1_V_read_1 to i7

ST_1: sum_1_1 [1/1] 1.72ns
._crit_edge.0:25  %sum_1_1 = add i7 %tmp_8_1_1_cast, %tmp_8_1_cast

ST_1: tmp_6_1 [1/1] 1.97ns
._crit_edge.0:26  %tmp_6_1 = icmp ult i7 %sum_1_1, %sum_0_1

ST_1: min_2_min_1 [1/1] 1.37ns
._crit_edge.0:28  %min_2_min_1 = select i1 %tmp_6_1, i7 %sum_1_1, i7 %sum_0_1

ST_1: tmp_8_2_cast [1/1] 0.00ns
._crit_edge.0:29  %tmp_8_2_cast = zext i6 %knn_set_2_0_V_read_1 to i7

ST_1: tmp_8_2_1_cast [1/1] 0.00ns
._crit_edge.0:30  %tmp_8_2_1_cast = zext i6 %knn_set_2_1_V_read_1 to i7

ST_1: sum_2_1 [1/1] 1.72ns
._crit_edge.0:31  %sum_2_1 = add i7 %tmp_8_2_1_cast, %tmp_8_2_cast

ST_1: tmp_6_2 [1/1] 1.97ns
._crit_edge.0:32  %tmp_6_2 = icmp ult i7 %sum_2_1, %min_2_min_1

ST_1: min_2_min_2 [1/1] 1.37ns
._crit_edge.0:33  %min_2_min_2 = select i1 %tmp_6_2, i7 %sum_2_1, i7 %min_2_min_1


 <State 2>: 8.40ns
ST_2: knn_set_4_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:10  %knn_set_4_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_1_V_read)

ST_2: knn_set_4_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:11  %knn_set_4_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_0_V_read)

ST_2: knn_set_3_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:12  %knn_set_3_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_1_V_read)

ST_2: knn_set_3_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:13  %knn_set_3_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_0_V_read)

ST_2: tmp_8_3_cast [1/1] 0.00ns
._crit_edge.0:34  %tmp_8_3_cast = zext i6 %knn_set_3_0_V_read_1 to i7

ST_2: tmp_8_3_1_cast [1/1] 0.00ns
._crit_edge.0:35  %tmp_8_3_1_cast = zext i6 %knn_set_3_1_V_read_1 to i7

ST_2: sum_3_1 [1/1] 1.72ns
._crit_edge.0:36  %sum_3_1 = add i7 %tmp_8_3_1_cast, %tmp_8_3_cast

ST_2: tmp_6_3 [1/1] 1.97ns
._crit_edge.0:37  %tmp_6_3 = icmp ult i7 %sum_3_1, %min_2_min_2

ST_2: min_2_min_3 [1/1] 1.37ns
._crit_edge.0:42  %min_2_min_3 = select i1 %tmp_6_3, i7 %sum_3_1, i7 %min_2_min_2

ST_2: tmp_8_4_cast [1/1] 0.00ns
._crit_edge.0:43  %tmp_8_4_cast = zext i6 %knn_set_4_0_V_read_1 to i7

ST_2: tmp_8_4_1_cast [1/1] 0.00ns
._crit_edge.0:44  %tmp_8_4_1_cast = zext i6 %knn_set_4_1_V_read_1 to i7

ST_2: sum_4_1 [1/1] 1.72ns
._crit_edge.0:45  %sum_4_1 = add i7 %tmp_8_4_1_cast, %tmp_8_4_cast

ST_2: tmp_6_4 [1/1] 1.97ns
._crit_edge.0:46  %tmp_6_4 = icmp ult i7 %sum_4_1, %min_2_min_3

ST_2: min_2_min_4 [1/1] 1.37ns
._crit_edge.0:47  %min_2_min_4 = select i1 %tmp_6_4, i7 %sum_4_1, i7 %min_2_min_3


 <State 3>: 8.40ns
ST_3: knn_set_7_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:4  %knn_set_7_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_1_V_read)

ST_3: knn_set_7_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:5  %knn_set_7_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_0_V_read)

ST_3: knn_set_6_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:6  %knn_set_6_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_1_V_read)

ST_3: knn_set_6_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:7  %knn_set_6_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_0_V_read)

ST_3: knn_set_5_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:8  %knn_set_5_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_1_V_read)

ST_3: knn_set_5_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:9  %knn_set_5_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_0_V_read)

ST_3: agg_result_V_0_agg_result_V_s [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:27  %agg_result_V_0_agg_result_V_s = zext i1 %tmp_6_1 to i2

ST_3: agg_result_V_0_agg_result_V_02_2 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:38  %agg_result_V_0_agg_result_V_02_2 = select i1 %tmp_6_3, i2 -1, i2 -2

ST_3: tmp_s [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:39  %tmp_s = or i1 %tmp_6_3, %tmp_6_2

ST_3: agg_result_V_0_agg_result_V_02_3 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_1)
._crit_edge.0:40  %agg_result_V_0_agg_result_V_02_3 = select i1 %tmp_s, i2 %agg_result_V_0_agg_result_V_02_2, i2 %agg_result_V_0_agg_result_V_s

ST_3: agg_result_V_0_agg_result_V_02_1 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:41  %agg_result_V_0_agg_result_V_02_1 = zext i2 %agg_result_V_0_agg_result_V_02_3 to i3

ST_3: tmp_8_5_cast [1/1] 0.00ns
._crit_edge.0:48  %tmp_8_5_cast = zext i6 %knn_set_5_0_V_read_1 to i7

ST_3: tmp_8_5_1_cast [1/1] 0.00ns
._crit_edge.0:49  %tmp_8_5_1_cast = zext i6 %knn_set_5_1_V_read_1 to i7

ST_3: sum_5_1 [1/1] 1.72ns
._crit_edge.0:50  %sum_5_1 = add i7 %tmp_8_5_1_cast, %tmp_8_5_cast

ST_3: tmp_6_5 [1/1] 1.97ns
._crit_edge.0:51  %tmp_6_5 = icmp ult i7 %sum_5_1, %min_2_min_4

ST_3: agg_result_V_0_agg_result_V_02_4 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_5)
._crit_edge.0:52  %agg_result_V_0_agg_result_V_02_4 = select i1 %tmp_6_5, i3 -3, i3 -4

ST_3: tmp_1 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_5)
._crit_edge.0:53  %tmp_1 = or i1 %tmp_6_5, %tmp_6_4

ST_3: agg_result_V_0_agg_result_V_02_5 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:54  %agg_result_V_0_agg_result_V_02_5 = select i1 %tmp_1, i3 %agg_result_V_0_agg_result_V_02_4, i3 %agg_result_V_0_agg_result_V_02_1

ST_3: min_2_min_5 [1/1] 1.37ns
._crit_edge.0:55  %min_2_min_5 = select i1 %tmp_6_5, i7 %sum_5_1, i7 %min_2_min_4

ST_3: tmp_8_6_cast [1/1] 0.00ns
._crit_edge.0:56  %tmp_8_6_cast = zext i6 %knn_set_6_0_V_read_1 to i7

ST_3: tmp_8_6_1_cast [1/1] 0.00ns
._crit_edge.0:57  %tmp_8_6_1_cast = zext i6 %knn_set_6_1_V_read_1 to i7

ST_3: sum_6_1 [1/1] 1.72ns
._crit_edge.0:58  %sum_6_1 = add i7 %tmp_8_6_1_cast, %tmp_8_6_cast

ST_3: tmp_6_6 [1/1] 1.97ns
._crit_edge.0:59  %tmp_6_6 = icmp ult i7 %sum_6_1, %min_2_min_5

ST_3: min_2_min_6 [1/1] 1.37ns
._crit_edge.0:60  %min_2_min_6 = select i1 %tmp_6_6, i7 %sum_6_1, i7 %min_2_min_5

ST_3: tmp_8_7_cast [1/1] 0.00ns
._crit_edge.0:61  %tmp_8_7_cast = zext i6 %knn_set_7_0_V_read_1 to i7

ST_3: tmp_8_7_1_cast [1/1] 0.00ns
._crit_edge.0:62  %tmp_8_7_1_cast = zext i6 %knn_set_7_1_V_read_1 to i7

ST_3: sum_7_1 [1/1] 1.72ns
._crit_edge.0:63  %sum_7_1 = add i7 %tmp_8_7_1_cast, %tmp_8_7_cast


 <State 4>: 8.64ns
ST_4: knn_set_9_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:0  %knn_set_9_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_1_V_read)

ST_4: knn_set_9_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:1  %knn_set_9_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_0_V_read)

ST_4: knn_set_8_1_V_read_1 [1/1] 0.00ns
._crit_edge.0:2  %knn_set_8_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_1_V_read)

ST_4: knn_set_8_0_V_read_1 [1/1] 0.00ns
._crit_edge.0:3  %knn_set_8_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_0_V_read)

ST_4: tmp_6_7 [1/1] 1.97ns
._crit_edge.0:64  %tmp_6_7 = icmp ult i7 %sum_7_1, %min_2_min_6

ST_4: agg_result_V_0_agg_result_V_02 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:65  %agg_result_V_0_agg_result_V_02 = select i1 %tmp_6_7, i3 -1, i3 -2

ST_4: tmp_2 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:66  %tmp_2 = or i1 %tmp_6_7, %tmp_6_6

ST_4: agg_result_V_0_agg_result_V_02_7 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_6)
._crit_edge.0:67  %agg_result_V_0_agg_result_V_02_7 = select i1 %tmp_2, i3 %agg_result_V_0_agg_result_V_02, i3 %agg_result_V_0_agg_result_V_02_5

ST_4: agg_result_V_0_agg_result_V_02_6 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:68  %agg_result_V_0_agg_result_V_02_6 = zext i3 %agg_result_V_0_agg_result_V_02_7 to i4

ST_4: min_2_min_7 [1/1] 1.37ns
._crit_edge.0:69  %min_2_min_7 = select i1 %tmp_6_7, i7 %sum_7_1, i7 %min_2_min_6

ST_4: tmp_8_8_cast [1/1] 0.00ns
._crit_edge.0:70  %tmp_8_8_cast = zext i6 %knn_set_8_0_V_read_1 to i7

ST_4: tmp_8_8_1_cast [1/1] 0.00ns
._crit_edge.0:71  %tmp_8_8_1_cast = zext i6 %knn_set_8_1_V_read_1 to i7

ST_4: sum_8_1 [1/1] 1.72ns
._crit_edge.0:72  %sum_8_1 = add i7 %tmp_8_8_1_cast, %tmp_8_8_cast

ST_4: tmp_6_8 [1/1] 1.97ns
._crit_edge.0:73  %tmp_6_8 = icmp ult i7 %sum_8_1, %min_2_min_7

ST_4: min_2_min_8 [1/1] 0.00ns (grouped into LUT with out node tmp_6_9)
._crit_edge.0:74  %min_2_min_8 = select i1 %tmp_6_8, i7 %sum_8_1, i7 %min_2_min_7

ST_4: tmp_8_9_cast [1/1] 0.00ns
._crit_edge.0:75  %tmp_8_9_cast = zext i6 %knn_set_9_0_V_read_1 to i7

ST_4: tmp_8_9_1_cast [1/1] 0.00ns
._crit_edge.0:76  %tmp_8_9_1_cast = zext i6 %knn_set_9_1_V_read_1 to i7

ST_4: sum_9_1 [1/1] 1.72ns
._crit_edge.0:77  %sum_9_1 = add i7 %tmp_8_9_1_cast, %tmp_8_9_cast

ST_4: tmp_6_9 [1/1] 1.97ns (out node of the LUT)
._crit_edge.0:78  %tmp_6_9 = icmp ult i7 %sum_9_1, %min_2_min_8

ST_4: agg_result_V_0_agg_result_V_02_8 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_9)
._crit_edge.0:79  %agg_result_V_0_agg_result_V_02_8 = select i1 %tmp_6_9, i4 -7, i4 -8

ST_4: tmp_3 [1/1] 0.00ns (grouped into LUT with out node agg_result_V_0_agg_result_V_02_9)
._crit_edge.0:80  %tmp_3 = or i1 %tmp_6_9, %tmp_6_8

ST_4: agg_result_V_0_agg_result_V_02_9 [1/1] 1.37ns (out node of the LUT)
._crit_edge.0:81  %agg_result_V_0_agg_result_V_02_9 = select i1 %tmp_3, i4 %agg_result_V_0_agg_result_V_02_8, i4 %agg_result_V_0_agg_result_V_02_6

ST_4: stg_87 [1/1] 0.00ns
._crit_edge.0:82  ret i4 %agg_result_V_0_agg_result_V_02_9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ knn_set_0_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_0_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_1_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_1_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_2_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_2_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_3_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_3_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_4_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_4_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_5_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_5_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_6_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_6_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_7_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_7_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_8_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_8_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_9_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ knn_set_9_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
knn_set_2_1_V_read_1             (read  ) [ 00000]
knn_set_2_0_V_read_1             (read  ) [ 00000]
knn_set_1_1_V_read_1             (read  ) [ 00000]
knn_set_1_0_V_read_1             (read  ) [ 00000]
knn_set_0_1_V_read_1             (read  ) [ 00000]
knn_set_0_0_V_read_1             (read  ) [ 00000]
tmp_8_cast                       (zext  ) [ 00000]
tmp_8_0_1_cast                   (zext  ) [ 00000]
sum_0_1                          (add   ) [ 00000]
tmp_8_1_cast                     (zext  ) [ 00000]
tmp_8_1_1_cast                   (zext  ) [ 00000]
sum_1_1                          (add   ) [ 00000]
tmp_6_1                          (icmp  ) [ 00110]
min_2_min_1                      (select) [ 00000]
tmp_8_2_cast                     (zext  ) [ 00000]
tmp_8_2_1_cast                   (zext  ) [ 00000]
sum_2_1                          (add   ) [ 00000]
tmp_6_2                          (icmp  ) [ 00110]
min_2_min_2                      (select) [ 00100]
knn_set_4_1_V_read_1             (read  ) [ 00000]
knn_set_4_0_V_read_1             (read  ) [ 00000]
knn_set_3_1_V_read_1             (read  ) [ 00000]
knn_set_3_0_V_read_1             (read  ) [ 00000]
tmp_8_3_cast                     (zext  ) [ 00000]
tmp_8_3_1_cast                   (zext  ) [ 00000]
sum_3_1                          (add   ) [ 00000]
tmp_6_3                          (icmp  ) [ 00010]
min_2_min_3                      (select) [ 00000]
tmp_8_4_cast                     (zext  ) [ 00000]
tmp_8_4_1_cast                   (zext  ) [ 00000]
sum_4_1                          (add   ) [ 00000]
tmp_6_4                          (icmp  ) [ 00010]
min_2_min_4                      (select) [ 00010]
knn_set_7_1_V_read_1             (read  ) [ 00000]
knn_set_7_0_V_read_1             (read  ) [ 00000]
knn_set_6_1_V_read_1             (read  ) [ 00000]
knn_set_6_0_V_read_1             (read  ) [ 00000]
knn_set_5_1_V_read_1             (read  ) [ 00000]
knn_set_5_0_V_read_1             (read  ) [ 00000]
agg_result_V_0_agg_result_V_s    (zext  ) [ 00000]
agg_result_V_0_agg_result_V_02_2 (select) [ 00000]
tmp_s                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_3 (select) [ 00000]
agg_result_V_0_agg_result_V_02_1 (zext  ) [ 00000]
tmp_8_5_cast                     (zext  ) [ 00000]
tmp_8_5_1_cast                   (zext  ) [ 00000]
sum_5_1                          (add   ) [ 00000]
tmp_6_5                          (icmp  ) [ 00000]
agg_result_V_0_agg_result_V_02_4 (select) [ 00000]
tmp_1                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_5 (select) [ 00001]
min_2_min_5                      (select) [ 00000]
tmp_8_6_cast                     (zext  ) [ 00000]
tmp_8_6_1_cast                   (zext  ) [ 00000]
sum_6_1                          (add   ) [ 00000]
tmp_6_6                          (icmp  ) [ 00001]
min_2_min_6                      (select) [ 00001]
tmp_8_7_cast                     (zext  ) [ 00000]
tmp_8_7_1_cast                   (zext  ) [ 00000]
sum_7_1                          (add   ) [ 00001]
knn_set_9_1_V_read_1             (read  ) [ 00000]
knn_set_9_0_V_read_1             (read  ) [ 00000]
knn_set_8_1_V_read_1             (read  ) [ 00000]
knn_set_8_0_V_read_1             (read  ) [ 00000]
tmp_6_7                          (icmp  ) [ 00000]
agg_result_V_0_agg_result_V_02   (select) [ 00000]
tmp_2                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_7 (select) [ 00000]
agg_result_V_0_agg_result_V_02_6 (zext  ) [ 00000]
min_2_min_7                      (select) [ 00000]
tmp_8_8_cast                     (zext  ) [ 00000]
tmp_8_8_1_cast                   (zext  ) [ 00000]
sum_8_1                          (add   ) [ 00000]
tmp_6_8                          (icmp  ) [ 00000]
min_2_min_8                      (select) [ 00000]
tmp_8_9_cast                     (zext  ) [ 00000]
tmp_8_9_1_cast                   (zext  ) [ 00000]
sum_9_1                          (add   ) [ 00000]
tmp_6_9                          (icmp  ) [ 00000]
agg_result_V_0_agg_result_V_02_8 (select) [ 00000]
tmp_3                            (or    ) [ 00000]
agg_result_V_0_agg_result_V_02_9 (select) [ 00000]
stg_87                           (ret   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="knn_set_0_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="knn_set_0_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_0_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="knn_set_1_0_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_1_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="knn_set_1_1_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_1_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="knn_set_2_0_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_2_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="knn_set_2_1_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_2_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="knn_set_3_0_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_3_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="knn_set_3_1_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_3_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="knn_set_4_0_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="knn_set_4_1_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_4_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="knn_set_5_0_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_5_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="knn_set_5_1_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_5_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="knn_set_6_0_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_6_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="knn_set_6_1_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_6_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="knn_set_7_0_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_7_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="knn_set_7_1_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_7_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="knn_set_8_0_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_8_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="knn_set_8_1_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_8_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="knn_set_9_0_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_9_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="knn_set_9_1_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="knn_set_9_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="knn_set_2_1_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_2_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="knn_set_2_0_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_2_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="knn_set_1_1_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_1_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="knn_set_1_0_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_1_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="knn_set_0_1_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_0_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="knn_set_0_0_V_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_0_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="knn_set_4_1_V_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_4_1_V_read_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="knn_set_4_0_V_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_4_0_V_read_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="knn_set_3_1_V_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_3_1_V_read_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="knn_set_3_0_V_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="6" slack="0"/>
<pin id="115" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_3_0_V_read_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="knn_set_7_1_V_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="6" slack="0"/>
<pin id="121" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_7_1_V_read_1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="knn_set_7_0_V_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_7_0_V_read_1/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="knn_set_6_1_V_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_6_1_V_read_1/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="knn_set_6_0_V_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_6_0_V_read_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="knn_set_5_1_V_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_5_1_V_read_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="knn_set_5_0_V_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_5_0_V_read_1/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="knn_set_9_1_V_read_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_9_1_V_read_1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="knn_set_9_0_V_read_1_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_9_0_V_read_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="knn_set_8_1_V_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_8_1_V_read_1/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="knn_set_8_0_V_read_1_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="knn_set_8_0_V_read_1/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_8_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_8_0_1_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_0_1_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sum_0_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_0_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_8_1_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_cast/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_8_1_1_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_1_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sum_1_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_6_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="min_2_min_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="0" index="2" bw="7" slack="0"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_8_2_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_8_2_1_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_1_cast/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sum_2_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_6_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="min_2_min_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_8_3_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_3_cast/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_8_3_1_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_3_1_cast/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sum_3_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_3_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_6_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="1"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_3/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="min_2_min_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="1"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_3/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_8_4_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_4_cast/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_8_4_1_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_4_1_cast/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sum_4_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_6_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_4/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="min_2_min_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_4/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="agg_result_V_0_agg_result_V_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="2"/>
<pin id="304" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_0_agg_result_V_s/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="agg_result_V_0_agg_result_V_02_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="2" slack="0"/>
<pin id="309" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_2/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="1" slack="2"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="agg_result_V_0_agg_result_V_02_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_3/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="agg_result_V_0_agg_result_V_02_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_0_agg_result_V_02_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_8_5_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_5_cast/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_8_5_1_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_5_1_cast/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sum_5_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="0"/>
<pin id="339" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_5_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_6_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="7" slack="1"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_5/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="agg_result_V_0_agg_result_V_02_4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="3" slack="0"/>
<pin id="350" dir="0" index="2" bw="3" slack="0"/>
<pin id="351" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_4/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="1"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="agg_result_V_0_agg_result_V_02_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="0" index="2" bw="2" slack="0"/>
<pin id="364" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_5/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="min_2_min_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="1"/>
<pin id="372" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_5/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_8_6_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_6_cast/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_8_6_1_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_6_1_cast/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sum_6_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_6_1/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_6_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="7" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_6/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="min_2_min_6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="0" index="2" bw="7" slack="0"/>
<pin id="399" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_6/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_8_7_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_7_cast/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_8_7_1_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_7_1_cast/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sum_7_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_7_1/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_6_7_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="1"/>
<pin id="419" dir="0" index="1" bw="7" slack="1"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_7/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="agg_result_V_0_agg_result_V_02_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="2" slack="0"/>
<pin id="425" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="1"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="agg_result_V_0_agg_result_V_02_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="1"/>
<pin id="438" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_7/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="agg_result_V_0_agg_result_V_02_6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_0_agg_result_V_02_6/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="min_2_min_7_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="7" slack="1"/>
<pin id="448" dir="0" index="2" bw="7" slack="1"/>
<pin id="449" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_7/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_8_8_cast_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_8_cast/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_8_8_1_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_8_1_cast/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sum_8_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="0" index="1" bw="6" slack="0"/>
<pin id="462" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_8_1/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_6_8_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="0" index="1" bw="7" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_8/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="min_2_min_8_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="7" slack="0"/>
<pin id="474" dir="0" index="2" bw="7" slack="0"/>
<pin id="475" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_2_min_8/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_8_9_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_9_cast/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_8_9_1_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_9_1_cast/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sum_9_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="0" index="1" bw="6" slack="0"/>
<pin id="490" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_9_1/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_6_9_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_9/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="agg_result_V_0_agg_result_V_02_8_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="4" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_8/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="agg_result_V_0_agg_result_V_02_9_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="4" slack="0"/>
<pin id="516" dir="0" index="2" bw="3" slack="0"/>
<pin id="517" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_agg_result_V_02_9/4 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_6_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="2"/>
<pin id="523" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_6_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="2"/>
<pin id="528" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="min_2_min_2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="1"/>
<pin id="533" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="min_2_min_2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_6_3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_6_4_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_4 "/>
</bind>
</comp>

<comp id="548" class="1005" name="min_2_min_4_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="1"/>
<pin id="550" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="min_2_min_4 "/>
</bind>
</comp>

<comp id="554" class="1005" name="agg_result_V_0_agg_result_V_02_5_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="1"/>
<pin id="556" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0_agg_result_V_02_5 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_6_6_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_6 "/>
</bind>
</comp>

<comp id="564" class="1005" name="min_2_min_6_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="1"/>
<pin id="566" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="min_2_min_6 "/>
</bind>
</comp>

<comp id="570" class="1005" name="sum_7_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="1"/>
<pin id="572" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sum_7_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="88" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="82" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="178" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="76" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="70" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="186" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="200" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="186" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="64" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="58" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="212" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="228" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="212" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="112" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="106" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="248" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="256" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="100" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="94" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="274" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="267" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="267" pin="3"/><net_sink comp="294" pin=2"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="305" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="302" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="148" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="142" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="328" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="342" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="347" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="324" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="342" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="336" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="136" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="130" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="375" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="368" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="383" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="368" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="124" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="118" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="403" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="50" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="52" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="417" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="421" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="417" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="172" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="166" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="451" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="445" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="459" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="445" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="160" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="154" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="479" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="471" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="493" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="465" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="499" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="441" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="206" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="529"><net_src comp="234" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="534"><net_src comp="240" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="540"><net_src comp="262" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="546"><net_src comp="288" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="551"><net_src comp="294" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="557"><net_src comp="360" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="562"><net_src comp="389" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="567"><net_src comp="395" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="573"><net_src comp="411" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="445" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: digitrec_knn_vote : knn_set_0_0_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_0_1_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_1_0_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_1_1_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_2_0_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_2_1_V_read | {1 }
	Port: digitrec_knn_vote : knn_set_3_0_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_3_1_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_4_0_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_4_1_V_read | {2 }
	Port: digitrec_knn_vote : knn_set_5_0_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_5_1_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_6_0_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_6_1_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_7_0_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_7_1_V_read | {3 }
	Port: digitrec_knn_vote : knn_set_8_0_V_read | {4 }
	Port: digitrec_knn_vote : knn_set_8_1_V_read | {4 }
	Port: digitrec_knn_vote : knn_set_9_0_V_read | {4 }
	Port: digitrec_knn_vote : knn_set_9_1_V_read | {4 }
  - Chain level:
	State 1
		sum_0_1 : 1
		sum_1_1 : 1
		tmp_6_1 : 2
		min_2_min_1 : 3
		sum_2_1 : 1
		tmp_6_2 : 4
		min_2_min_2 : 5
	State 2
		sum_3_1 : 1
		tmp_6_3 : 2
		min_2_min_3 : 3
		sum_4_1 : 1
		tmp_6_4 : 4
		min_2_min_4 : 5
	State 3
		agg_result_V_0_agg_result_V_02_1 : 1
		sum_5_1 : 1
		tmp_6_5 : 2
		agg_result_V_0_agg_result_V_02_4 : 3
		tmp_1 : 3
		agg_result_V_0_agg_result_V_02_5 : 3
		min_2_min_5 : 3
		sum_6_1 : 1
		tmp_6_6 : 4
		min_2_min_6 : 5
		sum_7_1 : 1
	State 4
		agg_result_V_0_agg_result_V_02 : 1
		tmp_2 : 1
		agg_result_V_0_agg_result_V_02_7 : 1
		agg_result_V_0_agg_result_V_02_6 : 2
		min_2_min_7 : 1
		sum_8_1 : 1
		tmp_6_8 : 2
		min_2_min_8 : 3
		sum_9_1 : 1
		tmp_6_9 : 4
		agg_result_V_0_agg_result_V_02_8 : 5
		tmp_3 : 5
		agg_result_V_0_agg_result_V_02_9 : 5
		stg_87 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|          |            min_2_min_1_fu_212           |    0    |    7    |
|          |            min_2_min_2_fu_240           |    0    |    7    |
|          |            min_2_min_3_fu_267           |    0    |    7    |
|          |            min_2_min_4_fu_294           |    0    |    7    |
|          | agg_result_V_0_agg_result_V_02_2_fu_305 |    0    |    2    |
|          | agg_result_V_0_agg_result_V_02_3_fu_316 |    0    |    2    |
|          | agg_result_V_0_agg_result_V_02_4_fu_347 |    0    |    3    |
|  select  | agg_result_V_0_agg_result_V_02_5_fu_360 |    0    |    3    |
|          |            min_2_min_5_fu_368           |    0    |    7    |
|          |            min_2_min_6_fu_395           |    0    |    7    |
|          |  agg_result_V_0_agg_result_V_02_fu_421  |    0    |    2    |
|          | agg_result_V_0_agg_result_V_02_7_fu_434 |    0    |    3    |
|          |            min_2_min_7_fu_445           |    0    |    7    |
|          |            min_2_min_8_fu_471           |    0    |    7    |
|          | agg_result_V_0_agg_result_V_02_8_fu_499 |    0    |    4    |
|          | agg_result_V_0_agg_result_V_02_9_fu_513 |    0    |    4    |
|----------|-----------------------------------------|---------|---------|
|          |              sum_0_1_fu_186             |    0    |    6    |
|          |              sum_1_1_fu_200             |    0    |    6    |
|          |              sum_2_1_fu_228             |    0    |    6    |
|          |              sum_3_1_fu_256             |    0    |    6    |
|    add   |              sum_4_1_fu_282             |    0    |    6    |
|          |              sum_5_1_fu_336             |    0    |    6    |
|          |              sum_6_1_fu_383             |    0    |    6    |
|          |              sum_7_1_fu_411             |    0    |    6    |
|          |              sum_8_1_fu_459             |    0    |    6    |
|          |              sum_9_1_fu_487             |    0    |    6    |
|----------|-----------------------------------------|---------|---------|
|          |              tmp_6_1_fu_206             |    0    |    3    |
|          |              tmp_6_2_fu_234             |    0    |    3    |
|          |              tmp_6_3_fu_262             |    0    |    3    |
|          |              tmp_6_4_fu_288             |    0    |    3    |
|   icmp   |              tmp_6_5_fu_342             |    0    |    3    |
|          |              tmp_6_6_fu_389             |    0    |    3    |
|          |              tmp_6_7_fu_417             |    0    |    3    |
|          |              tmp_6_8_fu_465             |    0    |    3    |
|          |              tmp_6_9_fu_493             |    0    |    3    |
|----------|-----------------------------------------|---------|---------|
|          |               tmp_s_fu_312              |    0    |    1    |
|    or    |               tmp_1_fu_355              |    0    |    1    |
|          |               tmp_2_fu_429              |    0    |    1    |
|          |               tmp_3_fu_507              |    0    |    1    |
|----------|-----------------------------------------|---------|---------|
|          |     knn_set_2_1_V_read_1_read_fu_58     |    0    |    0    |
|          |     knn_set_2_0_V_read_1_read_fu_64     |    0    |    0    |
|          |     knn_set_1_1_V_read_1_read_fu_70     |    0    |    0    |
|          |     knn_set_1_0_V_read_1_read_fu_76     |    0    |    0    |
|          |     knn_set_0_1_V_read_1_read_fu_82     |    0    |    0    |
|          |     knn_set_0_0_V_read_1_read_fu_88     |    0    |    0    |
|          |     knn_set_4_1_V_read_1_read_fu_94     |    0    |    0    |
|          |     knn_set_4_0_V_read_1_read_fu_100    |    0    |    0    |
|          |     knn_set_3_1_V_read_1_read_fu_106    |    0    |    0    |
|   read   |     knn_set_3_0_V_read_1_read_fu_112    |    0    |    0    |
|          |     knn_set_7_1_V_read_1_read_fu_118    |    0    |    0    |
|          |     knn_set_7_0_V_read_1_read_fu_124    |    0    |    0    |
|          |     knn_set_6_1_V_read_1_read_fu_130    |    0    |    0    |
|          |     knn_set_6_0_V_read_1_read_fu_136    |    0    |    0    |
|          |     knn_set_5_1_V_read_1_read_fu_142    |    0    |    0    |
|          |     knn_set_5_0_V_read_1_read_fu_148    |    0    |    0    |
|          |     knn_set_9_1_V_read_1_read_fu_154    |    0    |    0    |
|          |     knn_set_9_0_V_read_1_read_fu_160    |    0    |    0    |
|          |     knn_set_8_1_V_read_1_read_fu_166    |    0    |    0    |
|          |     knn_set_8_0_V_read_1_read_fu_172    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |            tmp_8_cast_fu_178            |    0    |    0    |
|          |          tmp_8_0_1_cast_fu_182          |    0    |    0    |
|          |           tmp_8_1_cast_fu_192           |    0    |    0    |
|          |          tmp_8_1_1_cast_fu_196          |    0    |    0    |
|          |           tmp_8_2_cast_fu_220           |    0    |    0    |
|          |          tmp_8_2_1_cast_fu_224          |    0    |    0    |
|          |           tmp_8_3_cast_fu_248           |    0    |    0    |
|          |          tmp_8_3_1_cast_fu_252          |    0    |    0    |
|          |           tmp_8_4_cast_fu_274           |    0    |    0    |
|          |          tmp_8_4_1_cast_fu_278          |    0    |    0    |
|          |   agg_result_V_0_agg_result_V_s_fu_302  |    0    |    0    |
|   zext   | agg_result_V_0_agg_result_V_02_1_fu_324 |    0    |    0    |
|          |           tmp_8_5_cast_fu_328           |    0    |    0    |
|          |          tmp_8_5_1_cast_fu_332          |    0    |    0    |
|          |           tmp_8_6_cast_fu_375           |    0    |    0    |
|          |          tmp_8_6_1_cast_fu_379          |    0    |    0    |
|          |           tmp_8_7_cast_fu_403           |    0    |    0    |
|          |          tmp_8_7_1_cast_fu_407          |    0    |    0    |
|          | agg_result_V_0_agg_result_V_02_6_fu_441 |    0    |    0    |
|          |           tmp_8_8_cast_fu_451           |    0    |    0    |
|          |          tmp_8_8_1_cast_fu_455          |    0    |    0    |
|          |           tmp_8_9_cast_fu_479           |    0    |    0    |
|          |          tmp_8_9_1_cast_fu_483          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   170   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|agg_result_V_0_agg_result_V_02_5_reg_554|    3   |
|           min_2_min_2_reg_531          |    7   |
|           min_2_min_4_reg_548          |    7   |
|           min_2_min_6_reg_564          |    7   |
|             sum_7_1_reg_570            |    7   |
|             tmp_6_1_reg_521            |    1   |
|             tmp_6_2_reg_526            |    1   |
|             tmp_6_3_reg_537            |    1   |
|             tmp_6_4_reg_543            |    1   |
|             tmp_6_6_reg_559            |    1   |
+----------------------------------------+--------+
|                  Total                 |   36   |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   170  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   170  |
+-----------+--------+--------+
