// Seed: 1225964889
module module_0 ();
  wire id_2;
  wire id_3 = id_2;
  assign module_2.id_6 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_5 || 1'd0 || 1;
  xnor primCall (id_1, id_10, id_11, id_12, id_2, id_4, id_5, id_8, id_9);
  final begin : LABEL_0
    id_1 <= 1;
  end
  integer id_8;
  tri id_9;
  id_10(
      .id_0(1), .id_1(id_2), .id_2(1), .id_3(id_9), .id_4(id_8)
  );
  assign id_8 = 1;
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
endmodule
