Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 13 18:51:16 2021
| Host         : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7a75tl-ftg256
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.647        0.000                      0                 6890        0.050        0.000                      0                 6890        7.000        0.000                       0                  3363  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.647        0.000                      0                 6890        0.050        0.000                      0                 6890        7.000        0.000                       0                  3363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.353ns  (logic 1.128ns (9.936%)  route 10.225ns (90.064%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X35Y91         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/Q
                         net (fo=137, routed)         1.498     3.072    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state21
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.148     3.220 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_322/O
                         net (fo=128, routed)         5.300     8.520    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_322_n_8
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.148     8.668 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_278/O
                         net (fo=1, routed)           1.108     9.775    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_278_n_8
    SLICE_X79Y114        LUT4 (Prop_lut4_I2_O)        0.148     9.923 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_132/O
                         net (fo=1, routed)           1.770    11.693    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_0_19
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.148    11.841 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_0_i_23/O
                         net (fo=1, routed)           0.550    12.391    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/d0[21]
    RAMB36_X1Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X1Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.913    15.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 1.128ns (9.984%)  route 10.170ns (90.016%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X35Y91         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/Q
                         net (fo=137, routed)         1.498     3.072    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state21
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.148     3.220 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_322/O
                         net (fo=128, routed)         5.095     8.315    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_322_n_8
    SLICE_X86Y132        LUT5 (Prop_lut5_I0_O)        0.148     8.463 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_231/O
                         net (fo=1, routed)           0.837     9.300    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_231_n_8
    SLICE_X86Y119        LUT4 (Prop_lut4_I2_O)        0.148     9.448 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_110/O
                         net (fo=1, routed)           2.023    11.471    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_1_3
    SLICE_X71Y98         LUT6 (Prop_lut6_I5_O)        0.148    11.619 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_1_i_21/O
                         net (fo=1, routed)           0.717    12.336    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/d0[43]
    RAMB36_X2Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X2Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.913    15.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.155ns  (logic 1.128ns (10.112%)  route 10.027ns (89.888%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X44Y91         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[16]/Q
                         net (fo=139, routed)         5.846     7.420    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state18
    SLICE_X83Y132        LUT5 (Prop_lut5_I0_O)        0.148     7.568 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_365/O
                         net (fo=1, routed)           1.025     8.594    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_365_n_8
    SLICE_X85Y132        LUT5 (Prop_lut5_I2_O)        0.148     8.742 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_227/O
                         net (fo=1, routed)           0.838     9.580    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_227_n_8
    SLICE_X84Y119        LUT4 (Prop_lut4_I2_O)        0.148     9.728 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_108/O
                         net (fo=1, routed)           1.601    11.329    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_1_1
    SLICE_X72Y98         LUT6 (Prop_lut6_I2_O)        0.148    11.477 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_1_i_19/O
                         net (fo=1, routed)           0.716    12.193    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/d0[45]
    RAMB36_X2Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X2Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.913    15.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.064ns  (logic 1.128ns (10.195%)  route 9.936ns (89.805%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X35Y91         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/Q
                         net (fo=137, routed)         5.823     7.397    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state21
    SLICE_X75Y134        LUT6 (Prop_lut6_I0_O)        0.148     7.545 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_358/O
                         net (fo=1, routed)           0.922     8.467    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_358_n_8
    SLICE_X75Y135        LUT5 (Prop_lut5_I1_O)        0.148     8.615 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_223/O
                         net (fo=1, routed)           1.394    10.009    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_223_n_8
    SLICE_X75Y110        LUT4 (Prop_lut4_I2_O)        0.148    10.157 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_1_i_106/O
                         net (fo=1, routed)           1.060    11.218    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_1
    SLICE_X72Y98         LUT6 (Prop_lut6_I5_O)        0.148    11.366 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_1_i_17/O
                         net (fo=1, routed)           0.736    12.102    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/d0[47]
    RAMB36_X2Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X2Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.913    15.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_540_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.972ns  (logic 1.888ns (15.770%)  route 10.084ns (84.230%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X65Y110        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_540_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_540_reg[42]/Q
                         net (fo=7, routed)           2.005     3.579    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_540[42]
    SLICE_X83Y122        LUT5 (Prop_lut5_I2_O)        0.148     3.727 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abo1_reg_705[22]_i_15/O
                         net (fo=11, routed)          1.595     5.322    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_103_in[42]
    SLICE_X62Y121        LUT3 (Prop_lut3_I2_O)        0.170     5.492 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[34]_i_33/O
                         net (fo=3, routed)           1.782     7.274    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCa_4_fu_1741_p3[5]
    SLICE_X50Y128        LUT6 (Prop_lut6_I0_O)        0.368     7.642 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[25]_i_42/O
                         net (fo=2, routed)           1.213     8.855    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[25]_i_42_n_8
    SLICE_X48Y130        LUT6 (Prop_lut6_I1_O)        0.148     9.003 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[25]_i_15/O
                         net (fo=5, routed)           1.273    10.276    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_41_in[5]
    SLICE_X47Y118        LUT2 (Prop_lut2_I0_O)        0.156    10.432 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Asa1_reg_518[44]_i_4/O
                         net (fo=3, routed)           2.216    12.648    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCi_11_fu_3409_p3[44]
    SLICE_X86Y126        LUT5 (Prop_lut5_I1_O)        0.362    13.010 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507[44]_i_1/O
                         net (fo=1, routed)           0.000    13.010    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507[44]_i_1_n_8
    SLICE_X86Y126        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X86Y126        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507_reg[44]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X86Y126        FDRE (Setup_fdre_C_D)        0.052    16.003    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507_reg[44]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -13.010    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.954ns  (logic 1.128ns (10.298%)  route 9.826ns (89.702%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X35Y91         FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_reg[19]/Q
                         net (fo=137, routed)         1.498     3.072    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_CS_fsm_state21
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.148     3.220 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_322/O
                         net (fo=128, routed)         5.478     8.698    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_322_n_8
    SLICE_X80Y121        LUT5 (Prop_lut5_I0_O)        0.148     8.846 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_274/O
                         net (fo=1, routed)           1.005     9.851    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_274_n_8
    SLICE_X69Y115        LUT4 (Prop_lut4_I2_O)        0.148     9.999 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ram_reg_0_i_130/O
                         net (fo=1, routed)           1.455    11.454    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_0_17
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.148    11.602 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_0_i_21/O
                         net (fo=1, routed)           0.390    11.992    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/d0[23]
    RAMB36_X1Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X1Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.913    15.038    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_529_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.917ns  (logic 1.974ns (16.565%)  route 9.943ns (83.435%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X70Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y137        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683_reg[49]/Q
                         net (fo=7, routed)           1.326     2.974    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[49]
    SLICE_X65Y135        LUT5 (Prop_lut5_I0_O)        0.148     3.122 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[28]_i_39/O
                         net (fo=11, routed)          1.428     4.550    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_105_in[49]
    SLICE_X72Y128        LUT3 (Prop_lut3_I1_O)        0.172     4.722 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[42]_i_33/O
                         net (fo=3, routed)           3.053     7.775    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCa_4_fu_1741_p3[13]
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.378     8.153 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[42]_i_10/O
                         net (fo=2, routed)           1.137     9.290    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[42]_i_10_n_8
    SLICE_X34Y123        LUT6 (Prop_lut6_I1_O)        0.148     9.438 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abo1_reg_705[13]_i_2/O
                         net (fo=7, routed)           0.792    10.231    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_52_in[13]
    SLICE_X39Y112        LUT2 (Prop_lut2_I0_O)        0.156    10.387 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562[49]_i_4/O
                         net (fo=3, routed)           2.206    12.593    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCe_10_fu_3151_p3[49]
    SLICE_X79Y133        LUT5 (Prop_lut5_I2_O)        0.362    12.955 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_529[49]_i_1/O
                         net (fo=1, routed)           0.000    12.955    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_529[49]_i_1_n_8
    SLICE_X79Y133        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_529_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X79Y133        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_529_reg[49]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X79Y133        FDRE (Setup_fdre_C_D)        0.052    16.003    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amu1_reg_529_reg[49]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 1.974ns (16.603%)  route 9.915ns (83.397%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X70Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y137        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683_reg[49]/Q
                         net (fo=7, routed)           1.326     2.974    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[49]
    SLICE_X65Y135        LUT5 (Prop_lut5_I0_O)        0.148     3.122 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[28]_i_39/O
                         net (fo=11, routed)          1.428     4.550    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_105_in[49]
    SLICE_X72Y128        LUT3 (Prop_lut3_I1_O)        0.172     4.722 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[42]_i_33/O
                         net (fo=3, routed)           3.053     7.775    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCa_4_fu_1741_p3[13]
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.378     8.153 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[42]_i_10/O
                         net (fo=2, routed)           1.137     9.290    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[42]_i_10_n_8
    SLICE_X34Y123        LUT6 (Prop_lut6_I1_O)        0.148     9.438 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abo1_reg_705[13]_i_2/O
                         net (fo=7, routed)           0.792    10.231    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_52_in[13]
    SLICE_X39Y112        LUT2 (Prop_lut2_I0_O)        0.156    10.387 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562[49]_i_4/O
                         net (fo=3, routed)           2.179    12.565    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCe_10_fu_3151_p3[49]
    SLICE_X72Y137        LUT6 (Prop_lut6_I2_O)        0.362    12.927 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562[49]_i_1/O
                         net (fo=1, routed)           0.000    12.927    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562[49]_i_1_n_8
    SLICE_X72Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X72Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562_reg[49]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X72Y137        FDRE (Setup_fdre_C_D)        0.052    16.003    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562_reg[49]
  -------------------------------------------------------------------
                         required time                         16.003    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.885ns  (logic 1.974ns (16.609%)  route 9.911ns (83.391%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X70Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y137        FDRE (Prop_fdre_C_Q)         0.610     1.648 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683_reg[49]/Q
                         net (fo=7, routed)           1.326     2.974    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[49]
    SLICE_X65Y135        LUT5 (Prop_lut5_I0_O)        0.148     3.122 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[28]_i_39/O
                         net (fo=11, routed)          1.428     4.550    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_105_in[49]
    SLICE_X72Y128        LUT3 (Prop_lut3_I1_O)        0.172     4.722 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[42]_i_33/O
                         net (fo=3, routed)           3.053     7.775    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCa_4_fu_1741_p3[13]
    SLICE_X34Y120        LUT6 (Prop_lut6_I1_O)        0.378     8.153 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[42]_i_10/O
                         net (fo=2, routed)           1.137     9.290    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[42]_i_10_n_8
    SLICE_X34Y123        LUT6 (Prop_lut6_I1_O)        0.148     9.438 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abo1_reg_705[13]_i_2/O
                         net (fo=7, routed)           0.792    10.231    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_52_in[13]
    SLICE_X39Y112        LUT2 (Prop_lut2_I0_O)        0.156    10.387 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562[49]_i_4/O
                         net (fo=3, routed)           2.174    12.561    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCe_10_fu_3151_p3[49]
    SLICE_X72Y137        LUT5 (Prop_lut5_I1_O)        0.362    12.923 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573[49]_i_1/O
                         net (fo=1, routed)           0.000    12.923    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573[49]_i_1_n_8
    SLICE_X72Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X72Y137        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[49]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X72Y137        FDRE (Setup_fdre_C_D)        0.050    16.001    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[49]
  -------------------------------------------------------------------
                         required time                         16.001    
                         arrival time                         -12.923    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_540_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.869ns  (logic 1.675ns (14.112%)  route 10.194ns (85.888%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.986ns = ( 15.986 - 15.000 ) 
    Source Clock Delay      (SCD):    1.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         1.038     1.038    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X65Y110        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_540_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.536     1.574 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_540_reg[42]/Q
                         net (fo=7, routed)           2.005     3.579    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Amo1_reg_540[42]
    SLICE_X83Y122        LUT5 (Prop_lut5_I2_O)        0.148     3.727 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abo1_reg_705[22]_i_15/O
                         net (fo=11, routed)          1.595     5.322    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_103_in[42]
    SLICE_X62Y121        LUT3 (Prop_lut3_I2_O)        0.148     5.470 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[21]_i_28/O
                         net (fo=2, routed)           1.733     7.203    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCu_1_fu_1159_p3[56]
    SLICE_X50Y121        LUT6 (Prop_lut6_I0_O)        0.148     7.351 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[20]_i_6/O
                         net (fo=2, routed)           1.306     8.657    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Aga1_reg_683[20]_i_6_n_8
    SLICE_X62Y121        LUT6 (Prop_lut6_I3_O)        0.148     8.805 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Asu1_reg_760[59]_i_2/O
                         net (fo=7, routed)           0.982     9.788    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/p_109_in[57]
    SLICE_X76Y121        LUT2 (Prop_lut2_I0_O)        0.151     9.939 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ame1_reg_562[3]_i_3/O
                         net (fo=3, routed)           2.572    12.511    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/BCi_10_fu_3179_p3[3]
    SLICE_X40Y129        LUT5 (Prop_lut5_I0_O)        0.396    12.907 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551[3]_i_1/O
                         net (fo=1, routed)           0.000    12.907    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551[3]_i_1_n_8
    SLICE_X40Y129        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.986    15.986    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X40Y129        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551_reg[3]/C
                         clock pessimism              0.000    15.986    
                         clock uncertainty           -0.035    15.951    
    SLICE_X40Y129        FDRE (Setup_fdre_C_D)        0.050    16.001    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551_reg[3]
  -------------------------------------------------------------------
                         required time                         16.001    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  3.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_3_reg_928_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.255ns (43.221%)  route 0.335ns (56.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ap_clk
    SLICE_X63Y95         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_3_reg_928_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_3_reg_928_reg[4]/Q
                         net (fo=1, routed)           0.117     0.824    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_3_reg_928[4]
    SLICE_X62Y95         LUT6 (Prop_lut6_I0_O)        0.062     0.886 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_0_i_24/O
                         net (fo=1, routed)           0.218     1.105    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/d0[20]
    RAMB36_X1Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X1Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.542    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.513     1.055    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_11_reg_1022_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.285ns (44.403%)  route 0.357ns (55.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ap_clk
    SLICE_X62Y97         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_11_reg_1022_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.223     0.738 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_11_reg_1022_reg[7]/Q
                         net (fo=1, routed)           0.177     0.915    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_11_reg_1022[7]
    SLICE_X62Y98         LUT6 (Prop_lut6_I3_O)        0.062     0.977 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_0_i_21/O
                         net (fo=1, routed)           0.180     1.157    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/d0[23]
    RAMB36_X1Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X1Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     0.542    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.513     1.055    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu_reg_3611_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_694_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.255ns (80.817%)  route 0.061ns (19.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X47Y107        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu_reg_3611_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu_reg_3611_reg[4]/Q
                         net (fo=1, routed)           0.061     0.768    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu_reg_3611[4]
    SLICE_X46Y107        LUT6 (Prop_lut6_I4_O)        0.062     0.830 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_694[4]_i_1/O
                         net (fo=1, routed)           0.000     0.830    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_694[4]_i_1_n_8
    SLICE_X46Y107        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_694_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X46Y107        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_694_reg[4]/C
                         clock pessimism              0.000     0.542    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.161     0.703    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Abu1_reg_694_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami_reg_3760_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.255ns (80.056%)  route 0.064ns (19.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X71Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami_reg_3760_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami_reg_3760_reg[41]/Q
                         net (fo=1, routed)           0.064     0.771    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/KeccakF_RoundConstan_U/KeccakF1600_StatePer_KeccakF_RoundConstan_rom_U/Ami1_reg_551_reg[41][6]
    SLICE_X70Y134        LUT6 (Prop_lut6_I4_O)        0.062     0.833 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/KeccakF_RoundConstan_U/KeccakF1600_StatePer_KeccakF_RoundConstan_rom_U/Ami1_reg_551[41]_i_1/O
                         net (fo=1, routed)           0.000     0.833    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/KeccakF_RoundConstan_U_n_172
    SLICE_X70Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X70Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551_reg[41]/C
                         clock pessimism              0.000     0.542    
    SLICE_X70Y134        FDRE (Hold_fdre_C_D)         0.160     0.702    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ami1_reg_551_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama_reg_3738_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.255ns (80.900%)  route 0.060ns (19.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X72Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama_reg_3738_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama_reg_3738_reg[41]/Q
                         net (fo=1, routed)           0.060     0.768    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/KeccakF_RoundConstan_U/KeccakF1600_StatePer_KeccakF_RoundConstan_rom_U/Ama1_reg_573_reg[59]_0[11]
    SLICE_X73Y134        LUT6 (Prop_lut6_I4_O)        0.062     0.830 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/KeccakF_RoundConstan_U/KeccakF1600_StatePer_KeccakF_RoundConstan_rom_U/Ama1_reg_573[41]_i_1/O
                         net (fo=1, routed)           0.000     0.830    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/KeccakF_RoundConstan_U_n_132
    SLICE_X73Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X73Y134        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[41]/C
                         clock pessimism              0.000     0.542    
    SLICE_X73Y134        FDRE (Hold_fdre_C_D)         0.126     0.668    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ama1_reg_573_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase_reg_3804_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.255ns (80.900%)  route 0.060ns (19.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X82Y125        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase_reg_3804_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase_reg_3804_reg[57]/Q
                         net (fo=1, routed)           0.060     0.768    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase_reg_3804[57]
    SLICE_X83Y125        LUT5 (Prop_lut5_I3_O)        0.062     0.830 r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507[57]_i_1/O
                         net (fo=1, routed)           0.000     0.830    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507[57]_i_1_n_8
    SLICE_X83Y125        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/ap_clk
    SLICE_X83Y125        FDRE                                         r  bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507_reg[57]/C
                         clock pessimism              0.000     0.542    
    SLICE_X83Y125        FDRE (Hold_fdre_C_D)         0.126     0.668    bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Ase1_reg_507_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_6_reg_953_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.255ns (36.223%)  route 0.449ns (63.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ap_clk
    SLICE_X68Y95         FDRE                                         r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_6_reg_953_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_6_reg_953_reg[2]/Q
                         net (fo=1, routed)           0.188     0.896    bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_load_6_reg_953[2]
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.062     0.958 r  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/ram_reg_1_i_22/O
                         net (fo=1, routed)           0.261     1.219    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/d0[42]
    RAMB36_X2Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ap_clk
    RAMB36_X2Y19         RAMB36E1                                     r  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     0.542    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.513     1.055    bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_i_reg_788_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.193ns (55.044%)  route 0.158ns (44.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X52Y82         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[8]/Q
                         net (fo=44, routed)          0.158     0.865    bd_0_i/hls_inst/U0/ap_CS_fsm_state9
    SLICE_X53Y81         FDRE                                         r  bd_0_i/hls_inst/U0/i_i_reg_788_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X53Y81         FDRE                                         r  bd_0_i/hls_inst/U0/i_i_reg_788_reg[0]/C
                         clock pessimism              0.000     0.542    
    SLICE_X53Y81         FDRE (Hold_fdre_C_CE)        0.151     0.693    bd_0_i/hls_inst/U0/i_i_reg_788_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_i_reg_788_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.193ns (55.044%)  route 0.158ns (44.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X52Y82         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[8]/Q
                         net (fo=44, routed)          0.158     0.865    bd_0_i/hls_inst/U0/ap_CS_fsm_state9
    SLICE_X53Y81         FDRE                                         r  bd_0_i/hls_inst/U0/i_i_reg_788_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X53Y81         FDRE                                         r  bd_0_i/hls_inst/U0/i_i_reg_788_reg[1]/C
                         clock pessimism              0.000     0.542    
    SLICE_X53Y81         FDRE (Hold_fdre_C_CE)        0.151     0.693    bd_0_i/hls_inst/U0/i_i_reg_788_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/U0/i_i_reg_788_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.193ns (55.044%)  route 0.158ns (44.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.515     0.515    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X52Y82         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.193     0.708 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[8]/Q
                         net (fo=44, routed)          0.158     0.865    bd_0_i/hls_inst/U0/ap_CS_fsm_state9
    SLICE_X53Y81         FDRE                                         r  bd_0_i/hls_inst/U0/i_i_reg_788_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3362, unset)         0.542     0.542    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X53Y81         FDRE                                         r  bd_0_i/hls_inst/U0/i_i_reg_788_reg[2]/C
                         clock pessimism              0.000     0.542    
    SLICE_X53Y81         FDRE (Hold_fdre_C_CE)        0.151     0.693    bd_0_i/hls_inst/U0/i_i_reg_788_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.168         15.000      11.832     RAMB36_X2Y19  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         15.000      11.832     RAMB36_X2Y19  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         15.000      11.832     RAMB18_X1Y32  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_U/keccak_absorb_t_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         15.000      11.832     RAMB18_X1Y32  bd_0_i/hls_inst/U0/grp_keccak_absorb_fu_807/t_U/keccak_absorb_t_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         15.000      11.832     RAMB18_X1Y36  bd_0_i/hls_inst/U0/out_assign_U/pqcrystals_fips202_ref_sha3_256_out_assign_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         15.000      11.832     RAMB18_X1Y36  bd_0_i/hls_inst/U0/out_assign_U/pqcrystals_fips202_ref_sha3_256_out_assign_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.168         15.000      11.832     RAMB36_X1Y19  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.168         15.000      11.832     RAMB36_X1Y19  bd_0_i/hls_inst/U0/s_U/pqcrystals_fips202_ref_sha3_256_s_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         15.000      14.000     SLICE_X54Y82  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.500       7.000      SLICE_X54Y82  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X48Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X48Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X48Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X50Y79  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X50Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.500       7.000      SLICE_X54Y82  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.500       7.000      SLICE_X54Y82  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X51Y78  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[13]/C



