(S (NP (NNP RISC-V)) (VP (VBZ is) (NP (NP (DT a) (ADJP (NNP RISC) (VBN based)) (ADJP (JJ open) (CC and) (ADJP (JJ loyalty) (JJ free))) (NN instruction) (VBN set) (NN architecture)) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ has) (VP (VBN been) (VP (VBN developed) (PP (IN since) (NP (CD 2010)))))) (, ,) (CC and) (VP (MD can) (VP (VB be) (VP (VBN used) (PP (IN for) (NP (NP (JJ cost-effective) (JJ soft) (NNS processors)) (PP (IN on) (NP (NNP FPGAs))))))))))))) (. .))
(S (NP (NP (DT The) (JJ basic) (JJ 32-bit) (NN integer) (NN instruction) (VBN set)) (PP (IN in) (NP (NNP RISC-V)))) (VP (VBZ is) (VP (VBN defined) (PP (IN as) (NP (NP (NNP RV32I)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ is) (ADJP (JJ sufficient) (S (VP (TO to) (VP (VB support) (NP (DT the) (NN operating) (NN system) (NN environment))))))) (CC and) (VP (NNS suits) (PP (IN for) (NP (JJ embedded) (NNS systems))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT an) (JJ optimized) (NNP RV32I) (JJ soft) (NN processor)) (VP (VBN named) (S (NP (NNP RVCoreP)))) (VP (VBG adopting) (NP (JJ five-stage) (NN pipelining))))) (. .))
(S (NP (DT The) (NN processor)) (VP (NNS applies) (NP (CD three) (JJ effective) (NN optimization) (NNS methods)) (S (VP (TO to) (VP (VB improve) (NP (DT the) (NN operating) (NN frequency)))))) (. .))
(S (NP (DT These) (NNS methods)) (VP (VBP are) (NP (NP (JJ instruction) (NN fetch) (NN unit) (NN optimization)) (PP (VBG including) (NP (NP (VBN pipelined) (NN branch) (NN prediction) (NN mechanism)) (, ,) (NP (NNP ALU) (NN optimization)) (, ,) (CC and) (NP (NP (NNS data) (NN alignment) (CC and) (NN sign-extension) (NN optimization)) (PP (IN for) (NP (NNS data) (NN memory) (NN output)))))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP implement) (NP (NNP RVCoreP)) (PP (IN in) (NP (NNP Verilog) (NNP HDL)))) (CC and) (VP (VB verify) (NP (DT the) (NN behavior)) (S (VP (VBG using) (NP (NP (NNP Verilog) (NN simulation)) (CC and) (NP (DT an) (JJ actual) (NNP Xilinx) (NNP Atrix-7) (NNP FPGA) (NN board))))))) (. .))
(S (NP (PRP We)) (VP (VBP evaluate) (NP (NP (NP (NNP IPC)) (PRN (-LRB- -LRB-) (NP (NP (NNS instructions)) (PP (IN per) (NP (NN cycle)))) (-RRB- -RRB-))) (, ,) (NP (VBG operating) (NN frequency)) (, ,) (NP (NN hardware) (NN resource) (NN utilization)) (, ,) (CC and) (NP (NN processor) (NN performance)))) (. .))
(S (PP (IN From) (NP (DT the) (NN evaluation) (NNS results))) (, ,) (NP (PRP we)) (VP (VBP show) (SBAR (IN that) (S (NP (NNP RVCoreP)) (VP (VBZ achieves) (NP (ADJP (CD 30.0) (NN %)) (NN performance) (NN improvement)) (PP (VBN compared) (PP (IN with) (NP (NP (NNP VexRiscv)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (NP (DT a) (ADJP (NN high-performance) (CC and) (ADJP (JJ open) (NN source))) (NNP RV32I) (NN processor)) (VP (VBN selected) (PP (IN from) (NP (DT some) (JJ related) (NNS works))))))))))))))) (. .))
