
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F4)
	S7= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F5)
	S8= FU.Bub_IF=>CU_IF.Bub                                    Premise(F6)
	S9= FU.Halt_IF=>CU_IF.Halt                                  Premise(F7)
	S10= ICache.Hit=>CU_IF.ICacheHit                            Premise(F8)
	S11= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S12= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F10)
	S13= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F11)
	S14= ICache.Hit=>FU.ICacheHit                               Premise(F12)
	S15= IR_WB.Out=>FU.IR_WB                                    Premise(F13)
	S16= ALUOut_WB.Out=>FU.InWB                                 Premise(F14)
	S17= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F15)
	S18= ALUOut_WB.Out=>GPR.WData                               Premise(F16)
	S19= IR_WB.Out15_11=>GPR.WReg                               Premise(F17)
	S20= IMMU.Addr=>IAddrReg.In                                 Premise(F18)
	S21= PC.Out=>ICache.IEA                                     Premise(F19)
	S22= ICache.IEA=addr                                        Path(S5,S21)
	S23= ICache.Hit=ICacheHit(addr)                             ICache-Search(S22)
	S24= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S22,S3)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S23,S10)
	S26= FU.ICacheHit=ICacheHit(addr)                           Path(S23,S14)
	S27= ICache.Out=>ICacheReg.In                               Premise(F20)
	S28= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S24,S27)
	S29= PC.Out=>IMMU.IEA                                       Premise(F21)
	S30= IMMU.IEA=addr                                          Path(S5,S29)
	S31= CP0.ASID=>IMMU.PID                                     Premise(F22)
	S32= IMMU.PID=pid                                           Path(S4,S31)
	S33= IMMU.Addr={pid,addr}                                   IMMU-Search(S32,S30)
	S34= IAddrReg.In={pid,addr}                                 Path(S33,S20)
	S35= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S32,S30)
	S36= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S35,S11)
	S37= ICache.Out=>IR_ID.In                                   Premise(F23)
	S38= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S24,S37)
	S39= ICache.Out=>IR_IMMU.In                                 Premise(F24)
	S40= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S24,S39)
	S41= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F25)
	S42= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F26)
	S43= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F27)
	S44= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F28)
	S45= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F29)
	S46= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F30)
	S47= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F31)
	S48= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F32)
	S49= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F33)
	S50= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F34)
	S51= IR_EX.Out31_26=>CU_EX.Op                               Premise(F35)
	S52= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F36)
	S53= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F37)
	S54= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F38)
	S55= IR_ID.Out31_26=>CU_ID.Op                               Premise(F39)
	S56= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F40)
	S57= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F41)
	S58= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F42)
	S59= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F43)
	S60= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F44)
	S61= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F45)
	S62= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F46)
	S63= IR_WB.Out31_26=>CU_WB.Op                               Premise(F47)
	S64= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F48)
	S65= CtrlA_EX=0                                             Premise(F49)
	S66= CtrlB_EX=0                                             Premise(F50)
	S67= CtrlALUOut_MEM=0                                       Premise(F51)
	S68= CtrlALUOut_DMMU1=0                                     Premise(F52)
	S69= CtrlALUOut_DMMU2=0                                     Premise(F53)
	S70= CtrlALUOut_WB=0                                        Premise(F54)
	S71= CtrlA_MEM=0                                            Premise(F55)
	S72= CtrlA_WB=0                                             Premise(F56)
	S73= CtrlB_MEM=0                                            Premise(F57)
	S74= CtrlB_WB=0                                             Premise(F58)
	S75= CtrlICache=0                                           Premise(F59)
	S76= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S75)
	S77= CtrlIMMU=0                                             Premise(F60)
	S78= CtrlIR_DMMU1=0                                         Premise(F61)
	S79= CtrlIR_DMMU2=0                                         Premise(F62)
	S80= CtrlIR_EX=0                                            Premise(F63)
	S81= CtrlIR_ID=1                                            Premise(F64)
	S82= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S38,S81)
	S83= CtrlIR_IMMU=0                                          Premise(F65)
	S84= CtrlIR_MEM=0                                           Premise(F66)
	S85= CtrlIR_WB=0                                            Premise(F67)
	S86= CtrlGPR=0                                              Premise(F68)
	S87= CtrlIAddrReg=0                                         Premise(F69)
	S88= CtrlPC=0                                               Premise(F70)
	S89= CtrlPCInc=1                                            Premise(F71)
	S90= PC[Out]=addr+4                                         PC-Inc(S1,S88,S89)
	S91= PC[CIA]=addr                                           PC-Inc(S1,S88,S89)
	S92= CtrlIMem=0                                             Premise(F72)
	S93= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                     IMem-Hold(S2,S92)
	S94= CtrlICacheReg=0                                        Premise(F73)
	S95= CtrlASIDIn=0                                           Premise(F74)
	S96= CtrlCP0=0                                              Premise(F75)
	S97= CP0[ASID]=pid                                          CP0-Hold(S0,S96)
	S98= CtrlEPCIn=0                                            Premise(F76)
	S99= CtrlExCodeIn=0                                         Premise(F77)
	S100= CtrlIRMux=0                                           Premise(F78)
	S101= GPR[rS]=a                                             Premise(F79)
	S102= GPR[rT]=b                                             Premise(F80)

ID	S103= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S82)
	S104= IR_ID.Out31_26=0                                      IR-Out(S82)
	S105= IR_ID.Out25_21=rS                                     IR-Out(S82)
	S106= IR_ID.Out20_16=rT                                     IR-Out(S82)
	S107= IR_ID.Out15_11=rD                                     IR-Out(S82)
	S108= IR_ID.Out10_6=0                                       IR-Out(S82)
	S109= IR_ID.Out5_0=37                                       IR-Out(S82)
	S110= PC.Out=addr+4                                         PC-Out(S90)
	S111= PC.CIA=addr                                           PC-Out(S91)
	S112= PC.CIA31_28=addr[31:28]                               PC-Out(S91)
	S113= CP0.ASID=pid                                          CP0-Read-ASID(S97)
	S114= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F156)
	S115= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F157)
	S116= FU.Bub_IF=>CU_IF.Bub                                  Premise(F158)
	S117= FU.Halt_IF=>CU_IF.Halt                                Premise(F159)
	S118= ICache.Hit=>CU_IF.ICacheHit                           Premise(F160)
	S119= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F161)
	S120= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F162)
	S121= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F163)
	S122= ICache.Hit=>FU.ICacheHit                              Premise(F164)
	S123= IR_WB.Out=>FU.IR_WB                                   Premise(F165)
	S124= ALUOut_WB.Out=>FU.InWB                                Premise(F166)
	S125= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F167)
	S126= ALUOut_WB.Out=>GPR.WData                              Premise(F168)
	S127= IR_WB.Out15_11=>GPR.WReg                              Premise(F169)
	S128= IMMU.Addr=>IAddrReg.In                                Premise(F170)
	S129= PC.Out=>ICache.IEA                                    Premise(F171)
	S130= ICache.IEA=addr+4                                     Path(S110,S129)
	S131= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S130)
	S132= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S131,S118)
	S133= FU.ICacheHit=ICacheHit(addr+4)                        Path(S131,S122)
	S134= ICache.Out=>ICacheReg.In                              Premise(F172)
	S135= PC.Out=>IMMU.IEA                                      Premise(F173)
	S136= IMMU.IEA=addr+4                                       Path(S110,S135)
	S137= CP0.ASID=>IMMU.PID                                    Premise(F174)
	S138= IMMU.PID=pid                                          Path(S113,S137)
	S139= IMMU.Addr={pid,addr+4}                                IMMU-Search(S138,S136)
	S140= IAddrReg.In={pid,addr+4}                              Path(S139,S128)
	S141= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S138,S136)
	S142= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S141,S119)
	S143= ICache.Out=>IR_ID.In                                  Premise(F175)
	S144= ICache.Out=>IR_IMMU.In                                Premise(F176)
	S145= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F177)
	S146= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F178)
	S147= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F179)
	S148= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F180)
	S149= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F181)
	S150= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F182)
	S151= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F183)
	S152= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F184)
	S153= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F185)
	S154= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F186)
	S155= IR_EX.Out31_26=>CU_EX.Op                              Premise(F187)
	S156= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F188)
	S157= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F189)
	S158= CU_ID.IRFunc1=rT                                      Path(S106,S157)
	S159= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F190)
	S160= CU_ID.IRFunc2=rS                                      Path(S105,S159)
	S161= IR_ID.Out31_26=>CU_ID.Op                              Premise(F191)
	S162= CU_ID.Op=0                                            Path(S104,S161)
	S163= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F192)
	S164= CU_ID.IRFunc=37                                       Path(S109,S163)
	S165= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F193)
	S166= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F194)
	S167= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F195)
	S168= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F196)
	S169= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F197)
	S170= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F198)
	S171= IR_WB.Out31_26=>CU_WB.Op                              Premise(F199)
	S172= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F200)
	S173= CtrlA_EX=1                                            Premise(F201)
	S174= CtrlB_EX=1                                            Premise(F202)
	S175= CtrlALUOut_MEM=0                                      Premise(F203)
	S176= CtrlALUOut_DMMU1=0                                    Premise(F204)
	S177= CtrlALUOut_DMMU2=0                                    Premise(F205)
	S178= CtrlALUOut_WB=0                                       Premise(F206)
	S179= CtrlA_MEM=0                                           Premise(F207)
	S180= CtrlA_WB=0                                            Premise(F208)
	S181= CtrlB_MEM=0                                           Premise(F209)
	S182= CtrlB_WB=0                                            Premise(F210)
	S183= CtrlICache=0                                          Premise(F211)
	S184= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S76,S183)
	S185= CtrlIMMU=0                                            Premise(F212)
	S186= CtrlIR_DMMU1=0                                        Premise(F213)
	S187= CtrlIR_DMMU2=0                                        Premise(F214)
	S188= CtrlIR_EX=1                                           Premise(F215)
	S189= CtrlIR_ID=0                                           Premise(F216)
	S190= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S82,S189)
	S191= CtrlIR_IMMU=0                                         Premise(F217)
	S192= CtrlIR_MEM=0                                          Premise(F218)
	S193= CtrlIR_WB=0                                           Premise(F219)
	S194= CtrlGPR=0                                             Premise(F220)
	S195= GPR[rS]=a                                             GPR-Hold(S101,S194)
	S196= GPR[rT]=b                                             GPR-Hold(S102,S194)
	S197= CtrlIAddrReg=0                                        Premise(F221)
	S198= CtrlPC=0                                              Premise(F222)
	S199= CtrlPCInc=0                                           Premise(F223)
	S200= PC[CIA]=addr                                          PC-Hold(S91,S199)
	S201= PC[Out]=addr+4                                        PC-Hold(S90,S198,S199)
	S202= CtrlIMem=0                                            Premise(F224)
	S203= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S93,S202)
	S204= CtrlICacheReg=0                                       Premise(F225)
	S205= CtrlASIDIn=0                                          Premise(F226)
	S206= CtrlCP0=0                                             Premise(F227)
	S207= CP0[ASID]=pid                                         CP0-Hold(S97,S206)
	S208= CtrlEPCIn=0                                           Premise(F228)
	S209= CtrlExCodeIn=0                                        Premise(F229)
	S210= CtrlIRMux=0                                           Premise(F230)

EX	S211= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S190)
	S212= IR_ID.Out31_26=0                                      IR-Out(S190)
	S213= IR_ID.Out25_21=rS                                     IR-Out(S190)
	S214= IR_ID.Out20_16=rT                                     IR-Out(S190)
	S215= IR_ID.Out15_11=rD                                     IR-Out(S190)
	S216= IR_ID.Out10_6=0                                       IR-Out(S190)
	S217= IR_ID.Out5_0=37                                       IR-Out(S190)
	S218= PC.CIA=addr                                           PC-Out(S200)
	S219= PC.CIA31_28=addr[31:28]                               PC-Out(S200)
	S220= PC.Out=addr+4                                         PC-Out(S201)
	S221= CP0.ASID=pid                                          CP0-Read-ASID(S207)
	S222= ALU.Func=6'b000001                                    Premise(F231)
	S223= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F232)
	S224= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F233)
	S225= FU.Bub_IF=>CU_IF.Bub                                  Premise(F234)
	S226= FU.Halt_IF=>CU_IF.Halt                                Premise(F235)
	S227= ICache.Hit=>CU_IF.ICacheHit                           Premise(F236)
	S228= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F237)
	S229= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F238)
	S230= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F239)
	S231= ICache.Hit=>FU.ICacheHit                              Premise(F240)
	S232= IR_WB.Out=>FU.IR_WB                                   Premise(F241)
	S233= ALUOut_WB.Out=>FU.InWB                                Premise(F242)
	S234= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F243)
	S235= ALUOut_WB.Out=>GPR.WData                              Premise(F244)
	S236= IR_WB.Out15_11=>GPR.WReg                              Premise(F245)
	S237= IMMU.Addr=>IAddrReg.In                                Premise(F246)
	S238= PC.Out=>ICache.IEA                                    Premise(F247)
	S239= ICache.IEA=addr+4                                     Path(S220,S238)
	S240= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S239)
	S241= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S240,S227)
	S242= FU.ICacheHit=ICacheHit(addr+4)                        Path(S240,S231)
	S243= ICache.Out=>ICacheReg.In                              Premise(F248)
	S244= PC.Out=>IMMU.IEA                                      Premise(F249)
	S245= IMMU.IEA=addr+4                                       Path(S220,S244)
	S246= CP0.ASID=>IMMU.PID                                    Premise(F250)
	S247= IMMU.PID=pid                                          Path(S221,S246)
	S248= IMMU.Addr={pid,addr+4}                                IMMU-Search(S247,S245)
	S249= IAddrReg.In={pid,addr+4}                              Path(S248,S237)
	S250= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S247,S245)
	S251= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S250,S228)
	S252= ICache.Out=>IR_ID.In                                  Premise(F251)
	S253= ICache.Out=>IR_IMMU.In                                Premise(F252)
	S254= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F253)
	S255= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F254)
	S256= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F255)
	S257= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F256)
	S258= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F257)
	S259= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F258)
	S260= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F259)
	S261= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F260)
	S262= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F261)
	S263= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F262)
	S264= IR_EX.Out31_26=>CU_EX.Op                              Premise(F263)
	S265= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F264)
	S266= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F265)
	S267= CU_ID.IRFunc1=rT                                      Path(S214,S266)
	S268= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F266)
	S269= CU_ID.IRFunc2=rS                                      Path(S213,S268)
	S270= IR_ID.Out31_26=>CU_ID.Op                              Premise(F267)
	S271= CU_ID.Op=0                                            Path(S212,S270)
	S272= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F268)
	S273= CU_ID.IRFunc=37                                       Path(S217,S272)
	S274= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F269)
	S275= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F270)
	S276= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F271)
	S277= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F272)
	S278= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F273)
	S279= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F274)
	S280= IR_WB.Out31_26=>CU_WB.Op                              Premise(F275)
	S281= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F276)
	S282= CtrlA_EX=0                                            Premise(F277)
	S283= CtrlB_EX=0                                            Premise(F278)
	S284= CtrlALUOut_MEM=1                                      Premise(F279)
	S285= CtrlALUOut_DMMU1=0                                    Premise(F280)
	S286= CtrlALUOut_DMMU2=0                                    Premise(F281)
	S287= CtrlALUOut_WB=0                                       Premise(F282)
	S288= CtrlA_MEM=0                                           Premise(F283)
	S289= CtrlA_WB=0                                            Premise(F284)
	S290= CtrlB_MEM=0                                           Premise(F285)
	S291= CtrlB_WB=0                                            Premise(F286)
	S292= CtrlICache=0                                          Premise(F287)
	S293= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S184,S292)
	S294= CtrlIMMU=0                                            Premise(F288)
	S295= CtrlIR_DMMU1=0                                        Premise(F289)
	S296= CtrlIR_DMMU2=0                                        Premise(F290)
	S297= CtrlIR_EX=0                                           Premise(F291)
	S298= CtrlIR_ID=0                                           Premise(F292)
	S299= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S190,S298)
	S300= CtrlIR_IMMU=0                                         Premise(F293)
	S301= CtrlIR_MEM=1                                          Premise(F294)
	S302= CtrlIR_WB=0                                           Premise(F295)
	S303= CtrlGPR=0                                             Premise(F296)
	S304= GPR[rS]=a                                             GPR-Hold(S195,S303)
	S305= GPR[rT]=b                                             GPR-Hold(S196,S303)
	S306= CtrlIAddrReg=0                                        Premise(F297)
	S307= CtrlPC=0                                              Premise(F298)
	S308= CtrlPCInc=0                                           Premise(F299)
	S309= PC[CIA]=addr                                          PC-Hold(S200,S308)
	S310= PC[Out]=addr+4                                        PC-Hold(S201,S307,S308)
	S311= CtrlIMem=0                                            Premise(F300)
	S312= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S203,S311)
	S313= CtrlICacheReg=0                                       Premise(F301)
	S314= CtrlASIDIn=0                                          Premise(F302)
	S315= CtrlCP0=0                                             Premise(F303)
	S316= CP0[ASID]=pid                                         CP0-Hold(S207,S315)
	S317= CtrlEPCIn=0                                           Premise(F304)
	S318= CtrlExCodeIn=0                                        Premise(F305)
	S319= CtrlIRMux=0                                           Premise(F306)

MEM	S320= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S299)
	S321= IR_ID.Out31_26=0                                      IR-Out(S299)
	S322= IR_ID.Out25_21=rS                                     IR-Out(S299)
	S323= IR_ID.Out20_16=rT                                     IR-Out(S299)
	S324= IR_ID.Out15_11=rD                                     IR-Out(S299)
	S325= IR_ID.Out10_6=0                                       IR-Out(S299)
	S326= IR_ID.Out5_0=37                                       IR-Out(S299)
	S327= PC.CIA=addr                                           PC-Out(S309)
	S328= PC.CIA31_28=addr[31:28]                               PC-Out(S309)
	S329= PC.Out=addr+4                                         PC-Out(S310)
	S330= CP0.ASID=pid                                          CP0-Read-ASID(S316)
	S331= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F307)
	S332= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F308)
	S333= FU.Bub_IF=>CU_IF.Bub                                  Premise(F309)
	S334= FU.Halt_IF=>CU_IF.Halt                                Premise(F310)
	S335= ICache.Hit=>CU_IF.ICacheHit                           Premise(F311)
	S336= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F312)
	S337= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F313)
	S338= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F314)
	S339= ICache.Hit=>FU.ICacheHit                              Premise(F315)
	S340= IR_WB.Out=>FU.IR_WB                                   Premise(F316)
	S341= ALUOut_WB.Out=>FU.InWB                                Premise(F317)
	S342= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F318)
	S343= ALUOut_WB.Out=>GPR.WData                              Premise(F319)
	S344= IR_WB.Out15_11=>GPR.WReg                              Premise(F320)
	S345= IMMU.Addr=>IAddrReg.In                                Premise(F321)
	S346= PC.Out=>ICache.IEA                                    Premise(F322)
	S347= ICache.IEA=addr+4                                     Path(S329,S346)
	S348= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S347)
	S349= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S348,S335)
	S350= FU.ICacheHit=ICacheHit(addr+4)                        Path(S348,S339)
	S351= ICache.Out=>ICacheReg.In                              Premise(F323)
	S352= PC.Out=>IMMU.IEA                                      Premise(F324)
	S353= IMMU.IEA=addr+4                                       Path(S329,S352)
	S354= CP0.ASID=>IMMU.PID                                    Premise(F325)
	S355= IMMU.PID=pid                                          Path(S330,S354)
	S356= IMMU.Addr={pid,addr+4}                                IMMU-Search(S355,S353)
	S357= IAddrReg.In={pid,addr+4}                              Path(S356,S345)
	S358= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S355,S353)
	S359= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S358,S336)
	S360= ICache.Out=>IR_ID.In                                  Premise(F326)
	S361= ICache.Out=>IR_IMMU.In                                Premise(F327)
	S362= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F328)
	S363= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F329)
	S364= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F330)
	S365= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F331)
	S366= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F332)
	S367= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F333)
	S368= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F334)
	S369= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F335)
	S370= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F336)
	S371= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F337)
	S372= IR_EX.Out31_26=>CU_EX.Op                              Premise(F338)
	S373= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F339)
	S374= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F340)
	S375= CU_ID.IRFunc1=rT                                      Path(S323,S374)
	S376= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F341)
	S377= CU_ID.IRFunc2=rS                                      Path(S322,S376)
	S378= IR_ID.Out31_26=>CU_ID.Op                              Premise(F342)
	S379= CU_ID.Op=0                                            Path(S321,S378)
	S380= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F343)
	S381= CU_ID.IRFunc=37                                       Path(S326,S380)
	S382= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F344)
	S383= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F345)
	S384= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F346)
	S385= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F347)
	S386= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F348)
	S387= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F349)
	S388= IR_WB.Out31_26=>CU_WB.Op                              Premise(F350)
	S389= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F351)
	S390= CtrlA_EX=0                                            Premise(F352)
	S391= CtrlB_EX=0                                            Premise(F353)
	S392= CtrlALUOut_MEM=0                                      Premise(F354)
	S393= CtrlALUOut_DMMU1=1                                    Premise(F355)
	S394= CtrlALUOut_DMMU2=0                                    Premise(F356)
	S395= CtrlALUOut_WB=1                                       Premise(F357)
	S396= CtrlA_MEM=0                                           Premise(F358)
	S397= CtrlA_WB=1                                            Premise(F359)
	S398= CtrlB_MEM=0                                           Premise(F360)
	S399= CtrlB_WB=1                                            Premise(F361)
	S400= CtrlICache=0                                          Premise(F362)
	S401= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S293,S400)
	S402= CtrlIMMU=0                                            Premise(F363)
	S403= CtrlIR_DMMU1=1                                        Premise(F364)
	S404= CtrlIR_DMMU2=0                                        Premise(F365)
	S405= CtrlIR_EX=0                                           Premise(F366)
	S406= CtrlIR_ID=0                                           Premise(F367)
	S407= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S299,S406)
	S408= CtrlIR_IMMU=0                                         Premise(F368)
	S409= CtrlIR_MEM=0                                          Premise(F369)
	S410= CtrlIR_WB=1                                           Premise(F370)
	S411= CtrlGPR=0                                             Premise(F371)
	S412= GPR[rS]=a                                             GPR-Hold(S304,S411)
	S413= GPR[rT]=b                                             GPR-Hold(S305,S411)
	S414= CtrlIAddrReg=0                                        Premise(F372)
	S415= CtrlPC=0                                              Premise(F373)
	S416= CtrlPCInc=0                                           Premise(F374)
	S417= PC[CIA]=addr                                          PC-Hold(S309,S416)
	S418= PC[Out]=addr+4                                        PC-Hold(S310,S415,S416)
	S419= CtrlIMem=0                                            Premise(F375)
	S420= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S312,S419)
	S421= CtrlICacheReg=0                                       Premise(F376)
	S422= CtrlASIDIn=0                                          Premise(F377)
	S423= CtrlCP0=0                                             Premise(F378)
	S424= CP0[ASID]=pid                                         CP0-Hold(S316,S423)
	S425= CtrlEPCIn=0                                           Premise(F379)
	S426= CtrlExCodeIn=0                                        Premise(F380)
	S427= CtrlIRMux=0                                           Premise(F381)

WB	S428= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S407)
	S429= IR_ID.Out31_26=0                                      IR-Out(S407)
	S430= IR_ID.Out25_21=rS                                     IR-Out(S407)
	S431= IR_ID.Out20_16=rT                                     IR-Out(S407)
	S432= IR_ID.Out15_11=rD                                     IR-Out(S407)
	S433= IR_ID.Out10_6=0                                       IR-Out(S407)
	S434= IR_ID.Out5_0=37                                       IR-Out(S407)
	S435= PC.CIA=addr                                           PC-Out(S417)
	S436= PC.CIA31_28=addr[31:28]                               PC-Out(S417)
	S437= PC.Out=addr+4                                         PC-Out(S418)
	S438= CP0.ASID=pid                                          CP0-Read-ASID(S424)
	S439= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F532)
	S440= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F533)
	S441= FU.Bub_IF=>CU_IF.Bub                                  Premise(F534)
	S442= FU.Halt_IF=>CU_IF.Halt                                Premise(F535)
	S443= ICache.Hit=>CU_IF.ICacheHit                           Premise(F536)
	S444= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F537)
	S445= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F538)
	S446= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F539)
	S447= ICache.Hit=>FU.ICacheHit                              Premise(F540)
	S448= IR_WB.Out=>FU.IR_WB                                   Premise(F541)
	S449= ALUOut_WB.Out=>FU.InWB                                Premise(F542)
	S450= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F543)
	S451= ALUOut_WB.Out=>GPR.WData                              Premise(F544)
	S452= IR_WB.Out15_11=>GPR.WReg                              Premise(F545)
	S453= IMMU.Addr=>IAddrReg.In                                Premise(F546)
	S454= PC.Out=>ICache.IEA                                    Premise(F547)
	S455= ICache.IEA=addr+4                                     Path(S437,S454)
	S456= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S455)
	S457= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S456,S443)
	S458= FU.ICacheHit=ICacheHit(addr+4)                        Path(S456,S447)
	S459= ICache.Out=>ICacheReg.In                              Premise(F548)
	S460= PC.Out=>IMMU.IEA                                      Premise(F549)
	S461= IMMU.IEA=addr+4                                       Path(S437,S460)
	S462= CP0.ASID=>IMMU.PID                                    Premise(F550)
	S463= IMMU.PID=pid                                          Path(S438,S462)
	S464= IMMU.Addr={pid,addr+4}                                IMMU-Search(S463,S461)
	S465= IAddrReg.In={pid,addr+4}                              Path(S464,S453)
	S466= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S463,S461)
	S467= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S466,S444)
	S468= ICache.Out=>IR_ID.In                                  Premise(F551)
	S469= ICache.Out=>IR_IMMU.In                                Premise(F552)
	S470= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F553)
	S471= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F554)
	S472= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F555)
	S473= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F556)
	S474= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F557)
	S475= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F558)
	S476= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F559)
	S477= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F560)
	S478= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F561)
	S479= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F562)
	S480= IR_EX.Out31_26=>CU_EX.Op                              Premise(F563)
	S481= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F564)
	S482= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F565)
	S483= CU_ID.IRFunc1=rT                                      Path(S431,S482)
	S484= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F566)
	S485= CU_ID.IRFunc2=rS                                      Path(S430,S484)
	S486= IR_ID.Out31_26=>CU_ID.Op                              Premise(F567)
	S487= CU_ID.Op=0                                            Path(S429,S486)
	S488= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F568)
	S489= CU_ID.IRFunc=37                                       Path(S434,S488)
	S490= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F569)
	S491= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F570)
	S492= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F571)
	S493= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F572)
	S494= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F573)
	S495= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F574)
	S496= IR_WB.Out31_26=>CU_WB.Op                              Premise(F575)
	S497= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F576)
	S498= CtrlA_EX=0                                            Premise(F577)
	S499= CtrlB_EX=0                                            Premise(F578)
	S500= CtrlALUOut_MEM=0                                      Premise(F579)
	S501= CtrlALUOut_DMMU1=0                                    Premise(F580)
	S502= CtrlALUOut_DMMU2=0                                    Premise(F581)
	S503= CtrlALUOut_WB=0                                       Premise(F582)
	S504= CtrlA_MEM=0                                           Premise(F583)
	S505= CtrlA_WB=0                                            Premise(F584)
	S506= CtrlB_MEM=0                                           Premise(F585)
	S507= CtrlB_WB=0                                            Premise(F586)
	S508= CtrlICache=0                                          Premise(F587)
	S509= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S401,S508)
	S510= CtrlIMMU=0                                            Premise(F588)
	S511= CtrlIR_DMMU1=0                                        Premise(F589)
	S512= CtrlIR_DMMU2=0                                        Premise(F590)
	S513= CtrlIR_EX=0                                           Premise(F591)
	S514= CtrlIR_ID=0                                           Premise(F592)
	S515= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S407,S514)
	S516= CtrlIR_IMMU=0                                         Premise(F593)
	S517= CtrlIR_MEM=0                                          Premise(F594)
	S518= CtrlIR_WB=0                                           Premise(F595)
	S519= CtrlGPR=1                                             Premise(F596)
	S520= CtrlIAddrReg=0                                        Premise(F597)
	S521= CtrlPC=0                                              Premise(F598)
	S522= CtrlPCInc=0                                           Premise(F599)
	S523= PC[CIA]=addr                                          PC-Hold(S417,S522)
	S524= PC[Out]=addr+4                                        PC-Hold(S418,S521,S522)
	S525= CtrlIMem=0                                            Premise(F600)
	S526= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S420,S525)
	S527= CtrlICacheReg=0                                       Premise(F601)
	S528= CtrlASIDIn=0                                          Premise(F602)
	S529= CtrlCP0=0                                             Premise(F603)
	S530= CP0[ASID]=pid                                         CP0-Hold(S424,S529)
	S531= CtrlEPCIn=0                                           Premise(F604)
	S532= CtrlExCodeIn=0                                        Premise(F605)
	S533= CtrlIRMux=0                                           Premise(F606)

POST	S509= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S401,S508)
	S515= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S407,S514)
	S523= PC[CIA]=addr                                          PC-Hold(S417,S522)
	S524= PC[Out]=addr+4                                        PC-Hold(S418,S521,S522)
	S526= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S420,S525)
	S530= CP0[ASID]=pid                                         CP0-Hold(S424,S529)

