// Seed: 3937037491
module module_0 (
    output supply1 id_0,
    output wire id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5
);
  assign id_0 = 1 ? id_5 : id_5;
  wor id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign id_0 = id_11;
  wire id_16;
  assign id_9 = 1;
  wire id_17;
  wire id_18;
  tri0 id_19 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri0  id_1,
    output wor   id_2,
    output uwire id_3,
    input  tri   id_4,
    input  wor   id_5
);
  supply1 id_7;
  always_ff @(id_7 + 1 !== id_0 or posedge 1) begin
    id_7 = id_4;
  end
  uwire id_8 = 1'b0;
  id_9(
      .id_0(id_10), .id_1(1), .id_2(1), .id_3(id_8)
  );
  wire id_11, id_12;
  module_0(
      id_2, id_7, id_7, id_7, id_7, id_1
  );
  task id_13(input id_14);
  endtask
endmodule
