

================================================================
== Vitis HLS Report for 'Primal_Bound'
================================================================
* Date:           Fri Jan  9 14:26:36 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_projNeg_221_fu_158                         |projNeg_221                         |        ?|        ?|         ?|         ?|    ?|    ?|                                             no|
        |grp_projPos22_fu_168                           |projPos22                           |        ?|        ?|         ?|         ?|    ?|    ?|                                             no|
        |grp_loadDDR_data_2023_fu_178                   |loadDDR_data_2023                   |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_loadDDR_data_2124_fu_189                   |loadDDR_data_2124                   |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_edot_325_fu_200                            |edot_325                            |        ?|        ?|         ?|         ?|    ?|    ?|                                             no|
        |grp_edot_426_fu_208                            |edot_426                            |        ?|        ?|         ?|         ?|    ?|    ?|                                             no|
        |grp_scale_and_twoNormSquared_for_lub27_fu_216  |scale_and_twoNormSquared_for_lub27  |        ?|        ?|         ?|         ?|    ?|    ?|                                             no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_24 = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 8 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasUpper_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%hasUpper_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hasUpper"   --->   Operation 10 'read' 'hasUpper_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_hasLower_read = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_hasLower_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hasLower_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hasLower"   --->   Operation 12 'read' 'hasLower_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nCols_assign_c1 = alloca i64 1"   --->   Operation 13 'alloca' 'nCols_assign_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nCols_assign_c = alloca i64 1"   --->   Operation 14 'alloca' 'nCols_assign_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%primalInfeasBound_fifo_lb_i = alloca i64 1"   --->   Operation 15 'alloca' 'primalInfeasBound_fifo_lb_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%primalInfeasBound_fifo_ub_i = alloca i64 1"   --->   Operation 16 'alloca' 'primalInfeasBound_fifo_ub_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%primalInfeasBound_edotfifo_lb_i = alloca i64 1"   --->   Operation 17 'alloca' 'primalInfeasBound_edotfifo_lb_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%primalInfeasBound_edotfifo_ub_i = alloca i64 1"   --->   Operation 18 'alloca' 'primalInfeasBound_edotfifo_ub_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hasLower_fifo_i = alloca i64 1"   --->   Operation 19 'alloca' 'hasLower_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hasUpper_fifo_i = alloca i64 1"   --->   Operation 20 'alloca' 'hasUpper_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 21 [2/2] (0.71ns)   --->   "%call_ln109 = call void @projNeg.221, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasBound_fifo_lb_i, i32 %p_read_24, i32 %nCols_assign_c1" [./Compute_Dual_Infeasibility.hpp:109->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 21 'call' 'call_ln109' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [2/2] (0.71ns)   --->   "%call_ln110 = call void @projPos22, i512 %primalInfeasRay_SVfifo_ub_i, i512 %primalInfeasBound_fifo_ub_i, i32 %p_read_24, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 22 'call' 'call_ln110' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (1.18ns)   --->   "%call_ln112 = call void @loadDDR_data.2023, i512 %gmem9, i64 %hasLower_read, i512 %hasLower_fifo_i, i32 %p_read_24" [./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 23 'call' 'call_ln112' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (1.18ns)   --->   "%call_ln113 = call void @loadDDR_data.2124, i512 %gmem10, i64 %hasUpper_read, i512 %hasUpper_fifo_i, i32 %p_read_24" [./Compute_Dual_Infeasibility.hpp:113->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 24 'call' 'call_ln113' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln109 = call void @projNeg.221, i512 %primalInfeasRay_SVfifo_lb_i, i512 %primalInfeasBound_fifo_lb_i, i32 %p_read_24, i32 %nCols_assign_c1" [./Compute_Dual_Infeasibility.hpp:109->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 25 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln110 = call void @projPos22, i512 %primalInfeasRay_SVfifo_ub_i, i512 %primalInfeasBound_fifo_ub_i, i32 %p_read_24, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:110->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 26 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln112 = call void @loadDDR_data.2023, i512 %gmem9, i64 %hasLower_read, i512 %hasLower_fifo_i, i32 %p_read_24" [./Compute_Dual_Infeasibility.hpp:112->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 27 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln113 = call void @loadDDR_data.2124, i512 %gmem10, i64 %hasUpper_read, i512 %hasUpper_fifo_i, i32 %p_read_24" [./Compute_Dual_Infeasibility.hpp:113->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 28 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln115 = call void @edot.325, i512 %primalInfeasBound_fifo_lb_i, i512 %hasLower_fifo_i, i512 %primalInfeasBound_edotfifo_lb_i, i32 %nCols_assign_c1" [./Compute_Dual_Infeasibility.hpp:115->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 29 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln116 = call void @edot.426, i512 %primalInfeasBound_fifo_ub_i, i512 %hasUpper_fifo_i, i512 %primalInfeasBound_edotfifo_ub_i, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:116->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 30 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln115 = call void @edot.325, i512 %primalInfeasBound_fifo_lb_i, i512 %hasLower_fifo_i, i512 %primalInfeasBound_edotfifo_lb_i, i32 %nCols_assign_c1" [./Compute_Dual_Infeasibility.hpp:115->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 31 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln116 = call void @edot.426, i512 %primalInfeasBound_fifo_ub_i, i512 %hasUpper_fifo_i, i512 %primalInfeasBound_edotfifo_ub_i, i32 %nCols_assign_c" [./Compute_Dual_Infeasibility.hpp:116->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 32 'call' 'call_ln116' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.11>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 33 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled"   --->   Operation 34 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale1_read = muxlogic"   --->   Operation 35 'muxlogic' 'muxLogicCE_to_colScale1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%colScale1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %colScale1"   --->   Operation 36 'read' 'colScale1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (2.11ns)   --->   "%call_ln118 = call void @scale_and_twoNormSquared_for_lub27, i512 %gmem7, i64 %colScale1_read, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_ub_i, i64 %pBoundLbResSq_i, i64 %pBoundUbResSq_i, i32 %p_read_24, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 37 'call' 'call_ln118' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c1, i32 %nCols_assign_c1"   --->   Operation 38 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_296 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_OC_assign_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_assign_c, i32 %nCols_assign_c"   --->   Operation 40 'specchannel' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_assign_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln97 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./Compute_Dual_Infeasibility.hpp:97->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 42 'specdataflowpipeline' 'specdataflowpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasRay_SVfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem9, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_39, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem10, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_38, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_297 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_fifo_lb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_fifo_lb_i, i512 %primalInfeasBound_fifo_lb_i"   --->   Operation 48 'specchannel' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty_298 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_fifo_ub_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_fifo_ub_i, i512 %primalInfeasBound_fifo_ub_i"   --->   Operation 50 'specchannel' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_299 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_edotfifo_lb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_lb_i"   --->   Operation 52 'specchannel' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_300 = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_edotfifo_ub_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_edotfifo_ub_i, i512 %primalInfeasBound_edotfifo_ub_i"   --->   Operation 54 'specchannel' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_ub_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_301 = specchannel i32 @_ssdm_op_SpecChannel, void @hasLower_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %hasLower_fifo_i, i512 %hasLower_fifo_i"   --->   Operation 56 'specchannel' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %hasLower_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_302 = specchannel i32 @_ssdm_op_SpecChannel, void @hasUpper_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %hasUpper_fifo_i, i512 %hasUpper_fifo_i"   --->   Operation 58 'specchannel' 'empty_302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %hasUpper_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln118 = call void @scale_and_twoNormSquared_for_lub27, i512 %gmem7, i64 %colScale1_read, i512 %primalInfeasBound_edotfifo_lb_i, i512 %primalInfeasBound_edotfifo_ub_i, i64 %pBoundLbResSq_i, i64 %pBoundUbResSq_i, i32 %p_read_24, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:118->./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 60 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln178 = ret" [./Compute_Dual_Infeasibility.hpp:178->Infeasi_Res_S2.cpp:111]   --->   Operation 61 'ret' 'ret_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ primalInfeasRay_SVfifo_lb_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ primalInfeasRay_SVfifo_ub_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ hasLower]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ hasUpper]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ colScale1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pBoundUbResSq_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pBoundLbResSq_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifScaled]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_p_read_24         (muxlogic            ) [ 0000000]
p_read_24                       (read                ) [ 0011111]
muxLogicCE_to_hasUpper_read     (muxlogic            ) [ 0000000]
hasUpper_read                   (read                ) [ 0010000]
muxLogicCE_to_hasLower_read     (muxlogic            ) [ 0000000]
hasLower_read                   (read                ) [ 0010000]
nCols_assign_c1                 (alloca              ) [ 0111111]
nCols_assign_c                  (alloca              ) [ 0111111]
primalInfeasBound_fifo_lb_i     (alloca              ) [ 0111111]
primalInfeasBound_fifo_ub_i     (alloca              ) [ 0111111]
primalInfeasBound_edotfifo_lb_i (alloca              ) [ 0011111]
primalInfeasBound_edotfifo_ub_i (alloca              ) [ 0011111]
hasLower_fifo_i                 (alloca              ) [ 0111111]
hasUpper_fifo_i                 (alloca              ) [ 0111111]
call_ln109                      (call                ) [ 0000000]
call_ln110                      (call                ) [ 0000000]
call_ln112                      (call                ) [ 0000000]
call_ln113                      (call                ) [ 0000000]
call_ln115                      (call                ) [ 0000000]
call_ln116                      (call                ) [ 0000000]
muxLogicCE_to_ifScaled_read     (muxlogic            ) [ 0000000]
ifScaled_read                   (read                ) [ 0000001]
muxLogicCE_to_colScale1_read    (muxlogic            ) [ 0000000]
colScale1_read                  (read                ) [ 0000001]
empty                           (specchannel         ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
empty_296                       (specchannel         ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
specdataflowpipeline_ln97       (specdataflowpipeline) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
empty_297                       (specchannel         ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
empty_298                       (specchannel         ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
empty_299                       (specchannel         ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
empty_300                       (specchannel         ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
empty_301                       (specchannel         ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
empty_302                       (specchannel         ) [ 0000000]
specinterface_ln0               (specinterface       ) [ 0000000]
call_ln118                      (call                ) [ 0000000]
ret_ln178                       (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="primalInfeasRay_SVfifo_lb_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasRay_SVfifo_lb_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="primalInfeasRay_SVfifo_ub_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasRay_SVfifo_ub_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hasLower">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hasLower"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="hasUpper">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hasUpper"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="colScale1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pBoundUbResSq_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pBoundUbResSq_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pBoundLbResSq_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pBoundLbResSq_i"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ifScaled">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifScaled"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projNeg.221"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projPos22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadDDR_data.2023"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadDDR_data.2124"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edot.325"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edot.426"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_and_twoNormSquared_for_lub27"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_OC_assign_c1_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nCols_OC_assign_c_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasBound_fifo_lb_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasBound_fifo_ub_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasBound_edotfifo_lb_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasBound_edotfifo_ub_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hasLower_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hasUpper_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="nCols_assign_c1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nCols_assign_c1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="nCols_assign_c_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nCols_assign_c/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="primalInfeasBound_fifo_lb_i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalInfeasBound_fifo_lb_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="primalInfeasBound_fifo_ub_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalInfeasBound_fifo_ub_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="primalInfeasBound_edotfifo_lb_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalInfeasBound_edotfifo_lb_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="primalInfeasBound_edotfifo_ub_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalInfeasBound_edotfifo_ub_i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="hasLower_fifo_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hasLower_fifo_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="hasUpper_fifo_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hasUpper_fifo_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_24_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="hasUpper_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hasUpper_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="hasLower_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hasLower_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ifScaled_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifScaled_read/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="colScale1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colScale1_read/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_projNeg_221_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="512" slack="0"/>
<pin id="161" dir="0" index="2" bw="512" slack="0"/>
<pin id="162" dir="0" index="3" bw="32" slack="0"/>
<pin id="163" dir="0" index="4" bw="32" slack="0"/>
<pin id="164" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_projPos22_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="512" slack="0"/>
<pin id="171" dir="0" index="2" bw="512" slack="0"/>
<pin id="172" dir="0" index="3" bw="32" slack="0"/>
<pin id="173" dir="0" index="4" bw="32" slack="0"/>
<pin id="174" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_loadDDR_data_2023_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="512" slack="0"/>
<pin id="181" dir="0" index="2" bw="64" slack="0"/>
<pin id="182" dir="0" index="3" bw="512" slack="0"/>
<pin id="183" dir="0" index="4" bw="32" slack="0"/>
<pin id="184" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_loadDDR_data_2124_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="512" slack="0"/>
<pin id="192" dir="0" index="2" bw="64" slack="0"/>
<pin id="193" dir="0" index="3" bw="512" slack="0"/>
<pin id="194" dir="0" index="4" bw="32" slack="0"/>
<pin id="195" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_edot_325_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="512" slack="2"/>
<pin id="203" dir="0" index="2" bw="512" slack="2"/>
<pin id="204" dir="0" index="3" bw="512" slack="2"/>
<pin id="205" dir="0" index="4" bw="32" slack="2"/>
<pin id="206" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_edot_426_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="512" slack="2"/>
<pin id="211" dir="0" index="2" bw="512" slack="2"/>
<pin id="212" dir="0" index="3" bw="512" slack="2"/>
<pin id="213" dir="0" index="4" bw="32" slack="2"/>
<pin id="214" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln116/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_scale_and_twoNormSquared_for_lub27_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="512" slack="0"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="0" index="3" bw="512" slack="4"/>
<pin id="221" dir="0" index="4" bw="512" slack="4"/>
<pin id="222" dir="0" index="5" bw="64" slack="0"/>
<pin id="223" dir="0" index="6" bw="64" slack="0"/>
<pin id="224" dir="0" index="7" bw="32" slack="4"/>
<pin id="225" dir="0" index="8" bw="32" slack="0"/>
<pin id="226" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read_24/1 muxLogicCE_to_ifScaled_read/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_hasUpper_read/1 muxLogicCE_to_colScale1_read/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="muxLogicCE_to_hasLower_read_fu_237">
<pin_list>
<pin id="238" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_hasLower_read/1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="p_read_24_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_24 "/>
</bind>
</comp>

<comp id="248" class="1005" name="hasUpper_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hasUpper_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="hasLower_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hasLower_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="nCols_assign_c1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nCols_assign_c1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="nCols_assign_c_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nCols_assign_c "/>
</bind>
</comp>

<comp id="270" class="1005" name="primalInfeasBound_fifo_lb_i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="512" slack="0"/>
<pin id="272" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="primalInfeasBound_fifo_lb_i "/>
</bind>
</comp>

<comp id="276" class="1005" name="primalInfeasBound_fifo_ub_i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="512" slack="0"/>
<pin id="278" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="primalInfeasBound_fifo_ub_i "/>
</bind>
</comp>

<comp id="282" class="1005" name="primalInfeasBound_edotfifo_lb_i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="512" slack="2"/>
<pin id="284" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="primalInfeasBound_edotfifo_lb_i "/>
</bind>
</comp>

<comp id="288" class="1005" name="primalInfeasBound_edotfifo_ub_i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="512" slack="2"/>
<pin id="290" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="primalInfeasBound_edotfifo_ub_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="hasLower_fifo_i_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="512" slack="0"/>
<pin id="296" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="hasLower_fifo_i "/>
</bind>
</comp>

<comp id="300" class="1005" name="hasUpper_fifo_i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="512" slack="0"/>
<pin id="302" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="hasUpper_fifo_i "/>
</bind>
</comp>

<comp id="306" class="1005" name="ifScaled_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ifScaled_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="colScale1_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="colScale1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="128" pin="2"/><net_sink comp="158" pin=3"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="128" pin="2"/><net_sink comp="168" pin=3"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="140" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="128" pin="2"/><net_sink comp="178" pin=4"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="134" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="128" pin="2"/><net_sink comp="189" pin=4"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="229"><net_src comp="152" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="232"><net_src comp="146" pin="2"/><net_sink comp="216" pin=8"/></net>

<net id="242"><net_src comp="128" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="216" pin=7"/></net>

<net id="251"><net_src comp="134" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="256"><net_src comp="140" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="261"><net_src comp="96" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="267"><net_src comp="100" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="168" pin=4"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="273"><net_src comp="104" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="279"><net_src comp="108" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="285"><net_src comp="112" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="200" pin=3"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="291"><net_src comp="116" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="297"><net_src comp="120" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="303"><net_src comp="124" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="309"><net_src comp="146" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="216" pin=8"/></net>

<net id="314"><net_src comp="152" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="216" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pBoundUbResSq_i | {5 6 }
	Port: pBoundLbResSq_i | {5 6 }
 - Input state : 
	Port: Primal_Bound : primalInfeasRay_SVfifo_lb_i | {1 2 }
	Port: Primal_Bound : primalInfeasRay_SVfifo_ub_i | {1 2 }
	Port: Primal_Bound : gmem9 | {1 2 }
	Port: Primal_Bound : hasLower | {1 }
	Port: Primal_Bound : gmem10 | {1 2 }
	Port: Primal_Bound : hasUpper | {1 }
	Port: Primal_Bound : gmem7 | {5 6 }
	Port: Primal_Bound : colScale1 | {5 }
	Port: Primal_Bound : p_read | {1 }
	Port: Primal_Bound : ifScaled | {5 }
  - Chain level:
	State 1
		call_ln109 : 1
		call_ln110 : 1
		call_ln112 : 1
		call_ln113 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |             grp_projNeg_221_fu_158            |    0    |    0    |   600   |   783   |
|          |              grp_projPos22_fu_168             |    0    |    0    |   600   |   783   |
|          |          grp_loadDDR_data_2023_fu_178         |    0    |  0.472  |   673   |   220   |
|   call   |          grp_loadDDR_data_2124_fu_189         |    0    |  0.472  |   673   |   220   |
|          |              grp_edot_325_fu_200              |    48   |  7.312  |   2480  |   2791  |
|          |              grp_edot_426_fu_208              |    48   |  7.312  |   2480  |   2791  |
|          | grp_scale_and_twoNormSquared_for_lub27_fu_216 |    96   |  49.486 |  44985  |  27075  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |             p_read_24_read_fu_128             |    0    |    0    |    0    |    0    |
|          |           hasUpper_read_read_fu_134           |    0    |    0    |    0    |    0    |
|   read   |           hasLower_read_read_fu_140           |    0    |    0    |    0    |    0    |
|          |           ifScaled_read_read_fu_146           |    0    |    0    |    0    |    0    |
|          |           colScale1_read_read_fu_152          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_233                  |    0    |    0    |    0    |    0    |
| muxlogic |                   grp_fu_235                  |    0    |    0    |    0    |    0    |
|          |       muxLogicCE_to_hasLower_read_fu_237      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |   192   |  65.054 |  52491  |  34663  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|         colScale1_read_reg_311        |   64   |
|        hasLower_fifo_i_reg_294        |   512  |
|         hasLower_read_reg_253         |   64   |
|        hasUpper_fifo_i_reg_300        |   512  |
|         hasUpper_read_reg_248         |   64   |
|         ifScaled_read_reg_306         |   32   |
|        nCols_assign_c1_reg_258        |   32   |
|         nCols_assign_c_reg_264        |   32   |
|           p_read_24_reg_239           |   32   |
|primalInfeasBound_edotfifo_lb_i_reg_282|   512  |
|primalInfeasBound_edotfifo_ub_i_reg_288|   512  |
|  primalInfeasBound_fifo_lb_i_reg_270  |   512  |
|  primalInfeasBound_fifo_ub_i_reg_276  |   512  |
+---------------------------------------+--------+
|                 Total                 |  3392  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|             grp_projNeg_221_fu_158            |  p3  |   2  |  32  |   64   ||    0    ||    32   |
|              grp_projPos22_fu_168             |  p3  |   2  |  32  |   64   ||    0    ||    32   |
|          grp_loadDDR_data_2023_fu_178         |  p2  |   2  |  64  |   128  ||    0    ||    64   |
|          grp_loadDDR_data_2023_fu_178         |  p4  |   2  |  32  |   64   ||    0    ||    32   |
|          grp_loadDDR_data_2124_fu_189         |  p2  |   2  |  64  |   128  ||    0    ||    64   |
|          grp_loadDDR_data_2124_fu_189         |  p4  |   2  |  32  |   64   ||    0    ||    32   |
| grp_scale_and_twoNormSquared_for_lub27_fu_216 |  p2  |   2  |  64  |   128  ||    0    ||    64   |
| grp_scale_and_twoNormSquared_for_lub27_fu_216 |  p8  |   2  |  32  |   64   ||    0    ||    32   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     Total                     |      |      |      |   704  ||  3.371  ||    0    ||   352   |
|-----------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   192  |   65   |  52491 |  34663 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   352  |
|  Register |    -   |    -   |  3392  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   192  |   68   |  55883 |  35015 |
+-----------+--------+--------+--------+--------+
