module mux4(input logic [3:0]in,[1:0]sel, output logic out);

assign out = (in0&~sel0&~sel1)|(in1&sel0&~sel1)|(in2&~sel0&sel1)|(in3&sel0&sel1);

endmodule