Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Mar 23 20:26:14 2025
| Host         : LukasDell running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  137         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (220)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: RX/r_Rx_DV_reg/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/clk_div/count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (220)
--------------------------------------------------
 There are 220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  248          inf        0.000                      0                  248           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           248 Endpoints
Min Delay           248 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.735ns  (logic 4.985ns (42.477%)  route 6.750ns (57.523%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE                         0.000     0.000 r  RX/r_Rx_Byte_reg[4]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RX/r_Rx_Byte_reg[4]/Q
                         net (fo=29, routed)          2.638     3.156    RX/p_0_in0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.280 r  RX/seg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.452     3.732    RX/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.150     3.882 r  RX/seg_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.705     4.587    RX/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I4_O)        0.328     4.915 r  RX/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.840     5.755    RX/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.150     5.905 r  RX/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.116     8.020    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.715    11.735 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.735    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.613ns  (logic 4.780ns (41.156%)  route 6.834ns (58.844%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE                         0.000     0.000 r  RX/r_Rx_Byte_reg[4]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RX/r_Rx_Byte_reg[4]/Q
                         net (fo=29, routed)          2.638     3.156    RX/p_0_in0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.280 r  RX/seg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.452     3.732    RX/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.150     3.882 r  RX/seg_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.696     4.578    RX/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.328     4.906 r  RX/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.969     5.875    RX/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.124     5.999 r  RX/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.079     8.078    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.613 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.613    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            JB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.452ns  (logic 4.955ns (43.266%)  route 6.497ns (56.734%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  rx_IBUF_inst/O
                         net (fo=2, routed)           6.497     7.932    JB_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.452 r  JB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.452    JB[0]
    A14                                                               r  JB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.435ns  (logic 5.071ns (44.351%)  route 6.363ns (55.649%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=1 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE                         0.000     0.000 r  RX/r_Rx_Byte_reg[4]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RX/r_Rx_Byte_reg[4]/Q
                         net (fo=29, routed)          3.032     3.550    RX/p_0_in0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124     3.674 r  RX/seg_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     3.674    RX/seg_OBUF[0]_inst_i_6_n_0
    SLICE_X52Y19         MUXF7 (Prop_muxf7_I1_O)      0.214     3.888 r  RX/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.859     4.747    RX/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I0_O)        0.297     5.044 r  RX/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.044    RX/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X53Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     5.256 r  RX/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.472     7.728    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.706    11.435 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.435    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 4.773ns (42.606%)  route 6.430ns (57.394%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE                         0.000     0.000 r  RX/r_Rx_Byte_reg[4]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RX/r_Rx_Byte_reg[4]/Q
                         net (fo=29, routed)          2.638     3.156    RX/p_0_in0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.280 r  RX/seg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.452     3.732    RX/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.150     3.882 r  RX/seg_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.513     4.395    RX/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.328     4.723 r  RX/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.745     5.468    RX/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X54Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.592 r  RX/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.082     7.674    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.203 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.203    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.928ns  (logic 4.518ns (41.347%)  route 6.410ns (58.653%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  RX/r_Rx_Byte_reg[1]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RX/r_Rx_Byte_reg[1]/Q
                         net (fo=25, routed)          2.146     2.664    RX/r_Rx_Byte_reg[1]_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124     2.788 r  RX/seg_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.670     3.458    RX/seg_OBUF[4]_inst_i_7_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124     3.582 r  RX/seg_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.529     4.111    RX/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I4_O)        0.124     4.235 r  RX/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.977     5.212    RX/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     5.336 r  RX/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.087     7.424    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.928 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.928    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.711ns  (logic 4.640ns (43.319%)  route 6.071ns (56.681%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE                         0.000     0.000 r  RX/r_Rx_Byte_reg[4]/C
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RX/r_Rx_Byte_reg[4]/Q
                         net (fo=29, routed)          2.638     3.156    RX/p_0_in0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.280 r  RX/seg_OBUF[2]_inst_i_6/O
                         net (fo=2, routed)           0.452     3.732    RX/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.150     3.882 r  RX/seg_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.730     4.611    RX/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.328     4.939 r  RX/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.252     7.191    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.711 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.711    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.319ns  (logic 4.425ns (42.882%)  route 5.894ns (57.118%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE                         0.000     0.000 r  RX/r_Rx_Byte_reg[1]/C
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  RX/r_Rx_Byte_reg[1]/Q
                         net (fo=25, routed)          2.146     2.664    RX/r_Rx_Byte_reg[1]_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124     2.788 r  RX/seg_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.670     3.458    RX/seg_OBUF[4]_inst_i_7_n_0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.124     3.582 r  RX/seg_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.967     4.549    RX/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.673 r  RX/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.111     6.784    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.319 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.319    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit
                            (input port)
  Destination:            JB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.884ns  (logic 4.946ns (50.042%)  route 4.938ns (49.958%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  transmit (IN)
                         net (fo=0)                   0.000     0.000    transmit
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  transmit_IBUF_inst/O
                         net (fo=2, routed)           4.938     6.391    JB_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.492     9.884 r  JB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.884    JB[7]
    C16                                                               r  JB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TX/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 3.961ns (46.052%)  route 4.640ns (53.948%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  TX/o_Tx_Serial_reg/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TX/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           4.640     5.096    JB_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         3.505     8.601 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.601    tx
    J1                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX/r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RX/r_Bit_Index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE                         0.000     0.000 r  RX/r_SM_Main_reg[2]/C
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RX/r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.124     0.265    RX/r_SM_Main_reg_n_0_[2]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.310 r  RX/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    RX/r_Bit_Index[0]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  RX/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBOUNCE/dff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBOUNCE/dff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  DEBOUNCE/dff1_reg/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DEBOUNCE/dff1_reg/Q
                         net (fo=1, routed)           0.174     0.315    DEBOUNCE/dff1
    SLICE_X0Y36          FDRE                                         r  DEBOUNCE/dff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX/r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RX/r_Rx_DV_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE                         0.000     0.000 r  RX/r_SM_Main_reg[0]/C
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RX/r_SM_Main_reg[0]/Q
                         net (fo=10, routed)          0.134     0.275    RX/r_SM_Main_reg_n_0_[0]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  RX/r_Rx_DV_i_1/O
                         net (fo=1, routed)           0.000     0.320    RX/r_Rx_DV_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  RX/r_Rx_DV_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBOUNCE/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBOUNCE/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE                         0.000     0.000 r  DEBOUNCE/ff1_reg/C
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DEBOUNCE/ff1_reg/Q
                         net (fo=1, routed)           0.170     0.334    DEBOUNCE/ff1
    SLICE_X2Y38          FDRE                                         r  DEBOUNCE/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEBOUNCE/level_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DEBOUNCE/dff1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.386%)  route 0.208ns (59.614%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  DEBOUNCE/level_reg/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DEBOUNCE/level_reg/Q
                         net (fo=5, routed)           0.208     0.349    DEBOUNCE/level_reg_0
    SLICE_X0Y36          FDRE                                         r  DEBOUNCE/dff1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TX/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX/r_Clock_Count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE                         0.000     0.000 r  TX/r_Clock_Count_reg[0]/C
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TX/r_Clock_Count_reg[0]/Q
                         net (fo=2, routed)           0.167     0.308    TX/r_Clock_Count_reg_n_0_[0]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  TX/r_Clock_Count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.353    TX/r_Clock_Count[0]_i_1__0_n_0
    SLICE_X5Y33          FDRE                                         r  TX/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RX/r_SM_Main_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.524%)  route 0.168ns (47.476%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE                         0.000     0.000 r  RX/r_SM_Main_reg[1]/C
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RX/r_SM_Main_reg[1]/Q
                         net (fo=24, routed)          0.168     0.309    RX/r_SM_Main_reg_n_0_[1]
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  RX/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    RX/r_SM_Main[1]
    SLICE_X7Y22          FDCE                                         r  RX/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RX/r_Clock_Count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE                         0.000     0.000 r  RX/r_Clock_Count_reg[0]/C
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  RX/r_Clock_Count_reg[0]/Q
                         net (fo=3, routed)           0.170     0.311    RX/r_Clock_Count_reg_n_0_[0]
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  RX/r_Clock_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    RX/r_Clock_Count[0]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  RX/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcounter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hcounter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE                         0.000     0.000 r  hcounter_reg[11]/C
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hcounter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    hcounter_reg_n_0_[11]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  hcounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    hcounter_reg[8]_i_1_n_4
    SLICE_X65Y83         FDRE                                         r  hcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcounter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hcounter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  hcounter_reg[15]/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hcounter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    hcounter_reg_n_0_[15]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  hcounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    hcounter_reg[12]_i_1_n_4
    SLICE_X65Y84         FDRE                                         r  hcounter_reg[15]/D
  -------------------------------------------------------------------    -------------------





