Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\Z8T\01_para_serdes\Z8_boardout_pcb3.0_10Gx2_0.01_MXFlash_20240610\src\serdes_para_top\ip\cmdfifo.ip --block-symbol-file --output-directory=E:\work\Z8T\01_para_serdes\Z8_boardout_pcb3.0_10Gx2_0.01_MXFlash_20240610\src\serdes_para_top\ip\cmdfifo --family="Arria 10" --part=10AX032H4F34E3SG
: cmdfifo.fifo_0: Targeting device family: Arria 10.
: cmdfifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: cmdfifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: cmdfifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: cmdfifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\Z8T\01_para_serdes\Z8_boardout_pcb3.0_10Gx2_0.01_MXFlash_20240610\src\serdes_para_top\ip\cmdfifo.ip --synthesis=VERILOG --output-directory=E:\work\Z8T\01_para_serdes\Z8_boardout_pcb3.0_10Gx2_0.01_MXFlash_20240610\src\serdes_para_top\ip\cmdfifo --family="Arria 10" --part=10AX032H4F34E3SG
: cmdfifo.fifo_0: Targeting device family: Arria 10.
: cmdfifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: cmdfifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: cmdfifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: cmdfifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: cmdfifo: "Transforming system: cmdfifo"
Info: cmdfifo: "Naming system components in system: cmdfifo"
Info: cmdfifo: "Processing generation queue"
Info: cmdfifo: "Generating: cmdfifo"
Info: cmdfifo: "Generating: cmdfifo_fifo_181_72rl26i"
Info: cmdfifo: Done "cmdfifo" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in cmdfifo. No files generated.
Info: Finished: Generate IP Core Documentation
