#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Jun 12 18:00:40 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v
I: Verilog-0002: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 4)] Analyzing module fifo_ambition_top (library work)
E: Verilog-4005: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 116)] Syntax error near if
E: Verilog-4005: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 132)] Syntax error near if
E: Verilog-4005: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 147)] Syntax error near if
E: Verilog-4005: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 162)] Syntax error near if
E: Verilog-4005: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 177)] Syntax error near if
E: Verilog-4068: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 132)] Only one default statement can be specified within a case statement
E: Verilog-4068: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 147)] Only one default statement can be specified within a case statement
E: Verilog-4068: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 162)] Only one default statement can be specified within a case statement
E: Verilog-4068: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number: 177)] Only one default statement can be specified within a case statement
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_fifo_v1_2_fifo_ambition.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_fifo_v1_2_fifo_ambition.v
I: Verilog-0002: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_fifo_v1_2_fifo_ambition.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_ambition (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_fifo_v1_2_fifo_ambition.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_sdpram_v1_2_fifo_ambition.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_sdpram_v1_2_fifo_ambition.v
I: Verilog-0002: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_sdpram_v1_2_fifo_ambition.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_ambition (library work)
I: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_sdpram_v1_2_fifo_ambition.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
W: Verilog-2010: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_sdpram_v1_2_fifo_ambition.v(line number: 59)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_sdpram_v1_2_fifo_ambition.v(line number: 64)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_sdpram_v1_2_fifo_ambition.v(line number: 70)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/rtl/ipm_distributed_sdpram_v1_2_fifo_ambition.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/fifo_ambition.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/fifo_ambition.v
I: Verilog-0002: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/fifo_ambition.v(line number: 20)] Analyzing module fifo_ambition (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition/fifo_ambition.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v
I: Verilog-0002: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_fifo_ambition_re (library work)
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_sdpram_v1_6_fifo_ambition_re.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_fifo_v1_6_fifo_ambition_re.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_fifo_v1_6_fifo_ambition_re.v
I: Verilog-0002: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_fifo_v1_6_fifo_ambition_re.v(line number: 25)] Analyzing module ipml_fifo_v1_6_fifo_ambition_re (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/rtl/ipml_fifo_v1_6_fifo_ambition_re.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/fifo_ambition_re.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/fifo_ambition_re.v
I: Verilog-0002: [C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/fifo_ambition_re.v(line number: 18)] Analyzing module fifo_ambition_re (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/fifo_ambition/prj} C:/Users/86151/Desktop/fifo_ambition/prj/ipcore/fifo_ambition_re/fifo_ambition_re.v successfully.
I: Module "fifo_ambition_top" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Jun 12 18:00:42 2024
Action compile: Peak memory pool usage is 126 MB
