###################################################################

# Created by write_sdc on Wed Jul  4 09:43:24 2018

###################################################################
set sdc_version 2.0

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
create_clock [get_ports wb_clk]  -name CLK  -period 4  -waveform {0 2}
set_input_delay -clock CLK  -max 1  [get_ports wb_clk]
set_input_delay -clock CLK  -min 0  [get_ports wb_clk]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_adr_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_adr_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_sel_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_sel_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_sel_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_sel_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_sel_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_sel_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_sel_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_sel_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbm0_we_o]
set_input_delay -clock CLK  -min 0  [get_ports wbm0_we_o]
set_input_delay -clock CLK  -max 1  [get_ports wbm0_cyc_o]
set_input_delay -clock CLK  -min 0  [get_ports wbm0_cyc_o]
set_input_delay -clock CLK  -max 1  [get_ports wbm0_stb_o]
set_input_delay -clock CLK  -min 0  [get_ports wbm0_stb_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_cti_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_cti_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_cti_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_cti_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_cti_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_cti_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_bte_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_bte_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm0_bte_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm0_bte_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_adr_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_adr_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_sel_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_sel_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_sel_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_sel_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_sel_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_sel_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_sel_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_sel_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbm1_we_o]
set_input_delay -clock CLK  -min 0  [get_ports wbm1_we_o]
set_input_delay -clock CLK  -max 1  [get_ports wbm1_cyc_o]
set_input_delay -clock CLK  -min 0  [get_ports wbm1_cyc_o]
set_input_delay -clock CLK  -max 1  [get_ports wbm1_stb_o]
set_input_delay -clock CLK  -min 0  [get_ports wbm1_stb_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_cti_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_cti_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_cti_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_cti_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_cti_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_cti_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_bte_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_bte_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbm1_bte_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbm1_bte_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs0_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs0_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs0_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs0_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs0_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs0_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs0_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs0_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs1_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs1_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs1_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs1_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs1_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs1_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs1_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs1_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs2_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs2_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs2_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs2_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs2_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs2_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs2_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs2_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs3_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs3_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs3_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs3_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs3_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs3_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs3_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs3_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs4_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs4_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs4_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs4_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs4_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs4_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs4_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs4_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs5_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs5_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs5_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs5_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs5_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs5_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs5_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs5_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs6_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs6_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs6_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs6_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs6_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs6_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs6_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs6_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs7_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs7_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs7_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs7_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs7_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs7_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs7_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs7_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs8_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs8_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs8_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs8_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs8_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs8_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs8_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs8_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs9_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs9_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs9_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs9_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs9_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs9_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs9_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs9_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs10_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs10_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs10_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs10_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs10_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs10_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs10_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs10_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs11_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs11_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs11_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs11_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs11_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs11_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs11_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs11_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs12_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs12_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs12_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs12_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs12_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs12_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs12_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs12_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs13_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs13_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs13_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs13_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs13_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs13_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs13_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs13_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs14_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs14_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs14_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs14_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs14_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs14_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs14_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs14_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[31]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[31]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[30]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[30]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[29]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[29]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[28]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[28]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[27]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[27]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[26]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[26]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[25]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[25]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[24]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[24]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[23]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[23]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[22]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[22]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[21]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[21]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[20]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[20]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[19]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[19]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[18]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[18]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[17]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[17]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[16]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[16]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[15]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[15]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[14]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[14]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[13]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[13]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[12]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[12]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[11]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[11]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[10]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[10]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[9]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[9]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[8]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[8]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[7]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[7]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[6]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[6]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[5]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[5]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[4]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[4]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[3]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[3]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[2]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[2]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[1]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[1]}]
set_input_delay -clock CLK  -max 1  [get_ports {wbs15_dat_o[0]}]
set_input_delay -clock CLK  -min 0  [get_ports {wbs15_dat_o[0]}]
set_input_delay -clock CLK  -max 1  [get_ports wbs15_ack_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs15_ack_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs15_err_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs15_err_o]
set_input_delay -clock CLK  -max 1  [get_ports wbs15_rty_o]
set_input_delay -clock CLK  -min 0  [get_ports wbs15_rty_o]
set_input_delay -clock CLK  -max 1  [get_ports wb_rst]
set_input_delay -clock CLK  -min 0  [get_ports wb_rst]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm0_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm0_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbm0_ack_i]
set_output_delay -clock CLK  -min 3  [get_ports wbm0_ack_i]
set_output_delay -clock CLK  -max 1  [get_ports wbm0_err_i]
set_output_delay -clock CLK  -min 3  [get_ports wbm0_err_i]
set_output_delay -clock CLK  -max 1  [get_ports wbm0_rty_i]
set_output_delay -clock CLK  -min 3  [get_ports wbm0_rty_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbm1_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbm1_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbm1_ack_i]
set_output_delay -clock CLK  -min 3  [get_ports wbm1_ack_i]
set_output_delay -clock CLK  -max 1  [get_ports wbm1_err_i]
set_output_delay -clock CLK  -min 3  [get_ports wbm1_err_i]
set_output_delay -clock CLK  -max 1  [get_ports wbm1_rty_i]
set_output_delay -clock CLK  -min 3  [get_ports wbm1_rty_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs0_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs0_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs0_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs0_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs0_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs0_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs0_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs0_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs1_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs1_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs1_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs1_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs1_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs1_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs1_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs1_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs2_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs2_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs2_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs2_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs2_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs2_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs2_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs2_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs3_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs3_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs3_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs3_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs3_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs3_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs3_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs3_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs4_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs4_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs4_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs4_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs4_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs4_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs4_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs4_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs5_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs5_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs5_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs5_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs5_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs5_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs5_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs5_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs6_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs6_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs6_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs6_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs6_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs6_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs6_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs6_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs7_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs7_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs7_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs7_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs7_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs7_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs7_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs7_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs8_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs8_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs8_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs8_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs8_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs8_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs8_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs8_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs9_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs9_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs9_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs9_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs9_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs9_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs9_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs9_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs10_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs10_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs10_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs10_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs10_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs10_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs10_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs10_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs11_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs11_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs11_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs11_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs11_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs11_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs11_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs11_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs12_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs12_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs12_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs12_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs12_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs12_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs12_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs12_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs13_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs13_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs13_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs13_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs13_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs13_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs13_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs13_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs14_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs14_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs14_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs14_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs14_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs14_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs14_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs14_bte_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_adr_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_adr_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[31]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[31]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[30]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[30]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[29]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[29]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[28]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[28]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[27]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[27]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[26]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[26]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[25]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[25]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[24]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[24]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[23]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[23]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[22]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[22]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[21]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[21]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[20]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[20]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[19]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[19]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[18]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[18]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[17]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[17]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[16]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[16]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[15]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[15]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[14]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[14]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[13]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[13]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[12]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[12]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[11]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[11]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[10]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[10]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[9]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[9]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[8]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[8]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[7]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[7]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[6]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[6]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[5]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[5]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[4]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[4]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_dat_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_dat_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_sel_i[3]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_sel_i[3]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_sel_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_sel_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_sel_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_sel_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_sel_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_sel_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports wbs15_we_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs15_we_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs15_cyc_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs15_cyc_i]
set_output_delay -clock CLK  -max 1  [get_ports wbs15_stb_i]
set_output_delay -clock CLK  -min 3  [get_ports wbs15_stb_i]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_cti_i[2]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_cti_i[2]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_cti_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_cti_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_cti_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_cti_i[0]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_bte_i[1]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_bte_i[1]}]
set_output_delay -clock CLK  -max 1  [get_ports {wbs15_bte_i[0]}]
set_output_delay -clock CLK  -min 3  [get_ports {wbs15_bte_i[0]}]
