
*** Running vivado
    with args -log design_2_BiDirChannels_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_2_BiDirChannels_0_0.tcl -notrace
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 389.563 ; gain = 98.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0.v:769]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0_S00_AXI.v:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0.v:69]
ERROR: [Synth 8-448] named port connection 'enable' does not exist for instance 'SYNC_CLK_DIV' of module 'clock_divider_by_10' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0.v:600]
INFO: [Synth 8-6157] synthesizing module 'upCounter3Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0.v:363]
ERROR: [Synth 8-6156] failed synthesizing module 'upCounter3Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0.v:363]
ERROR: [Synth 8-6156] failed synthesizing module 'GyroInputOutputSerializer' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0.v:513]
ERROR: [Synth 8-6156] failed synthesizing module 'BiDirChannels_v1_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/e521/hdl/BiDirChannels_v1_0.v:769]
ERROR: [Synth 8-6156] failed synthesizing module 'design_2_BiDirChannels_0_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 444.363 ; gain = 153.691
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 17:07:27 2019...

*** Running vivado
    with args -log design_2_BiDirChannels_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_2_BiDirChannels_0_0.tcl -notrace
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 389.105 ; gain = 100.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:769]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0_S00_AXI.v:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'upCounter3Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6155] done synthesizing module 'upCounter3Bits' (3#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (4#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_2' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_2' (6#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_2bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6155] done synthesizing module 'register_2bits' (7#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6157] synthesizing module 'counter48Cycles' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6155] done synthesizing module 'counter48Cycles' (8#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6157] synthesizing module 'upCounter12Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6155] done synthesizing module 'upCounter12Bits' (9#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6157] synthesizing module 'maskHSCK' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6155] done synthesizing module 'maskHSCK' (10#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6157] synthesizing module 'demux_1_to_4' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6155] done synthesizing module 'demux_1_to_4' (11#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6157] synthesizing module 'inputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6155] done synthesizing module 'inputShiftRegister32Bits' (12#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6157] synthesizing module 'outputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6155] done synthesizing module 'outputShiftRegister32Bits' (13#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_1bit' (14#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6157] synthesizing module 'syncReady' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6155] done synthesizing module 'syncReady' (15#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6157] synthesizing module 'GyroChannelDebugger' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'upCounter8Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'upCounter8Bits' (16#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'GyroChannelDebugger' (17#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'packet_size_logic' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_1bit' (18#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'packet_size_logic' (19#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6155] done synthesizing module 'GyroInputOutputSerializer' (20#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:513]
WARNING: [Synth 8-350] instance 'X1' of module 'GyroInputOutputSerializer' requires 33 connections, but only 32 given [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:922]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (21#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0' (22#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:769]
INFO: [Synth 8-6155] done synthesizing module 'design_2_BiDirChannels_0_0' (23#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port in_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port out_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port tx_fifo_last
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port rx_fifo_ready
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aresetn
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 444.258 ; gain = 155.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 444.258 ; gain = 155.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 444.258 ; gain = 155.234
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 791.684 ; gain = 2.391
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 791.684 ; gain = 502.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 791.684 ; gain = 502.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 791.684 ; gain = 502.660
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out_clock_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 791.684 ; gain = 502.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BiDirChannels_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clock_divider_by_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module upCounter3Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mux_4x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register_2bits 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module counter48Cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module maskHSCK 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module inputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module outputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
Module mux_2x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module syncReady 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module upCounter8Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module GyroInputOutputSerializer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/X1/SYNC_CLK_DIV/out_clock_int_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:85]
WARNING: [Synth 8-6014] Unused sequential element inst/X1/STATE_REG/data_out_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/48f3/hdl/BiDirChannels_v1_0.v:159]
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port HSI_DC driven by constant 0
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_tready
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tlast
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aresetn
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/X1/SYNC_CLK_DIV/r_reg_reg[3]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/X1/SYNC_CLK_DIV/r_reg_reg[2]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/X1/SYNC_CLK_DIV/r_reg_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/X1/SYNC_CLK_DIV/r_reg_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C )
INFO: [Synth 8-3332] Sequential element (inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C) is unused and will be removed from module design_2_BiDirChannels_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 791.684 ; gain = 502.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 791.684 ; gain = 502.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 791.684 ; gain = 502.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 801.168 ; gain = 512.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 801.168 ; gain = 512.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 801.168 ; gain = 512.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 801.168 ; gain = 512.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 801.168 ; gain = 512.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 801.168 ; gain = 512.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 801.168 ; gain = 512.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     7|
|3     |LUT2   |    10|
|4     |LUT3   |    34|
|5     |LUT4   |    24|
|6     |LUT5   |    41|
|7     |LUT6   |    75|
|8     |FDCE   |    95|
|9     |FDPE   |    32|
|10    |FDRE   |   137|
|11    |FDSE   |     1|
|12    |LDC    |    32|
|13    |OBUFDS |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   492|
|2     |  inst                              |BiDirChannels_v1_0         |   490|
|3     |    BiDirChannels_v1_0_S00_AXI_inst |BiDirChannels_v1_0_S00_AXI |   205|
|4     |    X1                              |GyroInputOutputSerializer  |   284|
|5     |      CLK_DIV2                      |clock_divider_by_2         |     2|
|6     |        ff0                         |dff_10                     |     2|
|7     |      CLK_DIV4                      |clock_divider_by_2_0       |     1|
|8     |        ff0                         |dff_9                      |     1|
|9     |      CLK_DIV_CNTR                  |upCounter3Bits             |     7|
|10    |      IN_SHIFT_REG                  |inputShiftRegister32Bits   |    32|
|11    |      LAST_CNTR                     |upCounter12Bits            |    20|
|12    |      MASK_HSCK                     |maskHSCK                   |     2|
|13    |        ff0                         |dff_7                      |     1|
|14    |        ff1                         |dff_8                      |     1|
|15    |      OUT_SHIFT_REG                 |outputShiftRegister32Bits  |   129|
|16    |      PULSE_CNTR                    |counter48Cycles            |    18|
|17    |      X0                            |syncReady                  |    68|
|18    |        X0                          |dff_5                      |     1|
|19    |        X1                          |dff_6                      |    67|
|20    |      X1                            |syncReady_1                |     3|
|21    |        X0                          |dff_3                      |     1|
|22    |        X1                          |dff_4                      |     2|
|23    |      X10                           |dff                        |     1|
|24    |      X20                           |dff_2                      |     1|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 801.168 ; gain = 512.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 801.168 ; gain = 164.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 801.168 ; gain = 512.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LDC => LDCE: 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 812.105 ; gain = 529.688
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.xci
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_BiDirChannels_0_0_utilization_synth.rpt -pb design_2_BiDirChannels_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 812.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 18:14:33 2019...

*** Running vivado
    with args -log design_2_BiDirChannels_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_2_BiDirChannels_0_0.tcl -notrace
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 389.141 ; gain = 98.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:769]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0_S00_AXI.v:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'upCounter3Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6155] done synthesizing module 'upCounter3Bits' (3#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (4#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_2' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_2' (6#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_2bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6155] done synthesizing module 'register_2bits' (7#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6157] synthesizing module 'counter48Cycles' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6155] done synthesizing module 'counter48Cycles' (8#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6157] synthesizing module 'upCounter12Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6155] done synthesizing module 'upCounter12Bits' (9#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6157] synthesizing module 'maskHSCK' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6155] done synthesizing module 'maskHSCK' (10#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6157] synthesizing module 'demux_1_to_4' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6155] done synthesizing module 'demux_1_to_4' (11#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6157] synthesizing module 'inputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6155] done synthesizing module 'inputShiftRegister32Bits' (12#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6157] synthesizing module 'outputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6155] done synthesizing module 'outputShiftRegister32Bits' (13#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_1bit' (14#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6157] synthesizing module 'syncReady' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6155] done synthesizing module 'syncReady' (15#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6157] synthesizing module 'GyroChannelDebugger' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'upCounter8Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'upCounter8Bits' (16#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'GyroChannelDebugger' (17#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'packet_size_logic' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_1bit' (18#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'packet_size_logic' (19#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6155] done synthesizing module 'GyroInputOutputSerializer' (20#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (21#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0' (22#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:769]
INFO: [Synth 8-6155] done synthesizing module 'design_2_BiDirChannels_0_0' (23#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port in_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port out_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port tx_fifo_last
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port rx_fifo_ready
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aresetn
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 444.734 ; gain = 153.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 444.734 ; gain = 153.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 444.734 ; gain = 153.703
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 791.336 ; gain = 2.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 791.336 ; gain = 500.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 791.336 ; gain = 500.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 791.336 ; gain = 500.305
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out_clock_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 791.336 ; gain = 500.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BiDirChannels_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clock_divider_by_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module upCounter3Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mux_4x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register_2bits 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module counter48Cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module maskHSCK 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module inputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module outputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
Module mux_2x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module syncReady 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module upCounter8Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module GyroInputOutputSerializer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/X1/STATE_REG/data_out_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/1d0c/hdl/BiDirChannels_v1_0.v:159]
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port HSI_DC driven by constant 0
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_tready
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tlast
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aresetn
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C )
INFO: [Synth 8-3332] Sequential element (inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C) is unused and will be removed from module design_2_BiDirChannels_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 791.336 ; gain = 500.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 792.797 ; gain = 501.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 793.168 ; gain = 502.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 805.020 ; gain = 513.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 805.020 ; gain = 513.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 805.020 ; gain = 513.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 805.020 ; gain = 513.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 805.020 ; gain = 513.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 805.020 ; gain = 513.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 805.020 ; gain = 513.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     7|
|3     |LUT2   |    10|
|4     |LUT3   |    35|
|5     |LUT4   |    27|
|6     |LUT5   |    42|
|7     |LUT6   |    75|
|8     |FDCE   |   100|
|9     |FDPE   |    32|
|10    |FDRE   |   137|
|11    |FDSE   |     1|
|12    |LDC    |    32|
|13    |OBUFDS |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   502|
|2     |  inst                              |BiDirChannels_v1_0         |   500|
|3     |    BiDirChannels_v1_0_S00_AXI_inst |BiDirChannels_v1_0_S00_AXI |   205|
|4     |    X1                              |GyroInputOutputSerializer  |   294|
|5     |      CLK_DIV2                      |clock_divider_by_2         |     2|
|6     |        ff0                         |dff_10                     |     2|
|7     |      CLK_DIV4                      |clock_divider_by_2_0       |     1|
|8     |        ff0                         |dff_9                      |     1|
|9     |      CLK_DIV_CNTR                  |upCounter3Bits             |     7|
|10    |      IN_SHIFT_REG                  |inputShiftRegister32Bits   |    32|
|11    |      LAST_CNTR                     |upCounter12Bits            |    20|
|12    |      MASK_HSCK                     |maskHSCK                   |     2|
|13    |        ff0                         |dff_7                      |     1|
|14    |        ff1                         |dff_8                      |     1|
|15    |      OUT_SHIFT_REG                 |outputShiftRegister32Bits  |   129|
|16    |      PULSE_CNTR                    |counter48Cycles            |    18|
|17    |      SYNC_CLK_DIV                  |clock_divider_by_10        |    10|
|18    |      X0                            |syncReady                  |    68|
|19    |        X0                          |dff_5                      |     1|
|20    |        X1                          |dff_6                      |    67|
|21    |      X1                            |syncReady_1                |     3|
|22    |        X0                          |dff_3                      |     1|
|23    |        X1                          |dff_4                      |     2|
|24    |      X10                           |dff                        |     1|
|25    |      X20                           |dff_2                      |     1|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 805.020 ; gain = 513.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 805.020 ; gain = 167.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 805.020 ; gain = 513.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LDC => LDCE: 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 817.086 ; gain = 534.598
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.xci
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_BiDirChannels_0_0_utilization_synth.rpt -pb design_2_BiDirChannels_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 817.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 19:10:55 2019...

*** Running vivado
    with args -log design_2_BiDirChannels_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_2_BiDirChannels_0_0.tcl -notrace
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7688 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 389.406 ; gain = 100.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:769]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'upCounter3Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6155] done synthesizing module 'upCounter3Bits' (3#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (4#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_2' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_2' (6#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_2bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6155] done synthesizing module 'register_2bits' (7#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6157] synthesizing module 'counter48Cycles' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6155] done synthesizing module 'counter48Cycles' (8#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6157] synthesizing module 'upCounter12Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6155] done synthesizing module 'upCounter12Bits' (9#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6157] synthesizing module 'maskHSCK' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6155] done synthesizing module 'maskHSCK' (10#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6157] synthesizing module 'demux_1_to_4' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6155] done synthesizing module 'demux_1_to_4' (11#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6157] synthesizing module 'inputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6155] done synthesizing module 'inputShiftRegister32Bits' (12#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6157] synthesizing module 'outputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6155] done synthesizing module 'outputShiftRegister32Bits' (13#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_1bit' (14#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6157] synthesizing module 'syncReady' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6155] done synthesizing module 'syncReady' (15#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6157] synthesizing module 'GyroChannelDebugger' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'upCounter8Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'upCounter8Bits' (16#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'GyroChannelDebugger' (17#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'packet_size_logic' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_1bit' (18#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'packet_size_logic' (19#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6155] done synthesizing module 'GyroInputOutputSerializer' (20#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (21#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0' (22#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:769]
INFO: [Synth 8-6155] done synthesizing module 'design_2_BiDirChannels_0_0' (23#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port in_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port out_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port tx_fifo_last
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port rx_fifo_ready
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aresetn
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 444.512 ; gain = 155.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 444.512 ; gain = 155.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 444.512 ; gain = 155.109
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 791.773 ; gain = 2.395
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 791.773 ; gain = 502.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 791.773 ; gain = 502.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 791.773 ; gain = 502.371
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out_clock_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 791.773 ; gain = 502.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BiDirChannels_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clock_divider_by_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module upCounter3Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mux_4x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register_2bits 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module counter48Cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module maskHSCK 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module inputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module outputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
Module mux_2x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module syncReady 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module upCounter8Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module GyroInputOutputSerializer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/X1/STATE_REG/data_out_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:159]
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port HSI_DC driven by constant 0
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_tready
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tlast
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aresetn
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C )
INFO: [Synth 8-3332] Sequential element (inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C) is unused and will be removed from module design_2_BiDirChannels_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 791.773 ; gain = 502.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

*** Running vivado
    with args -log design_2_BiDirChannels_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_2_BiDirChannels_0_0.tcl -notrace
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.152 ; gain = 100.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:769]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'upCounter3Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6155] done synthesizing module 'upCounter3Bits' (3#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (4#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_2' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_2' (6#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_2bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6155] done synthesizing module 'register_2bits' (7#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6157] synthesizing module 'counter48Cycles' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6155] done synthesizing module 'counter48Cycles' (8#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6157] synthesizing module 'upCounter12Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6155] done synthesizing module 'upCounter12Bits' (9#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6157] synthesizing module 'maskHSCK' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6155] done synthesizing module 'maskHSCK' (10#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6157] synthesizing module 'demux_1_to_4' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6155] done synthesizing module 'demux_1_to_4' (11#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6157] synthesizing module 'inputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6155] done synthesizing module 'inputShiftRegister32Bits' (12#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6157] synthesizing module 'outputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6155] done synthesizing module 'outputShiftRegister32Bits' (13#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_1bit' (14#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6157] synthesizing module 'syncReady' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6155] done synthesizing module 'syncReady' (15#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6157] synthesizing module 'GyroChannelDebugger' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'upCounter8Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'upCounter8Bits' (16#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'GyroChannelDebugger' (17#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'packet_size_logic' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_1bit' (18#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'packet_size_logic' (19#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6155] done synthesizing module 'GyroInputOutputSerializer' (20#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (21#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0' (22#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:769]
INFO: [Synth 8-6155] done synthesizing module 'design_2_BiDirChannels_0_0' (23#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port in_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port out_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port tx_fifo_last
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port rx_fifo_ready
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aresetn
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 444.512 ; gain = 155.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 444.512 ; gain = 155.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 444.512 ; gain = 155.699
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 791.348 ; gain = 2.586
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 791.348 ; gain = 502.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 791.348 ; gain = 502.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 791.348 ; gain = 502.535
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out_clock_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 791.348 ; gain = 502.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BiDirChannels_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clock_divider_by_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module upCounter3Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mux_4x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register_2bits 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module counter48Cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module maskHSCK 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module inputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module outputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
Module mux_2x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module syncReady 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module upCounter8Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module GyroInputOutputSerializer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/X1/STATE_REG/data_out_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/bea1/hdl/BiDirChannels_v1_0.v:159]
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port HSI_DC driven by constant 0
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_tready
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tlast
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aresetn
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C )
INFO: [Synth 8-3332] Sequential element (inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C) is unused and will be removed from module design_2_BiDirChannels_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 791.348 ; gain = 502.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 792.770 ; gain = 503.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 793.141 ; gain = 504.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 804.773 ; gain = 515.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 804.773 ; gain = 515.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 804.773 ; gain = 515.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 804.773 ; gain = 515.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 804.773 ; gain = 515.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 804.773 ; gain = 515.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 804.773 ; gain = 515.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     8|
|3     |LUT2   |    10|
|4     |LUT3   |    34|
|5     |LUT4   |    27|
|6     |LUT5   |    42|
|7     |LUT6   |    75|
|8     |FDCE   |   100|
|9     |FDPE   |    32|
|10    |FDRE   |   137|
|11    |FDSE   |     1|
|12    |LDC    |    32|
|13    |OBUFDS |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   502|
|2     |  inst                              |BiDirChannels_v1_0         |   500|
|3     |    BiDirChannels_v1_0_S00_AXI_inst |BiDirChannels_v1_0_S00_AXI |   205|
|4     |    X1                              |GyroInputOutputSerializer  |   294|
|5     |      CLK_DIV2                      |clock_divider_by_2         |     2|
|6     |        ff0                         |dff_10                     |     2|
|7     |      CLK_DIV4                      |clock_divider_by_2_0       |     1|
|8     |        ff0                         |dff_9                      |     1|
|9     |      CLK_DIV_CNTR                  |upCounter3Bits             |     7|
|10    |      IN_SHIFT_REG                  |inputShiftRegister32Bits   |    32|
|11    |      LAST_CNTR                     |upCounter12Bits            |    20|
|12    |      MASK_HSCK                     |maskHSCK                   |     2|
|13    |        ff0                         |dff_7                      |     1|
|14    |        ff1                         |dff_8                      |     1|
|15    |      OUT_SHIFT_REG                 |outputShiftRegister32Bits  |   129|
|16    |      PULSE_CNTR                    |counter48Cycles            |    18|
|17    |      SYNC_CLK_DIV                  |clock_divider_by_10        |    10|
|18    |      X0                            |syncReady                  |    68|
|19    |        X0                          |dff_5                      |     1|
|20    |        X1                          |dff_6                      |    67|
|21    |      X1                            |syncReady_1                |     3|
|22    |        X0                          |dff_3                      |     1|
|23    |        X1                          |dff_4                      |     2|
|24    |      X10                           |dff                        |     1|
|25    |      X20                           |dff_2                      |     1|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 804.773 ; gain = 515.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 804.773 ; gain = 169.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 804.773 ; gain = 515.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LDC => LDCE: 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 819.602 ; gain = 537.219
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.xci
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_BiDirChannels_0_0_utilization_synth.rpt -pb design_2_BiDirChannels_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 819.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 20:25:04 2019...

*** Running vivado
    with args -log design_2_BiDirChannels_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_2_BiDirChannels_0_0.tcl -notrace
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 389.652 ; gain = 99.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:769]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0_S00_AXI.v:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0_S00_AXI.v:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'upCounter3Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6155] done synthesizing module 'upCounter3Bits' (3#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:363]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (4#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:268]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_2' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_2' (6#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_2bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6155] done synthesizing module 'register_2bits' (7#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:149]
INFO: [Synth 8-6157] synthesizing module 'counter48Cycles' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6155] done synthesizing module 'counter48Cycles' (8#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:38]
INFO: [Synth 8-6157] synthesizing module 'upCounter12Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6155] done synthesizing module 'upCounter12Bits' (9#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:415]
INFO: [Synth 8-6157] synthesizing module 'maskHSCK' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6155] done synthesizing module 'maskHSCK' (10#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:114]
INFO: [Synth 8-6157] synthesizing module 'demux_1_to_4' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6155] done synthesizing module 'demux_1_to_4' (11#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:309]
INFO: [Synth 8-6157] synthesizing module 'inputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6155] done synthesizing module 'inputShiftRegister32Bits' (12#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:233]
INFO: [Synth 8-6157] synthesizing module 'outputShiftRegister32Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6155] done synthesizing module 'outputShiftRegister32Bits' (13#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:201]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_1bit' (14#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:257]
INFO: [Synth 8-6157] synthesizing module 'syncReady' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6155] done synthesizing module 'syncReady' (15#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:346]
INFO: [Synth 8-6157] synthesizing module 'GyroChannelDebugger' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'upCounter8Bits' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'upCounter8Bits' (16#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:389]
INFO: [Synth 8-6155] done synthesizing module 'GyroChannelDebugger' (17#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:441]
INFO: [Synth 8-6157] synthesizing module 'packet_size_logic' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_1bit' [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_1bit' (18#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:280]
INFO: [Synth 8-6155] done synthesizing module 'packet_size_logic' (19#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:471]
INFO: [Synth 8-6155] done synthesizing module 'GyroInputOutputSerializer' (20#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:513]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (21#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0' (22#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:769]
INFO: [Synth 8-6155] done synthesizing module 'design_2_BiDirChannels_0_0' (23#1) [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.v:57]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port in_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port out_channel[2]
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port tx_fifo_last
WARNING: [Synth 8-3331] design GyroInputOutputSerializer has unconnected port rx_fifo_ready
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_aresetn
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design BiDirChannels_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 444.332 ; gain = 153.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 444.332 ; gain = 153.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 444.332 ; gain = 153.969
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 792.555 ; gain = 3.563
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 792.555 ; gain = 502.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 792.555 ; gain = 502.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 792.555 ; gain = 502.191
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out_clock_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 792.555 ; gain = 502.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BiDirChannels_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module clock_divider_by_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module upCounter3Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module mux_4x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module register_2bits 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module counter48Cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module maskHSCK 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module inputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module outputShiftRegister32Bits 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 4     
Module mux_2x1_1bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module syncReady 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module upCounter8Bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module GyroInputOutputSerializer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst/X1/STATE_REG/data_out_reg was removed.  [c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ipshared/cd7b/hdl/BiDirChannels_v1_0.v:159]
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port HSI_DC driven by constant 0
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_tready
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_tlast
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aclk
WARNING: [Synth 8-3331] design design_2_BiDirChannels_0_0 has unconnected port s00_axis_aresetn
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3332] Sequential element (inst/BiDirChannels_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_2_BiDirChannels_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C )
INFO: [Synth 8-3332] Sequential element (inst/X1/OUT_SHIFT_REG/r_reg_reg[0]_C) is unused and will be removed from module design_2_BiDirChannels_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 792.555 ; gain = 502.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 792.555 ; gain = 502.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 792.555 ; gain = 502.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 802.457 ; gain = 512.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 802.457 ; gain = 512.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 802.457 ; gain = 512.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 802.457 ; gain = 512.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 802.457 ; gain = 512.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 802.457 ; gain = 512.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 802.457 ; gain = 512.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     7|
|3     |LUT2   |    11|
|4     |LUT3   |    34|
|5     |LUT4   |    27|
|6     |LUT5   |    42|
|7     |LUT6   |    75|
|8     |FDCE   |   100|
|9     |FDPE   |    32|
|10    |FDRE   |   137|
|11    |FDSE   |     1|
|12    |LDC    |    32|
|13    |OBUFDS |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   502|
|2     |  inst                              |BiDirChannels_v1_0         |   500|
|3     |    BiDirChannels_v1_0_S00_AXI_inst |BiDirChannels_v1_0_S00_AXI |   205|
|4     |    X1                              |GyroInputOutputSerializer  |   294|
|5     |      CLK_DIV2                      |clock_divider_by_2         |     2|
|6     |        ff0                         |dff_10                     |     2|
|7     |      CLK_DIV4                      |clock_divider_by_2_0       |     1|
|8     |        ff0                         |dff_9                      |     1|
|9     |      CLK_DIV_CNTR                  |upCounter3Bits             |     7|
|10    |      IN_SHIFT_REG                  |inputShiftRegister32Bits   |    32|
|11    |      LAST_CNTR                     |upCounter12Bits            |    20|
|12    |      MASK_HSCK                     |maskHSCK                   |     2|
|13    |        ff0                         |dff_7                      |     1|
|14    |        ff1                         |dff_8                      |     1|
|15    |      OUT_SHIFT_REG                 |outputShiftRegister32Bits  |   129|
|16    |      PULSE_CNTR                    |counter48Cycles            |    18|
|17    |      SYNC_CLK_DIV                  |clock_divider_by_10        |    10|
|18    |      X0                            |syncReady                  |    68|
|19    |        X0                          |dff_5                      |     1|
|20    |        X1                          |dff_6                      |    67|
|21    |      X1                            |syncReady_1                |     3|
|22    |        X0                          |dff_3                      |     1|
|23    |        X1                          |dff_4                      |     2|
|24    |      X10                           |dff                        |     1|
|25    |      X20                           |dff_2                      |     1|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 802.457 ; gain = 512.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 802.457 ; gain = 163.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 802.457 ; gain = 512.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LDC => LDCE: 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:08 . Memory (MB): peak = 810.793 ; gain = 528.457
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Docs/gyro_tester/gyro_tester.srcs/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/design_2_BiDirChannels_0_0.xci
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Docs/gyro_tester/gyro_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_BiDirChannels_0_0_utilization_synth.rpt -pb design_2_BiDirChannels_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 810.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 20:44:40 2019...
