ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.timer_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	timer_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	timer_deinit:
  25              	.LVL0:
  26              	.LFB116:
  27              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_timer.c"
   1:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \file    gd32f3x0_timer.c
   3:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief   TIMER driver
   4:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_timer.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 2


  32:lib/GD32F3x0/Source/gd32f3x0_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:lib/GD32F3x0/Source/gd32f3x0_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_timer.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
  39:lib/GD32F3x0/Source/gd32f3x0_timer.c **** #include "gd32f3x0_timer.h"
  40:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
  41:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
  42:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      deinit a TIMER
  43:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
  44:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
  45:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
  46:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
  47:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_deinit(uint32_t timer_periph)
  48:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
  28              		.loc 1 48 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 48 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  49:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(timer_periph) {
  38              		.loc 1 49 5 is_stmt 1 view .LVU2
  39 0002 2C4B     		ldr	r3, .L14
  40 0004 9842     		cmp	r0, r3
  41 0006 3AD0     		beq	.L2
  42 0008 1CD8     		bhi	.L3
  43 000a A3F59433 		sub	r3, r3, #75776
  44 000e 9842     		cmp	r0, r3
  45 0010 3ED0     		beq	.L4
  46 0012 03F5E053 		add	r3, r3, #7168
  47 0016 9842     		cmp	r0, r3
  48 0018 08D1     		bne	.L12
  50:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER0:
  51:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset TIMER0 */
  52:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  53:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  54:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  55:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER1:
  56:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset TIMER1 */
  57:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  58:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  59:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  60:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER2:
  61:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset TIMER2 */
  62:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  63:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  64:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  65:lib/GD32F3x0/Source/gd32f3x0_timer.c **** #ifdef GD32F350
  66:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER5:
  67:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset TIMER5 */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 3


  68:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  69:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  70:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  71:lib/GD32F3x0/Source/gd32f3x0_timer.c **** #endif
  72:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER13:
  73:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset TIMER13 */
  74:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
  49              		.loc 1 74 9 view .LVU3
  50 001a 4FF48160 		mov	r0, #1032
  51              	.LVL1:
  52              		.loc 1 74 9 is_stmt 0 view .LVU4
  53 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  54              	.LVL2:
  75:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
  55              		.loc 1 75 9 is_stmt 1 view .LVU5
  56 0022 4FF48160 		mov	r0, #1032
  57 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  58              	.LVL3:
  76:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  59              		.loc 1 76 9 view .LVU6
  60 002a 30E0     		b	.L1
  61              	.LVL4:
  62              	.L12:
  49:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER0:
  63              		.loc 1 49 5 is_stmt 0 view .LVU7
  64 002c B0F1804F 		cmp	r0, #1073741824
  65 0030 2DD1     		bne	.L1
  57:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  66              		.loc 1 57 9 is_stmt 1 view .LVU8
  67 0032 4FF48060 		mov	r0, #1024
  68              	.LVL5:
  57:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  69              		.loc 1 57 9 is_stmt 0 view .LVU9
  70 0036 FFF7FEFF 		bl	rcu_periph_reset_enable
  71              	.LVL6:
  58:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  72              		.loc 1 58 9 is_stmt 1 view .LVU10
  73 003a 4FF48060 		mov	r0, #1024
  74 003e FFF7FEFF 		bl	rcu_periph_reset_disable
  75              	.LVL7:
  59:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER2:
  76              		.loc 1 59 9 view .LVU11
  77 0042 24E0     		b	.L1
  78              	.LVL8:
  79              	.L3:
  49:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER0:
  80              		.loc 1 49 5 is_stmt 0 view .LVU12
  81 0044 1C4B     		ldr	r3, .L14+4
  82 0046 9842     		cmp	r0, r3
  83 0048 2BD0     		beq	.L8
  84 004a 03F58063 		add	r3, r3, #1024
  85 004e 9842     		cmp	r0, r3
  86 0050 08D1     		bne	.L13
  77:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER14:
  78:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset TIMER14 */
  79:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER14RST);
  80:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER14RST);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 4


  81:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  82:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER15:
  83:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset TIMER15 */
  84:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER15RST);
  85:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER15RST);
  86:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  87:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER16:
  88:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset TIMER16 */
  89:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_enable(RCU_TIMER16RST);
  87              		.loc 1 89 9 is_stmt 1 view .LVU13
  88 0052 40F21230 		movw	r0, #786
  89              	.LVL9:
  90              		.loc 1 89 9 is_stmt 0 view .LVU14
  91 0056 FFF7FEFF 		bl	rcu_periph_reset_enable
  92              	.LVL10:
  90:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER16RST);
  93              		.loc 1 90 9 is_stmt 1 view .LVU15
  94 005a 40F21230 		movw	r0, #786
  95 005e FFF7FEFF 		bl	rcu_periph_reset_disable
  96              	.LVL11:
  91:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  97              		.loc 1 91 9 view .LVU16
  92:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
  93:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
  94:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
  95:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
  98              		.loc 1 95 1 is_stmt 0 view .LVU17
  99 0062 14E0     		b	.L1
 100              	.LVL12:
 101              	.L13:
  49:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER0:
 102              		.loc 1 49 5 view .LVU18
 103 0064 A3F50063 		sub	r3, r3, #2048
 104 0068 9842     		cmp	r0, r3
 105 006a 10D1     		bne	.L1
  79:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER14RST);
 106              		.loc 1 79 9 is_stmt 1 view .LVU19
 107 006c 4FF44470 		mov	r0, #784
 108              	.LVL13:
  79:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER14RST);
 109              		.loc 1 79 9 is_stmt 0 view .LVU20
 110 0070 FFF7FEFF 		bl	rcu_periph_reset_enable
 111              	.LVL14:
  80:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 112              		.loc 1 80 9 is_stmt 1 view .LVU21
 113 0074 4FF44470 		mov	r0, #784
 114 0078 FFF7FEFF 		bl	rcu_periph_reset_disable
 115              	.LVL15:
  81:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER15:
 116              		.loc 1 81 9 view .LVU22
 117 007c 07E0     		b	.L1
 118              	.LVL16:
 119              	.L2:
  52:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 120              		.loc 1 52 9 view .LVU23
 121 007e 40F20B30 		movw	r0, #779
 122              	.LVL17:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 5


  52:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 123              		.loc 1 52 9 is_stmt 0 view .LVU24
 124 0082 FFF7FEFF 		bl	rcu_periph_reset_enable
 125              	.LVL18:
  53:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 126              		.loc 1 53 9 is_stmt 1 view .LVU25
 127 0086 40F20B30 		movw	r0, #779
 128 008a FFF7FEFF 		bl	rcu_periph_reset_disable
 129              	.LVL19:
  54:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER1:
 130              		.loc 1 54 9 view .LVU26
 131              	.L1:
 132              		.loc 1 95 1 is_stmt 0 view .LVU27
 133 008e 08BD     		pop	{r3, pc}
 134              	.LVL20:
 135              	.L4:
  62:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 136              		.loc 1 62 9 is_stmt 1 view .LVU28
 137 0090 40F20140 		movw	r0, #1025
 138              	.LVL21:
  62:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 139              		.loc 1 62 9 is_stmt 0 view .LVU29
 140 0094 FFF7FEFF 		bl	rcu_periph_reset_enable
 141              	.LVL22:
  63:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 142              		.loc 1 63 9 is_stmt 1 view .LVU30
 143 0098 40F20140 		movw	r0, #1025
 144 009c FFF7FEFF 		bl	rcu_periph_reset_disable
 145              	.LVL23:
  64:lib/GD32F3x0/Source/gd32f3x0_timer.c **** #ifdef GD32F350
 146              		.loc 1 64 9 view .LVU31
 147 00a0 F5E7     		b	.L1
 148              	.LVL24:
 149              	.L8:
  84:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER15RST);
 150              		.loc 1 84 9 view .LVU32
 151 00a2 40F21130 		movw	r0, #785
 152              	.LVL25:
  84:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         rcu_periph_reset_disable(RCU_TIMER15RST);
 153              		.loc 1 84 9 is_stmt 0 view .LVU33
 154 00a6 FFF7FEFF 		bl	rcu_periph_reset_enable
 155              	.LVL26:
  85:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 156              		.loc 1 85 9 is_stmt 1 view .LVU34
 157 00aa 40F21130 		movw	r0, #785
 158 00ae FFF7FEFF 		bl	rcu_periph_reset_disable
 159              	.LVL27:
  86:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER16:
 160              		.loc 1 86 9 view .LVU35
 161 00b2 ECE7     		b	.L1
 162              	.L15:
 163              		.align	2
 164              	.L14:
 165 00b4 002C0140 		.word	1073818624
 166 00b8 00440140 		.word	1073824768
 167              		.cfi_endproc
 168              	.LFE116:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 6


 170              		.section	.text.timer_struct_para_init,"ax",%progbits
 171              		.align	1
 172              		.global	timer_struct_para_init
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	timer_struct_para_init:
 178              	.LVL28:
 179              	.LFB117:
  96:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
  97:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
  98:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
  99:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  initpara: init parameter struct
 100:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 101:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 102:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 103:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_struct_para_init(timer_parameter_struct *initpara)
 104:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 180              		.loc 1 104 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 105:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* initialize the init parameter struct member with the default value */
 106:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     initpara->prescaler         = 0U;
 185              		.loc 1 106 5 view .LVU37
 186              		.loc 1 106 33 is_stmt 0 view .LVU38
 187 0000 0023     		movs	r3, #0
 188 0002 0380     		strh	r3, [r0]	@ movhi
 107:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 189              		.loc 1 107 5 is_stmt 1 view .LVU39
 190              		.loc 1 107 33 is_stmt 0 view .LVU40
 191 0004 4380     		strh	r3, [r0, #2]	@ movhi
 108:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 192              		.loc 1 108 5 is_stmt 1 view .LVU41
 193              		.loc 1 108 33 is_stmt 0 view .LVU42
 194 0006 8380     		strh	r3, [r0, #4]	@ movhi
 109:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     initpara->period            = 65535U;
 195              		.loc 1 109 5 is_stmt 1 view .LVU43
 196              		.loc 1 109 33 is_stmt 0 view .LVU44
 197 0008 4FF6FF72 		movw	r2, #65535
 198 000c 8260     		str	r2, [r0, #8]
 110:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 199              		.loc 1 110 5 is_stmt 1 view .LVU45
 200              		.loc 1 110 33 is_stmt 0 view .LVU46
 201 000e C380     		strh	r3, [r0, #6]	@ movhi
 111:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     initpara->repetitioncounter = 0U;
 202              		.loc 1 111 5 is_stmt 1 view .LVU47
 203              		.loc 1 111 33 is_stmt 0 view .LVU48
 204 0010 0373     		strb	r3, [r0, #12]
 112:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 205              		.loc 1 112 1 view .LVU49
 206 0012 7047     		bx	lr
 207              		.cfi_endproc
 208              	.LFE117:
 210              		.section	.text.timer_init,"ax",%progbits
 211              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 7


 212              		.global	timer_init
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 217              	timer_init:
 218              	.LVL29:
 219              	.LFB118:
 113:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 114:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 115:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      initialize TIMER counter
 116:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 117:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_initpara: init parameter struct
 118:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 prescaler: prescaler value of the counter clock,0~65535
 119:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 alignedmode: TIMER_COUNTER_EDGE,TIMER_COUNTER_CENTER_DOWN,TIMER_COUNTER_CENTER_UP,T
 120:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 counterdirection: TIMER_COUNTER_UP,TIMER_COUNTER_DOWN
 121:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 period: counter auto reload value,(TIMER1 32 bit)
 122:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 clockdivision: TIMER_CKDIV_DIV1,TIMER_CKDIV_DIV2,TIMER_CKDIV_DIV4
 123:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 repetitioncounter: counter repetition value,0~255
 124:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 125:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 126:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 127:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct *initpara)
 128:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 220              		.loc 1 128 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		@ link register save eliminated.
 129:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure the counter prescaler value */
 130:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 225              		.loc 1 130 5 view .LVU51
 226              		.loc 1 130 49 is_stmt 0 view .LVU52
 227 0000 0B88     		ldrh	r3, [r1]
 228              		.loc 1 130 29 view .LVU53
 229 0002 8362     		str	r3, [r0, #40]
 131:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 132:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure the counter direction and aligned mode */
 133:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)) {
 230              		.loc 1 133 5 is_stmt 1 view .LVU54
 231              		.loc 1 133 7 is_stmt 0 view .LVU55
 232 0004 274B     		ldr	r3, .L24
 233 0006 9842     		cmp	r0, r3
 234 0008 06D0     		beq	.L18
 235              		.loc 1 133 33 discriminator 1 view .LVU56
 236 000a B0F1804F 		cmp	r0, #1073741824
 237 000e 03D0     		beq	.L18
 238              		.loc 1 133 61 discriminator 2 view .LVU57
 239 0010 A3F59433 		sub	r3, r3, #75776
 240 0014 9842     		cmp	r0, r3
 241 0016 0BD1     		bne	.L19
 242              	.L18:
 134:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM);
 243              		.loc 1 134 9 is_stmt 1 view .LVU58
 244              		.loc 1 134 34 is_stmt 0 view .LVU59
 245 0018 0368     		ldr	r3, [r0]
 246 001a 23F07003 		bic	r3, r3, #112
 247 001e 0360     		str	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 8


 135:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 248              		.loc 1 135 9 is_stmt 1 view .LVU60
 249              		.loc 1 135 34 is_stmt 0 view .LVU61
 250 0020 0368     		ldr	r3, [r0]
 251              		.loc 1 135 55 view .LVU62
 252 0022 4A88     		ldrh	r2, [r1, #2]
 253              		.loc 1 135 34 view .LVU63
 254 0024 1343     		orrs	r3, r3, r2
 255 0026 0360     		str	r3, [r0]
 136:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 256              		.loc 1 136 9 is_stmt 1 view .LVU64
 257              		.loc 1 136 34 is_stmt 0 view .LVU65
 258 0028 0368     		ldr	r3, [r0]
 259              		.loc 1 136 55 view .LVU66
 260 002a 8A88     		ldrh	r2, [r1, #4]
 261              		.loc 1 136 34 view .LVU67
 262 002c 1343     		orrs	r3, r3, r2
 263 002e 0360     		str	r3, [r0]
 264              	.L19:
 137:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 138:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 139:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure the autoreload value */
 140:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 265              		.loc 1 140 5 is_stmt 1 view .LVU68
 266              		.loc 1 140 49 is_stmt 0 view .LVU69
 267 0030 8B68     		ldr	r3, [r1, #8]
 268              		.loc 1 140 29 view .LVU70
 269 0032 C362     		str	r3, [r0, #44]
 141:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 142:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph) || (TIMER13
 270              		.loc 1 142 5 is_stmt 1 view .LVU71
 271              		.loc 1 142 7 is_stmt 0 view .LVU72
 272 0034 1B4B     		ldr	r3, .L24
 273 0036 9842     		cmp	r0, r3
 274 0038 16D0     		beq	.L20
 275              		.loc 1 142 33 discriminator 1 view .LVU73
 276 003a B0F1804F 		cmp	r0, #1073741824
 277 003e 13D0     		beq	.L20
 278              		.loc 1 142 61 discriminator 2 view .LVU74
 279 0040 A3F59433 		sub	r3, r3, #75776
 280 0044 9842     		cmp	r0, r3
 281 0046 0FD0     		beq	.L20
 282              		.loc 1 142 89 discriminator 3 view .LVU75
 283 0048 03F5E053 		add	r3, r3, #7168
 284 004c 9842     		cmp	r0, r3
 285 004e 0BD0     		beq	.L20
 143:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             || (TIMER14 == timer_periph) || (TIMER15 == timer_periph) || (TIMER16 == timer_periph))
 286              		.loc 1 143 13 view .LVU76
 287 0050 03F59033 		add	r3, r3, #73728
 288 0054 9842     		cmp	r0, r3
 289 0056 07D0     		beq	.L20
 290              		.loc 1 143 42 discriminator 1 view .LVU77
 291 0058 03F58063 		add	r3, r3, #1024
 292 005c 9842     		cmp	r0, r3
 293 005e 03D0     		beq	.L20
 294              		.loc 1 143 71 discriminator 2 view .LVU78
 295 0060 03F58063 		add	r3, r3, #1024
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 9


 296 0064 9842     		cmp	r0, r3
 297 0066 07D1     		bne	.L21
 298              	.L20:
 144:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CKDIV bit */
 145:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 299              		.loc 1 145 9 is_stmt 1 view .LVU79
 300              		.loc 1 145 34 is_stmt 0 view .LVU80
 301 0068 0368     		ldr	r3, [r0]
 302 006a 23F44073 		bic	r3, r3, #768
 303 006e 0360     		str	r3, [r0]
 146:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 304              		.loc 1 146 9 is_stmt 1 view .LVU81
 305              		.loc 1 146 34 is_stmt 0 view .LVU82
 306 0070 0368     		ldr	r3, [r0]
 307              		.loc 1 146 55 view .LVU83
 308 0072 CA88     		ldrh	r2, [r1, #6]
 309              		.loc 1 146 34 view .LVU84
 310 0074 1343     		orrs	r3, r3, r2
 311 0076 0360     		str	r3, [r0]
 312              	.L21:
 147:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 148:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 149:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if((TIMER0 == timer_periph) || (TIMER14 == timer_periph) || (TIMER15 == timer_periph) || (TIMER
 313              		.loc 1 149 5 is_stmt 1 view .LVU85
 314              		.loc 1 149 7 is_stmt 0 view .LVU86
 315 0078 0A4B     		ldr	r3, .L24
 316 007a 9842     		cmp	r0, r3
 317 007c 0BD0     		beq	.L22
 318              		.loc 1 149 33 discriminator 1 view .LVU87
 319 007e 03F5A053 		add	r3, r3, #5120
 320 0082 9842     		cmp	r0, r3
 321 0084 07D0     		beq	.L22
 322              		.loc 1 149 62 discriminator 2 view .LVU88
 323 0086 03F58063 		add	r3, r3, #1024
 324 008a 9842     		cmp	r0, r3
 325 008c 03D0     		beq	.L22
 326              		.loc 1 149 91 discriminator 3 view .LVU89
 327 008e 03F58063 		add	r3, r3, #1024
 328 0092 9842     		cmp	r0, r3
 329 0094 01D1     		bne	.L23
 330              	.L22:
 150:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* configure the repetition counter value */
 151:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 331              		.loc 1 151 9 is_stmt 1 view .LVU90
 332              		.loc 1 151 54 is_stmt 0 view .LVU91
 333 0096 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
 334              		.loc 1 151 34 view .LVU92
 335 0098 0363     		str	r3, [r0, #48]
 336              	.L23:
 152:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 153:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 154:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* generate an update event */
 155:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 337              		.loc 1 155 5 is_stmt 1 view .LVU93
 338              		.loc 1 155 31 is_stmt 0 view .LVU94
 339 009a 4369     		ldr	r3, [r0, #20]
 340 009c 43F00103 		orr	r3, r3, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 10


 341 00a0 4361     		str	r3, [r0, #20]
 156:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 342              		.loc 1 156 1 view .LVU95
 343 00a2 7047     		bx	lr
 344              	.L25:
 345              		.align	2
 346              	.L24:
 347 00a4 002C0140 		.word	1073818624
 348              		.cfi_endproc
 349              	.LFE118:
 351              		.section	.text.timer_enable,"ax",%progbits
 352              		.align	1
 353              		.global	timer_enable
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 358              	timer_enable:
 359              	.LVL30:
 360              	.LFB119:
 157:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 158:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 159:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      enable a TIMER
 160:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 161:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 162:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 163:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 164:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_enable(uint32_t timer_periph)
 165:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 361              		.loc 1 165 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 166:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 366              		.loc 1 166 5 view .LVU97
 367              		.loc 1 166 30 is_stmt 0 view .LVU98
 368 0000 0368     		ldr	r3, [r0]
 369 0002 43F00103 		orr	r3, r3, #1
 370 0006 0360     		str	r3, [r0]
 167:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 371              		.loc 1 167 1 view .LVU99
 372 0008 7047     		bx	lr
 373              		.cfi_endproc
 374              	.LFE119:
 376              		.section	.text.timer_disable,"ax",%progbits
 377              		.align	1
 378              		.global	timer_disable
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 383              	timer_disable:
 384              	.LVL31:
 385              	.LFB120:
 168:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 169:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 170:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      disable a TIMER
 171:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 11


 172:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 173:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 174:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 175:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_disable(uint32_t timer_periph)
 176:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 386              		.loc 1 176 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 177:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 391              		.loc 1 177 5 view .LVU101
 392              		.loc 1 177 30 is_stmt 0 view .LVU102
 393 0000 0368     		ldr	r3, [r0]
 394 0002 23F00103 		bic	r3, r3, #1
 395 0006 0360     		str	r3, [r0]
 178:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 396              		.loc 1 178 1 view .LVU103
 397 0008 7047     		bx	lr
 398              		.cfi_endproc
 399              	.LFE120:
 401              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 402              		.align	1
 403              		.global	timer_auto_reload_shadow_enable
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	timer_auto_reload_shadow_enable:
 409              	.LVL32:
 410              	.LFB121:
 179:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 180:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 181:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      enable the auto reload shadow function
 182:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 183:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 184:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 185:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 186:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 187:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 411              		.loc 1 187 1 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		@ link register save eliminated.
 188:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 416              		.loc 1 188 5 view .LVU105
 417              		.loc 1 188 30 is_stmt 0 view .LVU106
 418 0000 0368     		ldr	r3, [r0]
 419 0002 43F08003 		orr	r3, r3, #128
 420 0006 0360     		str	r3, [r0]
 189:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 421              		.loc 1 189 1 view .LVU107
 422 0008 7047     		bx	lr
 423              		.cfi_endproc
 424              	.LFE121:
 426              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 427              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 12


 428              		.global	timer_auto_reload_shadow_disable
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 433              	timer_auto_reload_shadow_disable:
 434              	.LVL33:
 435              	.LFB122:
 190:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 191:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 192:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      disable the auto reload shadow function
 193:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 194:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 195:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 196:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 197:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 198:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 436              		.loc 1 198 1 is_stmt 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		@ link register save eliminated.
 199:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 441              		.loc 1 199 5 view .LVU109
 442              		.loc 1 199 30 is_stmt 0 view .LVU110
 443 0000 0368     		ldr	r3, [r0]
 444 0002 23F08003 		bic	r3, r3, #128
 445 0006 0360     		str	r3, [r0]
 200:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 446              		.loc 1 200 1 view .LVU111
 447 0008 7047     		bx	lr
 448              		.cfi_endproc
 449              	.LFE122:
 451              		.section	.text.timer_update_event_enable,"ax",%progbits
 452              		.align	1
 453              		.global	timer_update_event_enable
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 458              	timer_update_event_enable:
 459              	.LVL34:
 460              	.LFB123:
 201:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 202:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 203:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      enable the update event
 204:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 205:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 206:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 207:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 208:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 209:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 461              		.loc 1 209 1 is_stmt 1 view -0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465              		@ link register save eliminated.
 210:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 466              		.loc 1 210 5 view .LVU113
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 13


 467              		.loc 1 210 30 is_stmt 0 view .LVU114
 468 0000 0368     		ldr	r3, [r0]
 469 0002 23F00203 		bic	r3, r3, #2
 470 0006 0360     		str	r3, [r0]
 211:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 471              		.loc 1 211 1 view .LVU115
 472 0008 7047     		bx	lr
 473              		.cfi_endproc
 474              	.LFE123:
 476              		.section	.text.timer_update_event_disable,"ax",%progbits
 477              		.align	1
 478              		.global	timer_update_event_disable
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	timer_update_event_disable:
 484              	.LVL35:
 485              	.LFB124:
 212:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 213:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 214:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      disable the update event
 215:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 216:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 217:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 218:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 219:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 220:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 486              		.loc 1 220 1 is_stmt 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 221:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 491              		.loc 1 221 5 view .LVU117
 492              		.loc 1 221 30 is_stmt 0 view .LVU118
 493 0000 0368     		ldr	r3, [r0]
 494 0002 43F00203 		orr	r3, r3, #2
 495 0006 0360     		str	r3, [r0]
 222:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 496              		.loc 1 222 1 view .LVU119
 497 0008 7047     		bx	lr
 498              		.cfi_endproc
 499              	.LFE124:
 501              		.section	.text.timer_counter_alignment,"ax",%progbits
 502              		.align	1
 503              		.global	timer_counter_alignment
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 508              	timer_counter_alignment:
 509              	.LVL36:
 510              	.LFB125:
 223:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 224:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 225:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      set TIMER counter alignment mode
 226:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
 227:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  aligned:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 14


 228:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 229:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 230:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 231:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 232:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 233:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 234:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 235:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 236:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 237:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 511              		.loc 1 237 1 is_stmt 1 view -0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 0
 514              		@ frame_needed = 0, uses_anonymous_args = 0
 515              		@ link register save eliminated.
 238:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 516              		.loc 1 238 5 view .LVU121
 517              		.loc 1 238 30 is_stmt 0 view .LVU122
 518 0000 0268     		ldr	r2, [r0]
 519 0002 22F06002 		bic	r2, r2, #96
 520 0006 0260     		str	r2, [r0]
 239:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 521              		.loc 1 239 5 is_stmt 1 view .LVU123
 522              		.loc 1 239 30 is_stmt 0 view .LVU124
 523 0008 0368     		ldr	r3, [r0]
 524 000a 0B43     		orrs	r3, r3, r1
 525 000c 0360     		str	r3, [r0]
 240:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 526              		.loc 1 240 1 view .LVU125
 527 000e 7047     		bx	lr
 528              		.cfi_endproc
 529              	.LFE125:
 531              		.section	.text.timer_counter_up_direction,"ax",%progbits
 532              		.align	1
 533              		.global	timer_counter_up_direction
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 538              	timer_counter_up_direction:
 539              	.LVL37:
 540              	.LFB126:
 241:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 242:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 243:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      set TIMER counter up direction
 244:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
 245:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 246:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 247:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 248:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 249:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 541              		.loc 1 249 1 is_stmt 1 view -0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              		@ link register save eliminated.
 250:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 546              		.loc 1 250 5 view .LVU127
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 15


 547              		.loc 1 250 30 is_stmt 0 view .LVU128
 548 0000 0368     		ldr	r3, [r0]
 549 0002 23F01003 		bic	r3, r3, #16
 550 0006 0360     		str	r3, [r0]
 251:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 551              		.loc 1 251 1 view .LVU129
 552 0008 7047     		bx	lr
 553              		.cfi_endproc
 554              	.LFE126:
 556              		.section	.text.timer_counter_down_direction,"ax",%progbits
 557              		.align	1
 558              		.global	timer_counter_down_direction
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 563              	timer_counter_down_direction:
 564              	.LVL38:
 565              	.LFB127:
 252:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 253:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 254:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      set TIMER counter down direction
 255:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
 256:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 257:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 258:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 259:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 260:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 566              		.loc 1 260 1 is_stmt 1 view -0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 0
 569              		@ frame_needed = 0, uses_anonymous_args = 0
 570              		@ link register save eliminated.
 261:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 571              		.loc 1 261 5 view .LVU131
 572              		.loc 1 261 30 is_stmt 0 view .LVU132
 573 0000 0368     		ldr	r3, [r0]
 574 0002 43F01003 		orr	r3, r3, #16
 575 0006 0360     		str	r3, [r0]
 262:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 576              		.loc 1 262 1 view .LVU133
 577 0008 7047     		bx	lr
 578              		.cfi_endproc
 579              	.LFE127:
 581              		.section	.text.timer_prescaler_config,"ax",%progbits
 582              		.align	1
 583              		.global	timer_prescaler_config
 584              		.syntax unified
 585              		.thumb
 586              		.thumb_func
 588              	timer_prescaler_config:
 589              	.LVL39:
 590              	.LFB128:
 263:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 264:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 265:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER prescaler
 266:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 267:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  prescaler: prescaler value
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 16


 268:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  pscreload: prescaler reload mode
 269:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 270:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 271:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 272:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 273:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 274:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 275:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 276:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 591              		.loc 1 276 1 is_stmt 1 view -0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 595              		@ link register save eliminated.
 277:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 596              		.loc 1 277 5 view .LVU135
 597              		.loc 1 277 29 is_stmt 0 view .LVU136
 598 0000 8162     		str	r1, [r0, #40]
 278:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 279:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload) {
 599              		.loc 1 279 5 is_stmt 1 view .LVU137
 600              		.loc 1 279 7 is_stmt 0 view .LVU138
 601 0002 1AB9     		cbnz	r2, .L35
 280:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 602              		.loc 1 280 9 is_stmt 1 view .LVU139
 603              		.loc 1 280 35 is_stmt 0 view .LVU140
 604 0004 4369     		ldr	r3, [r0, #20]
 605 0006 43F00103 		orr	r3, r3, #1
 606 000a 4361     		str	r3, [r0, #20]
 607              	.L35:
 281:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 282:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 608              		.loc 1 282 1 view .LVU141
 609 000c 7047     		bx	lr
 610              		.cfi_endproc
 611              	.LFE128:
 613              		.section	.text.timer_repetition_value_config,"ax",%progbits
 614              		.align	1
 615              		.global	timer_repetition_value_config
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 620              	timer_repetition_value_config:
 621              	.LVL40:
 622              	.LFB129:
 283:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 284:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 285:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER repetition register value
 286:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,15,16)
 287:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 288:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 289:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 290:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 291:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 292:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 623              		.loc 1 292 1 is_stmt 1 view -0
 624              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 17


 625              		@ args = 0, pretend = 0, frame = 0
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 293:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 628              		.loc 1 293 5 view .LVU143
 629              		.loc 1 293 30 is_stmt 0 view .LVU144
 630 0000 0163     		str	r1, [r0, #48]
 294:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 631              		.loc 1 294 1 view .LVU145
 632 0002 7047     		bx	lr
 633              		.cfi_endproc
 634              	.LFE129:
 636              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 637              		.align	1
 638              		.global	timer_autoreload_value_config
 639              		.syntax unified
 640              		.thumb
 641              		.thumb_func
 643              	timer_autoreload_value_config:
 644              	.LVL41:
 645              	.LFB130:
 295:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 296:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 297:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER autoreload register value
 298:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 299:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 300:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 301:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 302:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 303:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint32_t autoreload)
 304:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 646              		.loc 1 304 1 is_stmt 1 view -0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 0
 649              		@ frame_needed = 0, uses_anonymous_args = 0
 650              		@ link register save eliminated.
 305:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 651              		.loc 1 305 5 view .LVU147
 652              		.loc 1 305 29 is_stmt 0 view .LVU148
 653 0000 C162     		str	r1, [r0, #44]
 306:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 654              		.loc 1 306 1 view .LVU149
 655 0002 7047     		bx	lr
 656              		.cfi_endproc
 657              	.LFE130:
 659              		.section	.text.timer_counter_value_config,"ax",%progbits
 660              		.align	1
 661              		.global	timer_counter_value_config
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 666              	timer_counter_value_config:
 667              	.LVL42:
 668              	.LFB131:
 307:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 308:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 309:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER counter register value
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 18


 310:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 311:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  counter: the counter value
 312:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 313:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 314:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 315:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint32_t counter)
 316:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 669              		.loc 1 316 1 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673              		@ link register save eliminated.
 317:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 674              		.loc 1 317 5 view .LVU151
 675              		.loc 1 317 29 is_stmt 0 view .LVU152
 676 0000 4162     		str	r1, [r0, #36]
 318:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 677              		.loc 1 318 1 view .LVU153
 678 0002 7047     		bx	lr
 679              		.cfi_endproc
 680              	.LFE131:
 682              		.section	.text.timer_counter_read,"ax",%progbits
 683              		.align	1
 684              		.global	timer_counter_read
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 689              	timer_counter_read:
 690              	.LVL43:
 691              	.LFB132:
 319:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 320:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 321:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      read TIMER counter value
 322:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 323:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 324:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     counter value
 325:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 326:lib/GD32F3x0/Source/gd32f3x0_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 327:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 692              		.loc 1 327 1 is_stmt 1 view -0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 328:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     uint32_t count_value = 0U;
 697              		.loc 1 328 5 view .LVU155
 329:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     count_value = TIMER_CNT(timer_periph);
 698              		.loc 1 329 5 view .LVU156
 699              		.loc 1 329 17 is_stmt 0 view .LVU157
 700 0000 406A     		ldr	r0, [r0, #36]
 701              	.LVL44:
 330:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     return (count_value);
 702              		.loc 1 330 5 is_stmt 1 view .LVU158
 331:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 703              		.loc 1 331 1 is_stmt 0 view .LVU159
 704 0002 7047     		bx	lr
 705              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 19


 706              	.LFE132:
 708              		.section	.text.timer_prescaler_read,"ax",%progbits
 709              		.align	1
 710              		.global	timer_prescaler_read
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 715              	timer_prescaler_read:
 716              	.LVL45:
 717              	.LFB133:
 332:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 333:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 334:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      read TIMER prescaler value
 335:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 336:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 337:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     prescaler register value
 338:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 339:lib/GD32F3x0/Source/gd32f3x0_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 340:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 718              		.loc 1 340 1 is_stmt 1 view -0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 0
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722              		@ link register save eliminated.
 341:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     uint16_t prescaler_value = 0U;
 723              		.loc 1 341 5 view .LVU161
 342:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 724              		.loc 1 342 5 view .LVU162
 725              		.loc 1 342 34 is_stmt 0 view .LVU163
 726 0000 806A     		ldr	r0, [r0, #40]
 727              	.LVL46:
 343:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     return (prescaler_value);
 728              		.loc 1 343 5 is_stmt 1 view .LVU164
 344:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 729              		.loc 1 344 1 is_stmt 0 view .LVU165
 730 0002 80B2     		uxth	r0, r0
 731              		.loc 1 344 1 view .LVU166
 732 0004 7047     		bx	lr
 733              		.cfi_endproc
 734              	.LFE133:
 736              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 737              		.align	1
 738              		.global	timer_single_pulse_mode_config
 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 743              	timer_single_pulse_mode_config:
 744              	.LVL47:
 745              	.LFB134:
 345:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 346:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 347:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER single pulse mode
 348:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14..16),TIMER5 just for GD32F350
 349:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  spmode:
 350:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 351:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 352:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 20


 353:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 354:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 355:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 356:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint8_t spmode)
 357:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 746              		.loc 1 357 1 is_stmt 1 view -0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              		@ link register save eliminated.
 358:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode) {
 751              		.loc 1 358 5 view .LVU168
 752              		.loc 1 358 7 is_stmt 0 view .LVU169
 753 0000 21B9     		cbnz	r1, .L43
 359:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 754              		.loc 1 359 9 is_stmt 1 view .LVU170
 755              		.loc 1 359 34 is_stmt 0 view .LVU171
 756 0002 0368     		ldr	r3, [r0]
 757 0004 43F00803 		orr	r3, r3, #8
 758 0008 0360     		str	r3, [r0]
 759 000a 7047     		bx	lr
 760              	.L43:
 360:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_SP_MODE_REPETITIVE == spmode) {
 761              		.loc 1 360 12 is_stmt 1 view .LVU172
 762              		.loc 1 360 14 is_stmt 0 view .LVU173
 763 000c 0129     		cmp	r1, #1
 764 000e 00D0     		beq	.L45
 765              	.L42:
 361:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 362:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 363:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* illegal parameters */
 364:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 365:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 766              		.loc 1 365 1 view .LVU174
 767 0010 7047     		bx	lr
 768              	.L45:
 361:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 769              		.loc 1 361 9 is_stmt 1 view .LVU175
 361:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 770              		.loc 1 361 34 is_stmt 0 view .LVU176
 771 0012 0368     		ldr	r3, [r0]
 772 0014 23F00803 		bic	r3, r3, #8
 773 0018 0360     		str	r3, [r0]
 364:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 774              		.loc 1 364 5 is_stmt 1 view .LVU177
 775              		.loc 1 365 1 is_stmt 0 view .LVU178
 776 001a F9E7     		b	.L42
 777              		.cfi_endproc
 778              	.LFE134:
 780              		.section	.text.timer_update_source_config,"ax",%progbits
 781              		.align	1
 782              		.global	timer_update_source_config
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 787              	timer_update_source_config:
 788              	.LVL48:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 21


 789              	.LFB135:
 366:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 367:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 368:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER update source
 369:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 370:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  update:
 371:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 372:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 373:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 374:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 375:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 376:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 377:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint8_t update)
 378:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 790              		.loc 1 378 1 is_stmt 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		@ link register save eliminated.
 379:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update) {
 795              		.loc 1 379 5 view .LVU180
 796              		.loc 1 379 7 is_stmt 0 view .LVU181
 797 0000 21B9     		cbnz	r1, .L47
 380:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 798              		.loc 1 380 9 is_stmt 1 view .LVU182
 799              		.loc 1 380 34 is_stmt 0 view .LVU183
 800 0002 0368     		ldr	r3, [r0]
 801 0004 43F00403 		orr	r3, r3, #4
 802 0008 0360     		str	r3, [r0]
 803 000a 7047     		bx	lr
 804              	.L47:
 381:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_UPDATE_SRC_GLOBAL == update) {
 805              		.loc 1 381 12 is_stmt 1 view .LVU184
 806              		.loc 1 381 14 is_stmt 0 view .LVU185
 807 000c 0129     		cmp	r1, #1
 808 000e 00D0     		beq	.L49
 809              	.L46:
 382:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 383:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 384:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* illegal parameters */
 385:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 386:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 810              		.loc 1 386 1 view .LVU186
 811 0010 7047     		bx	lr
 812              	.L49:
 382:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 813              		.loc 1 382 9 is_stmt 1 view .LVU187
 382:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 814              		.loc 1 382 34 is_stmt 0 view .LVU188
 815 0012 0368     		ldr	r3, [r0]
 816 0014 23F00403 		bic	r3, r3, #4
 817 0018 0360     		str	r3, [r0]
 385:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 818              		.loc 1 385 5 is_stmt 1 view .LVU189
 819              		.loc 1 386 1 is_stmt 0 view .LVU190
 820 001a F9E7     		b	.L46
 821              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 22


 822              	.LFE135:
 824              		.section	.text.timer_ocpre_clear_source_config,"ax",%progbits
 825              		.align	1
 826              		.global	timer_ocpre_clear_source_config
 827              		.syntax unified
 828              		.thumb
 829              		.thumb_func
 831              	timer_ocpre_clear_source_config:
 832              	.LVL49:
 833              	.LFB136:
 387:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 388:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 389:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER OCPRE clear source selection
 390:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
 391:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ocpreclear:
 392:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 393:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OCPRE_CLEAR_SOURCE_CLR: OCPRE_CLR_INT is connected to the OCPRE_CLR input
 394:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OCPRE_CLEAR_SOURCE_ETIF: OCPRE_CLR_INT is connected to ETIF
 395:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 396:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 397:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 398:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_ocpre_clear_source_config(uint32_t timer_periph, uint8_t ocpreclear)
 399:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 834              		.loc 1 399 1 is_stmt 1 view -0
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 0
 837              		@ frame_needed = 0, uses_anonymous_args = 0
 838              		@ link register save eliminated.
 400:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_OCPRE_CLEAR_SOURCE_ETIF == ocpreclear) {
 839              		.loc 1 400 5 view .LVU192
 840              		.loc 1 400 7 is_stmt 0 view .LVU193
 841 0000 0129     		cmp	r1, #1
 842 0002 05D0     		beq	.L53
 401:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_OCRC;
 402:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_OCPRE_CLEAR_SOURCE_CLR == ocpreclear) {
 843              		.loc 1 402 12 is_stmt 1 view .LVU194
 844              		.loc 1 402 14 is_stmt 0 view .LVU195
 845 0004 19B9     		cbnz	r1, .L50
 403:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_OCRC;
 846              		.loc 1 403 9 is_stmt 1 view .LVU196
 847              		.loc 1 403 35 is_stmt 0 view .LVU197
 848 0006 8368     		ldr	r3, [r0, #8]
 849 0008 23F00803 		bic	r3, r3, #8
 850 000c 8360     		str	r3, [r0, #8]
 404:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 405:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* illegal parameters */
 406:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 851              		.loc 1 406 5 is_stmt 1 view .LVU198
 852              	.L50:
 407:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 853              		.loc 1 407 1 is_stmt 0 view .LVU199
 854 000e 7047     		bx	lr
 855              	.L53:
 401:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_OCPRE_CLEAR_SOURCE_CLR == ocpreclear) {
 856              		.loc 1 401 9 is_stmt 1 view .LVU200
 401:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_OCPRE_CLEAR_SOURCE_CLR == ocpreclear) {
 857              		.loc 1 401 35 is_stmt 0 view .LVU201
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 23


 858 0010 8368     		ldr	r3, [r0, #8]
 859 0012 43F00803 		orr	r3, r3, #8
 860 0016 8360     		str	r3, [r0, #8]
 861 0018 7047     		bx	lr
 862              		.cfi_endproc
 863              	.LFE136:
 865              		.section	.text.timer_flag_get,"ax",%progbits
 866              		.align	1
 867              		.global	timer_flag_get
 868              		.syntax unified
 869              		.thumb
 870              		.thumb_func
 872              	timer_flag_get:
 873              	.LVL50:
 874              	.LFB137:
 408:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 409:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 410:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      get TIMER flags
 411:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 412:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  flag: the timer interrupt flags
 413:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 414:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_UP: update flag, TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 415:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag, TIMERx(x=0..2,13..16)
 416:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag, TIMERx(x=0..2,14)
 417:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag, TIMERx(x=0..2)
 418:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag, TIMERx(x=0..2)
 419:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag, TIMERx(x=0,14..16)
 420:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag, TIMERx(x=0..2,14)
 421:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,14..16)
 422:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag, TIMERx(x=0..2,13..16)
 423:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag, TIMERx(x=0..2,14)
 424:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag, TIMERx(x=0..2)
 425:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag, TIMERx(x=0..2)
 426:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 427:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     FlagStatus: SET or RESET
 428:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 429:lib/GD32F3x0/Source/gd32f3x0_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
 430:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 875              		.loc 1 430 1 is_stmt 1 view -0
 876              		.cfi_startproc
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 0, uses_anonymous_args = 0
 879              		@ link register save eliminated.
 431:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)) {
 880              		.loc 1 431 5 view .LVU203
 881              		.loc 1 431 18 is_stmt 0 view .LVU204
 882 0000 0369     		ldr	r3, [r0, #16]
 883              		.loc 1 431 7 view .LVU205
 884 0002 0B42     		tst	r3, r1
 885 0004 01D0     		beq	.L56
 432:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         return SET;
 886              		.loc 1 432 16 view .LVU206
 887 0006 0120     		movs	r0, #1
 888              	.LVL51:
 889              		.loc 1 432 16 view .LVU207
 890 0008 7047     		bx	lr
 891              	.LVL52:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 24


 892              	.L56:
 433:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 434:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         return RESET;
 893              		.loc 1 434 16 view .LVU208
 894 000a 0020     		movs	r0, #0
 895              	.LVL53:
 435:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 436:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 896              		.loc 1 436 1 view .LVU209
 897 000c 7047     		bx	lr
 898              		.cfi_endproc
 899              	.LFE137:
 901              		.section	.text.timer_flag_clear,"ax",%progbits
 902              		.align	1
 903              		.global	timer_flag_clear
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 908              	timer_flag_clear:
 909              	.LVL54:
 910              	.LFB138:
 437:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 438:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 439:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      clear TIMER flags
 440:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 441:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  flag: the timer interrupt flags
 442:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 443:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_UP: update flag, TIMERx(x=0..2,13..16),TIMER5 just for GD32F350
 444:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag, TIMERx(x=0..2,13..16)
 445:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag, TIMERx(x=0..2,14)
 446:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag, TIMERx(x=0..2)
 447:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag, TIMERx(x=0..2)
 448:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag, TIMERx(x=0,14..16)
 449:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag, TIMERx(x=0..2,14)
 450:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,14..16)
 451:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag, TIMERx(x=0..2,13..16)
 452:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag, TIMERx(x=0..2,14)
 453:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag, TIMERx(x=0..2)
 454:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag, TIMERx(x=0..2)
 455:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 456:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 457:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 458:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
 459:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 911              		.loc 1 459 1 is_stmt 1 view -0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 0
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915              		@ link register save eliminated.
 460:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 916              		.loc 1 460 5 view .LVU211
 917              		.loc 1 460 33 is_stmt 0 view .LVU212
 918 0000 C943     		mvns	r1, r1
 919              	.LVL55:
 920              		.loc 1 460 30 view .LVU213
 921 0002 0161     		str	r1, [r0, #16]
 461:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 25


 922              		.loc 1 461 1 view .LVU214
 923 0004 7047     		bx	lr
 924              		.cfi_endproc
 925              	.LFE138:
 927              		.section	.text.timer_interrupt_enable,"ax",%progbits
 928              		.align	1
 929              		.global	timer_interrupt_enable
 930              		.syntax unified
 931              		.thumb
 932              		.thumb_func
 934              	timer_interrupt_enable:
 935              	.LVL56:
 936              	.LFB139:
 462:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 463:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 464:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      enable the TIMER interrupt
 465:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 466:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  interrupt: timer interrupt enable source
 467:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 468:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..2,13..16),TIMER5 just for GD32
 469:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..2,13..16)
 470:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..2,14)
 471:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..2)
 472:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..2)
 473:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,14..16)
 474:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..2,14)
 475:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,14..16)
 476:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 477:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 478:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 479:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
 480:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 937              		.loc 1 480 1 is_stmt 1 view -0
 938              		.cfi_startproc
 939              		@ args = 0, pretend = 0, frame = 0
 940              		@ frame_needed = 0, uses_anonymous_args = 0
 941              		@ link register save eliminated.
 481:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt;
 942              		.loc 1 481 5 view .LVU216
 943              		.loc 1 481 34 is_stmt 0 view .LVU217
 944 0000 C368     		ldr	r3, [r0, #12]
 945 0002 0B43     		orrs	r3, r3, r1
 946 0004 C360     		str	r3, [r0, #12]
 482:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 947              		.loc 1 482 1 view .LVU218
 948 0006 7047     		bx	lr
 949              		.cfi_endproc
 950              	.LFE139:
 952              		.section	.text.timer_interrupt_disable,"ax",%progbits
 953              		.align	1
 954              		.global	timer_interrupt_disable
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	timer_interrupt_disable:
 960              	.LVL57:
 961              	.LFB140:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 26


 483:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 484:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 485:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      disable the TIMER interrupt
 486:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 487:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  interrupt: timer interrupt source disable
 488:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 489:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_UP: update interrupt disable, TIMERx(x=0..2,13..16),TIMER5 just for GD3
 490:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt disable, TIMERx(x=0..2,13..16)
 491:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt disable, TIMERx(x=0..2,14)
 492:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt disable, TIMERx(x=0..2)
 493:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt disable , TIMERx(x=0..2)
 494:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt disable, TIMERx(x=0,14..16)
 495:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt disable, TIMERx(x=0..2,14)
 496:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,14..16)
 497:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 498:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 499:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 500:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
 501:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 962              		.loc 1 501 1 is_stmt 1 view -0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		@ link register save eliminated.
 502:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt);
 967              		.loc 1 502 5 view .LVU220
 968              		.loc 1 502 34 is_stmt 0 view .LVU221
 969 0000 C368     		ldr	r3, [r0, #12]
 970 0002 23EA0103 		bic	r3, r3, r1
 971 0006 C360     		str	r3, [r0, #12]
 503:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 972              		.loc 1 503 1 view .LVU222
 973 0008 7047     		bx	lr
 974              		.cfi_endproc
 975              	.LFE140:
 977              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 978              		.align	1
 979              		.global	timer_interrupt_flag_get
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 984              	timer_interrupt_flag_get:
 985              	.LVL58:
 986              	.LFB141:
 504:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 505:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 506:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      get timer interrupt flag
 507:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 508:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 509:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 510:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..2,13..16),TIMER5 just for GD
 511:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..2,13..16)
 512:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..2,14)
 513:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..2)
 514:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..2)
 515:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,14..16)
 516:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0..2,14)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 27


 517:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,14..16)
 518:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 519:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     FlagStatus: SET or RESET
 520:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 521:lib/GD32F3x0/Source/gd32f3x0_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
 522:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 987              		.loc 1 522 1 is_stmt 1 view -0
 988              		.cfi_startproc
 989              		@ args = 0, pretend = 0, frame = 0
 990              		@ frame_needed = 0, uses_anonymous_args = 0
 991              		@ link register save eliminated.
 523:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     uint32_t val;
 992              		.loc 1 523 5 view .LVU224
 524:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 993              		.loc 1 524 5 view .LVU225
 994              		.loc 1 524 12 is_stmt 0 view .LVU226
 995 0000 C368     		ldr	r3, [r0, #12]
 996              		.loc 1 524 9 view .LVU227
 997 0002 0B40     		ands	r3, r3, r1
 998              	.LVL59:
 525:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt)) && (RESET != val)) {
 999              		.loc 1 525 5 is_stmt 1 view .LVU228
 1000              		.loc 1 525 19 is_stmt 0 view .LVU229
 1001 0004 0269     		ldr	r2, [r0, #16]
 1002              		.loc 1 525 7 view .LVU230
 1003 0006 0A42     		tst	r2, r1
 1004 0008 02D0     		beq	.L62
 1005              		.loc 1 525 58 discriminator 1 view .LVU231
 1006 000a 1BB9     		cbnz	r3, .L63
 526:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         return SET;
 527:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 528:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         return RESET;
 1007              		.loc 1 528 16 view .LVU232
 1008 000c 0020     		movs	r0, #0
 1009              	.LVL60:
 1010              		.loc 1 528 16 view .LVU233
 1011 000e 7047     		bx	lr
 1012              	.LVL61:
 1013              	.L62:
 1014              		.loc 1 528 16 view .LVU234
 1015 0010 0020     		movs	r0, #0
 1016              	.LVL62:
 1017              		.loc 1 528 16 view .LVU235
 1018 0012 7047     		bx	lr
 1019              	.LVL63:
 1020              	.L63:
 526:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         return SET;
 1021              		.loc 1 526 16 view .LVU236
 1022 0014 0120     		movs	r0, #1
 1023              	.LVL64:
 529:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 530:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1024              		.loc 1 530 1 view .LVU237
 1025 0016 7047     		bx	lr
 1026              		.cfi_endproc
 1027              	.LFE141:
 1029              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 28


 1030              		.align	1
 1031              		.global	timer_interrupt_flag_clear
 1032              		.syntax unified
 1033              		.thumb
 1034              		.thumb_func
 1036              	timer_interrupt_flag_clear:
 1037              	.LVL65:
 1038              	.LFB142:
 531:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 532:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 533:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      clear TIMER interrupt flag
 534:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 535:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 536:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 537:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..2,13..16),TIMER5 just for G
 538:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag, TIMERx(x=0..2,13..16)
 539:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag, TIMERx(x=0..2,14)
 540:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag, TIMERx(x=0..2)
 541:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag, TIMERx(x=0..2)
 542:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag, TIMERx(x=0,14..16)
 543:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag, TIMERx(x=0..2,14)
 544:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag, TIMERx(x=0,14..16)
 545:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 546:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 547:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 548:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
 549:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1039              		.loc 1 549 1 is_stmt 1 view -0
 1040              		.cfi_startproc
 1041              		@ args = 0, pretend = 0, frame = 0
 1042              		@ frame_needed = 0, uses_anonymous_args = 0
 1043              		@ link register save eliminated.
 550:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 1044              		.loc 1 550 5 view .LVU239
 1045              		.loc 1 550 33 is_stmt 0 view .LVU240
 1046 0000 C943     		mvns	r1, r1
 1047              	.LVL66:
 1048              		.loc 1 550 30 view .LVU241
 1049 0002 0161     		str	r1, [r0, #16]
 551:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1050              		.loc 1 551 1 view .LVU242
 1051 0004 7047     		bx	lr
 1052              		.cfi_endproc
 1053              	.LFE142:
 1055              		.section	.text.timer_dma_enable,"ax",%progbits
 1056              		.align	1
 1057              		.global	timer_dma_enable
 1058              		.syntax unified
 1059              		.thumb
 1060              		.thumb_func
 1062              	timer_dma_enable:
 1063              	.LVL67:
 1064              	.LFB143:
 552:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 553:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 554:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      enable the TIMER DMA
 555:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 29


 556:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  dma: specify which DMA to enable
 557:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 one or more parameters can be selected which is shown as below:
 558:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_UPD: update DMA, TIMERx(x=0..2,14..16),TIMER5 just for GD32F350
 559:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request, TIMERx(x=0..2,14..16)
 560:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request, TIMERx(x=0..2,14)
 561:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request, TIMERx(x=0..2)
 562:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request, TIMERx(x=0..2)
 563:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request, TIMERx(x=0,14)
 564:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request, TIMERx(x=0..2,14)
 565:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 566:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 567:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 568:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 569:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1065              		.loc 1 569 1 is_stmt 1 view -0
 1066              		.cfi_startproc
 1067              		@ args = 0, pretend = 0, frame = 0
 1068              		@ frame_needed = 0, uses_anonymous_args = 0
 1069              		@ link register save eliminated.
 570:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma;
 1070              		.loc 1 570 5 view .LVU244
 1071              		.loc 1 570 34 is_stmt 0 view .LVU245
 1072 0000 C368     		ldr	r3, [r0, #12]
 1073 0002 0B43     		orrs	r3, r3, r1
 1074 0004 C360     		str	r3, [r0, #12]
 571:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1075              		.loc 1 571 1 view .LVU246
 1076 0006 7047     		bx	lr
 1077              		.cfi_endproc
 1078              	.LFE143:
 1080              		.section	.text.timer_dma_disable,"ax",%progbits
 1081              		.align	1
 1082              		.global	timer_dma_disable
 1083              		.syntax unified
 1084              		.thumb
 1085              		.thumb_func
 1087              	timer_dma_disable:
 1088              	.LVL68:
 1089              	.LFB144:
 572:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 573:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 574:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      disable the TIMER DMA
 575:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 576:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  dma: specify which DMA to disable
 577:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 one or more parameters can be selected which are shown as below:
 578:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_UPD: update DMA, TIMERx(x=0..2,14..16),TIMER5 just for GD32F350
 579:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request, TIMERx(x=0..2,14..16)
 580:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request, TIMERx(x=0..2,14)
 581:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request, TIMERx(x=0..2)
 582:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request, TIMERx(x=0..2)
 583:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request , TIMERx(x=0,14)
 584:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request, TIMERx(x=0..2,14)
 585:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 586:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 587:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 588:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 589:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 30


 1090              		.loc 1 589 1 is_stmt 1 view -0
 1091              		.cfi_startproc
 1092              		@ args = 0, pretend = 0, frame = 0
 1093              		@ frame_needed = 0, uses_anonymous_args = 0
 1094              		@ link register save eliminated.
 590:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma));
 1095              		.loc 1 590 5 view .LVU248
 1096              		.loc 1 590 34 is_stmt 0 view .LVU249
 1097 0000 C368     		ldr	r3, [r0, #12]
 1098 0002 23EA0103 		bic	r3, r3, r1
 1099 0006 C360     		str	r3, [r0, #12]
 591:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1100              		.loc 1 591 1 view .LVU250
 1101 0008 7047     		bx	lr
 1102              		.cfi_endproc
 1103              	.LFE144:
 1105              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 1106              		.align	1
 1107              		.global	timer_channel_dma_request_source_select
 1108              		.syntax unified
 1109              		.thumb
 1110              		.thumb_func
 1112              	timer_channel_dma_request_source_select:
 1113              	.LVL69:
 1114              	.LFB145:
 592:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 593:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 594:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      channel DMA request source selection
 595:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14..16)
 596:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 597:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 598:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 599:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 600:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 601:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 602:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 603:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 604:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1115              		.loc 1 604 1 is_stmt 1 view -0
 1116              		.cfi_startproc
 1117              		@ args = 0, pretend = 0, frame = 0
 1118              		@ frame_needed = 0, uses_anonymous_args = 0
 1119              		@ link register save eliminated.
 605:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request) {
 1120              		.loc 1 605 5 view .LVU252
 1121              		.loc 1 605 7 is_stmt 0 view .LVU253
 1122 0000 21B9     		cbnz	r1, .L68
 606:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1123              		.loc 1 606 9 is_stmt 1 view .LVU254
 1124              		.loc 1 606 34 is_stmt 0 view .LVU255
 1125 0002 4368     		ldr	r3, [r0, #4]
 1126 0004 43F00803 		orr	r3, r3, #8
 1127 0008 4360     		str	r3, [r0, #4]
 1128 000a 7047     		bx	lr
 1129              	.L68:
 607:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request) {
 1130              		.loc 1 607 12 is_stmt 1 view .LVU256
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 31


 1131              		.loc 1 607 14 is_stmt 0 view .LVU257
 1132 000c 0129     		cmp	r1, #1
 1133 000e 00D0     		beq	.L70
 1134              	.L67:
 608:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 609:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 610:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* illegal parameters */
 611:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 612:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1135              		.loc 1 612 1 view .LVU258
 1136 0010 7047     		bx	lr
 1137              	.L70:
 608:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1138              		.loc 1 608 9 is_stmt 1 view .LVU259
 608:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1139              		.loc 1 608 34 is_stmt 0 view .LVU260
 1140 0012 4368     		ldr	r3, [r0, #4]
 1141 0014 23F00803 		bic	r3, r3, #8
 1142 0018 4360     		str	r3, [r0, #4]
 611:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1143              		.loc 1 611 5 is_stmt 1 view .LVU261
 1144              		.loc 1 612 1 is_stmt 0 view .LVU262
 1145 001a F9E7     		b	.L67
 1146              		.cfi_endproc
 1147              	.LFE145:
 1149              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1150              		.align	1
 1151              		.global	timer_dma_transfer_config
 1152              		.syntax unified
 1153              		.thumb
 1154              		.thumb_func
 1156              	timer_dma_transfer_config:
 1157              	.LVL70:
 1158              	.LFB146:
 613:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 614:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 615:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure the TIMER DMA transfer
 616:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14..16)
 617:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  dma_baseaddr:
 618:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 619:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0, TIMERx(x=0..2,14..1
 620:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1, TIMERx(x=0..2,14..1
 621:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG, TIMERx(x=0..2,14)
 622:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN, TIMERx(x=0.
 623:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF, TIMERx(x=0..2,14..1
 624:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG, TIMERx(x=0..2,14.
 625:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0, TIMERx(x=0..2,1
 626:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1, TIMERx(x=0..2)
 627:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2, TIMERx(x=0..2,1
 628:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT, TIMERx(x=0..2,14..16)
 629:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC, TIMERx(x=0..2,14..16)
 630:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR, TIMERx(x=0..2,14..16)
 631:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP, TIMERx(x=0,14..16)
 632:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV, TIMERx(x=0..2,14.
 633:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV, TIMERx(x=0..2,14)
 634:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV, TIMERx(x=0..2)
 635:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV, TIMERx(x=0..2)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 32


 636:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP, TIMERx(x=0,14..16)
 637:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG, TIMERx(x=0..2,1
 638:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB, TIMERx(x=0..2,14.
 639:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  dma_lenth:
 640:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 641:lib/GD32F3x0/Source/gd32f3x0_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 642:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 643:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 644:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 645:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 646:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1159              		.loc 1 646 1 is_stmt 1 view -0
 1160              		.cfi_startproc
 1161              		@ args = 0, pretend = 0, frame = 0
 1162              		@ frame_needed = 0, uses_anonymous_args = 0
 1163              		@ link register save eliminated.
 647:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1164              		.loc 1 647 5 view .LVU264
 1165              		.loc 1 647 32 is_stmt 0 view .LVU265
 1166 0000 836C     		ldr	r3, [r0, #72]
 1167 0002 23F4F853 		bic	r3, r3, #7936
 1168 0006 23F01F03 		bic	r3, r3, #31
 1169 000a 8364     		str	r3, [r0, #72]
 648:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1170              		.loc 1 648 5 is_stmt 1 view .LVU266
 1171              		.loc 1 648 32 is_stmt 0 view .LVU267
 1172 000c 836C     		ldr	r3, [r0, #72]
 1173              		.loc 1 648 59 view .LVU268
 1174 000e 1143     		orrs	r1, r1, r2
 1175              	.LVL71:
 1176              		.loc 1 648 32 view .LVU269
 1177 0010 0B43     		orrs	r3, r3, r1
 1178 0012 8364     		str	r3, [r0, #72]
 649:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1179              		.loc 1 649 1 view .LVU270
 1180 0014 7047     		bx	lr
 1181              		.cfi_endproc
 1182              	.LFE146:
 1184              		.section	.text.timer_event_software_generate,"ax",%progbits
 1185              		.align	1
 1186              		.global	timer_event_software_generate
 1187              		.syntax unified
 1188              		.thumb
 1189              		.thumb_func
 1191              	timer_event_software_generate:
 1192              	.LVL72:
 1193              	.LFB147:
 650:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 651:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 652:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      software generate events
 653:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 654:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  event: the timer software event generation sources
 655:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 one or more parameters can be selected which are shown as below:
 656:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0..2,13..16), TIMER5 just for GD32F350
 657:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation, TIMERx(x=0..
 658:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation, TIMERx(x=0..
 659:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation, TIMERx(x=0..
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 33


 660:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation, TIMERx(x=0..
 661:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation, TIMERx(x=0,14..16)
 662:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation, TIMERx(x=0..2,14)
 663:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation, TIMERx(x=0,14..16)
 664:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 665:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 666:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 667:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 668:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1194              		.loc 1 668 1 is_stmt 1 view -0
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 0
 1197              		@ frame_needed = 0, uses_anonymous_args = 0
 1198              		@ link register save eliminated.
 669:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1199              		.loc 1 669 5 view .LVU272
 1200              		.loc 1 669 31 is_stmt 0 view .LVU273
 1201 0000 4369     		ldr	r3, [r0, #20]
 1202 0002 0B43     		orrs	r3, r3, r1
 1203 0004 4361     		str	r3, [r0, #20]
 670:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1204              		.loc 1 670 1 view .LVU274
 1205 0006 7047     		bx	lr
 1206              		.cfi_endproc
 1207              	.LFE147:
 1209              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1210              		.align	1
 1211              		.global	timer_break_struct_para_init
 1212              		.syntax unified
 1213              		.thumb
 1214              		.thumb_func
 1216              	timer_break_struct_para_init:
 1217              	.LVL73:
 1218              	.LFB148:
 671:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 672:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 673:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 674:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 675:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 676:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 677:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 678:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct *breakpara)
 679:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1219              		.loc 1 679 1 is_stmt 1 view -0
 1220              		.cfi_startproc
 1221              		@ args = 0, pretend = 0, frame = 0
 1222              		@ frame_needed = 0, uses_anonymous_args = 0
 1223              		@ link register save eliminated.
 680:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* initialize the break parameter struct member with the default value */
 681:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1224              		.loc 1 681 5 view .LVU276
 1225              		.loc 1 681 32 is_stmt 0 view .LVU277
 1226 0000 0023     		movs	r3, #0
 1227 0002 0360     		str	r3, [r0]
 682:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1228              		.loc 1 682 5 is_stmt 1 view .LVU278
 1229              		.loc 1 682 32 is_stmt 0 view .LVU279
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 34


 1230 0004 4360     		str	r3, [r0, #4]
 683:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     breakpara->deadtime        = 0U;
 1231              		.loc 1 683 5 is_stmt 1 view .LVU280
 1232              		.loc 1 683 32 is_stmt 0 view .LVU281
 1233 0006 0381     		strh	r3, [r0, #8]	@ movhi
 684:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1234              		.loc 1 684 5 is_stmt 1 view .LVU282
 1235              		.loc 1 684 32 is_stmt 0 view .LVU283
 1236 0008 4381     		strh	r3, [r0, #10]	@ movhi
 685:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1237              		.loc 1 685 5 is_stmt 1 view .LVU284
 1238              		.loc 1 685 32 is_stmt 0 view .LVU285
 1239 000a C360     		str	r3, [r0, #12]
 686:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1240              		.loc 1 686 5 is_stmt 1 view .LVU286
 1241              		.loc 1 686 32 is_stmt 0 view .LVU287
 1242 000c 0361     		str	r3, [r0, #16]
 687:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1243              		.loc 1 687 5 is_stmt 1 view .LVU288
 1244              		.loc 1 687 32 is_stmt 0 view .LVU289
 1245 000e 4361     		str	r3, [r0, #20]
 688:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1246              		.loc 1 688 1 view .LVU290
 1247 0010 7047     		bx	lr
 1248              		.cfi_endproc
 1249              	.LFE148:
 1251              		.section	.text.timer_break_config,"ax",%progbits
 1252              		.align	1
 1253              		.global	timer_break_config
 1254              		.syntax unified
 1255              		.thumb
 1256              		.thumb_func
 1258              	timer_break_config:
 1259              	.LVL74:
 1260              	.LFB149:
 689:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 690:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 691:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER break function
 692:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
 693:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 694:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 695:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 696:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 deadtime: 0~255
 697:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 698:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 699:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 700:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 701:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 702:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 703:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 704:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct *breakpara)
 705:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1261              		.loc 1 705 1 is_stmt 1 view -0
 1262              		.cfi_startproc
 1263              		@ args = 0, pretend = 0, frame = 0
 1264              		@ frame_needed = 0, uses_anonymous_args = 0
 1265              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 35


 706:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1266              		.loc 1 706 5 view .LVU292
 1267              		.loc 1 706 64 is_stmt 0 view .LVU293
 1268 0000 0B68     		ldr	r3, [r1]
 707:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1269              		.loc 1 707 64 view .LVU294
 1270 0002 4A68     		ldr	r2, [r1, #4]
 706:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1271              		.loc 1 706 80 view .LVU295
 1272 0004 1343     		orrs	r3, r3, r2
 708:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 1273              		.loc 1 708 64 view .LVU296
 1274 0006 0A89     		ldrh	r2, [r1, #8]
 707:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1275              		.loc 1 707 81 view .LVU297
 1276 0008 1343     		orrs	r3, r3, r2
 709:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 1277              		.loc 1 709 64 view .LVU298
 1278 000a 4A89     		ldrh	r2, [r1, #10]
 708:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 1279              		.loc 1 708 77 view .LVU299
 1280 000c 1343     		orrs	r3, r3, r2
 710:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1281              		.loc 1 710 64 view .LVU300
 1282 000e CA68     		ldr	r2, [r1, #12]
 709:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 1283              		.loc 1 709 82 view .LVU301
 1284 0010 1343     		orrs	r3, r3, r2
 711:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 1285              		.loc 1 711 64 view .LVU302
 1286 0012 0A69     		ldr	r2, [r1, #16]
 710:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1287              		.loc 1 710 84 view .LVU303
 1288 0014 1343     		orrs	r3, r3, r2
 712:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 1289              		.loc 1 712 64 view .LVU304
 1290 0016 4A69     		ldr	r2, [r1, #20]
 706:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1291              		.loc 1 706 32 view .LVU305
 1292 0018 1343     		orrs	r3, r3, r2
 706:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate)) |
 1293              		.loc 1 706 30 view .LVU306
 1294 001a 4364     		str	r3, [r0, #68]
 713:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1295              		.loc 1 713 1 view .LVU307
 1296 001c 7047     		bx	lr
 1297              		.cfi_endproc
 1298              	.LFE149:
 1300              		.section	.text.timer_break_enable,"ax",%progbits
 1301              		.align	1
 1302              		.global	timer_break_enable
 1303              		.syntax unified
 1304              		.thumb
 1305              		.thumb_func
 1307              	timer_break_enable:
 1308              	.LVL75:
 1309              	.LFB150:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 36


 714:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 715:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 716:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      enable TIMER break function
 717:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
 718:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 719:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 720:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 721:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_break_enable(uint32_t timer_periph)
 722:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1310              		.loc 1 722 1 is_stmt 1 view -0
 1311              		.cfi_startproc
 1312              		@ args = 0, pretend = 0, frame = 0
 1313              		@ frame_needed = 0, uses_anonymous_args = 0
 1314              		@ link register save eliminated.
 723:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1315              		.loc 1 723 5 view .LVU309
 1316              		.loc 1 723 30 is_stmt 0 view .LVU310
 1317 0000 436C     		ldr	r3, [r0, #68]
 1318 0002 43F48053 		orr	r3, r3, #4096
 1319 0006 4364     		str	r3, [r0, #68]
 724:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1320              		.loc 1 724 1 view .LVU311
 1321 0008 7047     		bx	lr
 1322              		.cfi_endproc
 1323              	.LFE150:
 1325              		.section	.text.timer_break_disable,"ax",%progbits
 1326              		.align	1
 1327              		.global	timer_break_disable
 1328              		.syntax unified
 1329              		.thumb
 1330              		.thumb_func
 1332              	timer_break_disable:
 1333              	.LVL76:
 1334              	.LFB151:
 725:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 726:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 727:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      disable TIMER break function
 728:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
 729:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 730:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 731:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 732:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_break_disable(uint32_t timer_periph)
 733:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1335              		.loc 1 733 1 is_stmt 1 view -0
 1336              		.cfi_startproc
 1337              		@ args = 0, pretend = 0, frame = 0
 1338              		@ frame_needed = 0, uses_anonymous_args = 0
 1339              		@ link register save eliminated.
 734:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1340              		.loc 1 734 5 view .LVU313
 1341              		.loc 1 734 30 is_stmt 0 view .LVU314
 1342 0000 436C     		ldr	r3, [r0, #68]
 1343 0002 23F48053 		bic	r3, r3, #4096
 1344 0006 4364     		str	r3, [r0, #68]
 735:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1345              		.loc 1 735 1 view .LVU315
 1346 0008 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 37


 1347              		.cfi_endproc
 1348              	.LFE151:
 1350              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1351              		.align	1
 1352              		.global	timer_automatic_output_enable
 1353              		.syntax unified
 1354              		.thumb
 1355              		.thumb_func
 1357              	timer_automatic_output_enable:
 1358              	.LVL77:
 1359              	.LFB152:
 736:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 737:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 738:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      enable TIMER output automatic function
 739:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
 740:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 741:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 742:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 743:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 744:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1360              		.loc 1 744 1 is_stmt 1 view -0
 1361              		.cfi_startproc
 1362              		@ args = 0, pretend = 0, frame = 0
 1363              		@ frame_needed = 0, uses_anonymous_args = 0
 1364              		@ link register save eliminated.
 745:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1365              		.loc 1 745 5 view .LVU317
 1366              		.loc 1 745 30 is_stmt 0 view .LVU318
 1367 0000 436C     		ldr	r3, [r0, #68]
 1368 0002 43F48043 		orr	r3, r3, #16384
 1369 0006 4364     		str	r3, [r0, #68]
 746:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1370              		.loc 1 746 1 view .LVU319
 1371 0008 7047     		bx	lr
 1372              		.cfi_endproc
 1373              	.LFE152:
 1375              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1376              		.align	1
 1377              		.global	timer_automatic_output_disable
 1378              		.syntax unified
 1379              		.thumb
 1380              		.thumb_func
 1382              	timer_automatic_output_disable:
 1383              	.LVL78:
 1384              	.LFB153:
 747:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 748:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 749:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      disable TIMER output automatic function
 750:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
 751:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 752:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 753:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 754:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 755:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1385              		.loc 1 755 1 is_stmt 1 view -0
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 38


 1388              		@ frame_needed = 0, uses_anonymous_args = 0
 1389              		@ link register save eliminated.
 756:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1390              		.loc 1 756 5 view .LVU321
 1391              		.loc 1 756 30 is_stmt 0 view .LVU322
 1392 0000 436C     		ldr	r3, [r0, #68]
 1393 0002 23F48043 		bic	r3, r3, #16384
 1394 0006 4364     		str	r3, [r0, #68]
 757:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1395              		.loc 1 757 1 view .LVU323
 1396 0008 7047     		bx	lr
 1397              		.cfi_endproc
 1398              	.LFE153:
 1400              		.section	.text.timer_primary_output_config,"ax",%progbits
 1401              		.align	1
 1402              		.global	timer_primary_output_config
 1403              		.syntax unified
 1404              		.thumb
 1405              		.thumb_func
 1407              	timer_primary_output_config:
 1408              	.LVL79:
 1409              	.LFB154:
 758:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 759:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 760:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER primary output function
 761:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
 762:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 763:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 764:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 765:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 766:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 767:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1410              		.loc 1 767 1 is_stmt 1 view -0
 1411              		.cfi_startproc
 1412              		@ args = 0, pretend = 0, frame = 0
 1413              		@ frame_needed = 0, uses_anonymous_args = 0
 1414              		@ link register save eliminated.
 768:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(ENABLE == newvalue) {
 1415              		.loc 1 768 5 view .LVU325
 1416              		.loc 1 768 7 is_stmt 0 view .LVU326
 1417 0000 0129     		cmp	r1, #1
 1418 0002 04D0     		beq	.L82
 769:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 770:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 771:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1419              		.loc 1 771 9 is_stmt 1 view .LVU327
 1420              		.loc 1 771 34 is_stmt 0 view .LVU328
 1421 0004 436C     		ldr	r3, [r0, #68]
 1422 0006 23F40043 		bic	r3, r3, #32768
 1423 000a 4364     		str	r3, [r0, #68]
 772:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 773:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1424              		.loc 1 773 1 view .LVU329
 1425 000c 7047     		bx	lr
 1426              	.L82:
 769:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1427              		.loc 1 769 9 is_stmt 1 view .LVU330
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 39


 769:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1428              		.loc 1 769 34 is_stmt 0 view .LVU331
 1429 000e 436C     		ldr	r3, [r0, #68]
 1430 0010 43F40043 		orr	r3, r3, #32768
 1431 0014 4364     		str	r3, [r0, #68]
 1432 0016 7047     		bx	lr
 1433              		.cfi_endproc
 1434              	.LFE154:
 1436              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1437              		.align	1
 1438              		.global	timer_channel_control_shadow_config
 1439              		.syntax unified
 1440              		.thumb
 1441              		.thumb_func
 1443              	timer_channel_control_shadow_config:
 1444              	.LVL80:
 1445              	.LFB155:
 774:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 775:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 776:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
 777:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
 778:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 779:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 780:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 781:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 782:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 783:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1446              		.loc 1 783 1 is_stmt 1 view -0
 1447              		.cfi_startproc
 1448              		@ args = 0, pretend = 0, frame = 0
 1449              		@ frame_needed = 0, uses_anonymous_args = 0
 1450              		@ link register save eliminated.
 784:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(ENABLE == newvalue) {
 1451              		.loc 1 784 5 view .LVU333
 1452              		.loc 1 784 7 is_stmt 0 view .LVU334
 1453 0000 0129     		cmp	r1, #1
 1454 0002 04D0     		beq	.L86
 785:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 786:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 787:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1455              		.loc 1 787 9 is_stmt 1 view .LVU335
 1456              		.loc 1 787 34 is_stmt 0 view .LVU336
 1457 0004 4368     		ldr	r3, [r0, #4]
 1458 0006 23F00103 		bic	r3, r3, #1
 1459 000a 4360     		str	r3, [r0, #4]
 788:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 789:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1460              		.loc 1 789 1 view .LVU337
 1461 000c 7047     		bx	lr
 1462              	.L86:
 785:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1463              		.loc 1 785 9 is_stmt 1 view .LVU338
 785:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1464              		.loc 1 785 34 is_stmt 0 view .LVU339
 1465 000e 4368     		ldr	r3, [r0, #4]
 1466 0010 43F00103 		orr	r3, r3, #1
 1467 0014 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 40


 1468 0016 7047     		bx	lr
 1469              		.cfi_endproc
 1470              	.LFE155:
 1472              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1473              		.align	1
 1474              		.global	timer_channel_control_shadow_update_config
 1475              		.syntax unified
 1476              		.thumb
 1477              		.thumb_func
 1479              	timer_channel_control_shadow_update_config:
 1480              	.LVL81:
 1481              	.LFB156:
 790:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 791:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 792:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel control shadow register update control
 793:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
 794:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 795:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 796:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 797:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 798:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 799:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 800:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 801:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 802:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1482              		.loc 1 802 1 is_stmt 1 view -0
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 0
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486              		@ link register save eliminated.
 803:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl) {
 1487              		.loc 1 803 5 view .LVU341
 1488              		.loc 1 803 7 is_stmt 0 view .LVU342
 1489 0000 21B9     		cbnz	r1, .L88
 804:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1490              		.loc 1 804 9 is_stmt 1 view .LVU343
 1491              		.loc 1 804 34 is_stmt 0 view .LVU344
 1492 0002 4368     		ldr	r3, [r0, #4]
 1493 0004 23F00403 		bic	r3, r3, #4
 1494 0008 4360     		str	r3, [r0, #4]
 1495 000a 7047     		bx	lr
 1496              	.L88:
 805:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_UPDATECTL_CCUTRI == ccuctl) {
 1497              		.loc 1 805 12 is_stmt 1 view .LVU345
 1498              		.loc 1 805 14 is_stmt 0 view .LVU346
 1499 000c 0129     		cmp	r1, #1
 1500 000e 00D0     		beq	.L90
 1501              	.L87:
 806:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 807:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 808:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* illegal parameters */
 809:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 810:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1502              		.loc 1 810 1 view .LVU347
 1503 0010 7047     		bx	lr
 1504              	.L90:
 806:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 41


 1505              		.loc 1 806 9 is_stmt 1 view .LVU348
 806:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1506              		.loc 1 806 34 is_stmt 0 view .LVU349
 1507 0012 4368     		ldr	r3, [r0, #4]
 1508 0014 43F00403 		orr	r3, r3, #4
 1509 0018 4360     		str	r3, [r0, #4]
 809:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1510              		.loc 1 809 5 is_stmt 1 view .LVU350
 1511              		.loc 1 810 1 is_stmt 0 view .LVU351
 1512 001a F9E7     		b	.L87
 1513              		.cfi_endproc
 1514              	.LFE156:
 1516              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 1517              		.align	1
 1518              		.global	timer_channel_output_struct_para_init
 1519              		.syntax unified
 1520              		.thumb
 1521              		.thumb_func
 1523              	timer_channel_output_struct_para_init:
 1524              	.LVL82:
 1525              	.LFB157:
 811:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 812:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 813:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 814:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 815:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 816:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 817:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 818:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct *ocpara)
 819:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1526              		.loc 1 819 1 is_stmt 1 view -0
 1527              		.cfi_startproc
 1528              		@ args = 0, pretend = 0, frame = 0
 1529              		@ frame_needed = 0, uses_anonymous_args = 0
 1530              		@ link register save eliminated.
 820:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 821:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     ocpara->outputstate  = (uint16_t)TIMER_CCX_DISABLE;
 1531              		.loc 1 821 5 view .LVU353
 1532              		.loc 1 821 26 is_stmt 0 view .LVU354
 1533 0000 0023     		movs	r3, #0
 1534 0002 0360     		str	r3, [r0]
 822:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1535              		.loc 1 822 5 is_stmt 1 view .LVU355
 1536              		.loc 1 822 26 is_stmt 0 view .LVU356
 1537 0004 8380     		strh	r3, [r0, #4]	@ movhi
 823:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1538              		.loc 1 823 5 is_stmt 1 view .LVU357
 1539              		.loc 1 823 26 is_stmt 0 view .LVU358
 1540 0006 C380     		strh	r3, [r0, #6]	@ movhi
 824:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1541              		.loc 1 824 5 is_stmt 1 view .LVU359
 1542              		.loc 1 824 26 is_stmt 0 view .LVU360
 1543 0008 0381     		strh	r3, [r0, #8]	@ movhi
 825:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1544              		.loc 1 825 5 is_stmt 1 view .LVU361
 1545              		.loc 1 825 26 is_stmt 0 view .LVU362
 1546 000a 4381     		strh	r3, [r0, #10]	@ movhi
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 42


 826:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1547              		.loc 1 826 5 is_stmt 1 view .LVU363
 1548              		.loc 1 826 26 is_stmt 0 view .LVU364
 1549 000c 8381     		strh	r3, [r0, #12]	@ movhi
 827:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1550              		.loc 1 827 1 view .LVU365
 1551 000e 7047     		bx	lr
 1552              		.cfi_endproc
 1553              	.LFE157:
 1555              		.section	.text.timer_channel_output_config,"ax",%progbits
 1556              		.align	1
 1557              		.global	timer_channel_output_config
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1562              	timer_channel_output_config:
 1563              	.LVL83:
 1564              	.LFB158:
 828:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 829:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 830:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel output function
 831:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 832:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
 833:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 834:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..2,13..16))
 835:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..2,14))
 836:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..2))
 837:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..2))
 838:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 839:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 840:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 841:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 842:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 843:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 844:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 845:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 846:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 847:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
 848:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 849:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1565              		.loc 1 849 1 is_stmt 1 view -0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 0
 1568              		@ frame_needed = 0, uses_anonymous_args = 0
 1569              		@ link register save eliminated.
 850:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 1570              		.loc 1 850 5 view .LVU367
 1571 0000 0329     		cmp	r1, #3
 1572 0002 65D8     		bhi	.L92
 1573 0004 DFE811F0 		tbh	[pc, r1, lsl #1]
 1574              	.L95:
 1575 0008 0400     		.2byte	(.L98-.L95)/2
 1576 000a 4800     		.2byte	(.L97-.L95)/2
 1577 000c 9400     		.2byte	(.L96-.L95)/2
 1578 000e D200     		.2byte	(.L94-.L95)/2
 1579              		.p2align 1
 1580              	.L98:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 43


 851:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
 852:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
 853:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0EN bit */
 854:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1581              		.loc 1 854 9 view .LVU368
 1582              		.loc 1 854 36 is_stmt 0 view .LVU369
 1583 0010 036A     		ldr	r3, [r0, #32]
 1584 0012 23F00103 		bic	r3, r3, #1
 1585 0016 0362     		str	r3, [r0, #32]
 855:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1586              		.loc 1 855 9 is_stmt 1 view .LVU370
 1587              		.loc 1 855 36 is_stmt 0 view .LVU371
 1588 0018 8369     		ldr	r3, [r0, #24]
 1589 001a 23F00303 		bic	r3, r3, #3
 1590 001e 8361     		str	r3, [r0, #24]
 856:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0EN bit */
 857:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1591              		.loc 1 857 9 is_stmt 1 view .LVU372
 1592              		.loc 1 857 36 is_stmt 0 view .LVU373
 1593 0020 036A     		ldr	r3, [r0, #32]
 1594              		.loc 1 857 55 view .LVU374
 1595 0022 1168     		ldr	r1, [r2]
 1596              	.LVL84:
 1597              		.loc 1 857 36 view .LVU375
 1598 0024 0B43     		orrs	r3, r3, r1
 1599 0026 0362     		str	r3, [r0, #32]
 858:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0P bit */
 859:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 1600              		.loc 1 859 9 is_stmt 1 view .LVU376
 1601              		.loc 1 859 36 is_stmt 0 view .LVU377
 1602 0028 036A     		ldr	r3, [r0, #32]
 1603 002a 23F00203 		bic	r3, r3, #2
 1604 002e 0362     		str	r3, [r0, #32]
 860:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0P bit */
 861:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1605              		.loc 1 861 9 is_stmt 1 view .LVU378
 1606              		.loc 1 861 36 is_stmt 0 view .LVU379
 1607 0030 036A     		ldr	r3, [r0, #32]
 1608              		.loc 1 861 55 view .LVU380
 1609 0032 D188     		ldrh	r1, [r2, #6]
 1610              		.loc 1 861 36 view .LVU381
 1611 0034 0B43     		orrs	r3, r3, r1
 1612 0036 0362     		str	r3, [r0, #32]
 862:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 863:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         if((TIMER0 == timer_periph) || (TIMER14 == timer_periph) || (TIMER15 == timer_periph) || (T
 1613              		.loc 1 863 9 is_stmt 1 view .LVU382
 1614              		.loc 1 863 11 is_stmt 0 view .LVU383
 1615 0038 6E4B     		ldr	r3, .L103
 1616 003a 9842     		cmp	r0, r3
 1617 003c 0BD0     		beq	.L99
 1618              		.loc 1 863 37 discriminator 1 view .LVU384
 1619 003e 03F5A053 		add	r3, r3, #5120
 1620 0042 9842     		cmp	r0, r3
 1621 0044 07D0     		beq	.L99
 1622              		.loc 1 863 66 discriminator 2 view .LVU385
 1623 0046 03F58063 		add	r3, r3, #1024
 1624 004a 9842     		cmp	r0, r3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 44


 1625 004c 03D0     		beq	.L99
 1626              		.loc 1 863 95 discriminator 3 view .LVU386
 1627 004e 03F58063 		add	r3, r3, #1024
 1628 0052 9842     		cmp	r0, r3
 1629 0054 3CD1     		bne	.L92
 1630              	.L99:
 864:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH0NEN bit */
 865:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 1631              		.loc 1 865 13 is_stmt 1 view .LVU387
 1632              		.loc 1 865 40 is_stmt 0 view .LVU388
 1633 0056 036A     		ldr	r3, [r0, #32]
 1634 0058 23F00403 		bic	r3, r3, #4
 1635 005c 0362     		str	r3, [r0, #32]
 866:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH0NEN bit */
 867:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1636              		.loc 1 867 13 is_stmt 1 view .LVU389
 1637              		.loc 1 867 40 is_stmt 0 view .LVU390
 1638 005e 036A     		ldr	r3, [r0, #32]
 1639              		.loc 1 867 59 view .LVU391
 1640 0060 9188     		ldrh	r1, [r2, #4]
 1641              		.loc 1 867 40 view .LVU392
 1642 0062 0B43     		orrs	r3, r3, r1
 1643 0064 0362     		str	r3, [r0, #32]
 868:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH0NP bit */
 869:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 1644              		.loc 1 869 13 is_stmt 1 view .LVU393
 1645              		.loc 1 869 40 is_stmt 0 view .LVU394
 1646 0066 036A     		ldr	r3, [r0, #32]
 1647 0068 23F00803 		bic	r3, r3, #8
 1648 006c 0362     		str	r3, [r0, #32]
 870:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH0NP bit */
 871:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1649              		.loc 1 871 13 is_stmt 1 view .LVU395
 1650              		.loc 1 871 40 is_stmt 0 view .LVU396
 1651 006e 036A     		ldr	r3, [r0, #32]
 1652              		.loc 1 871 59 view .LVU397
 1653 0070 1189     		ldrh	r1, [r2, #8]
 1654              		.loc 1 871 40 view .LVU398
 1655 0072 0B43     		orrs	r3, r3, r1
 1656 0074 0362     		str	r3, [r0, #32]
 872:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO0 bit */
 873:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 1657              		.loc 1 873 13 is_stmt 1 view .LVU399
 1658              		.loc 1 873 38 is_stmt 0 view .LVU400
 1659 0076 4368     		ldr	r3, [r0, #4]
 1660 0078 23F48073 		bic	r3, r3, #256
 1661 007c 4360     		str	r3, [r0, #4]
 874:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO0 bit */
 875:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1662              		.loc 1 875 13 is_stmt 1 view .LVU401
 1663              		.loc 1 875 38 is_stmt 0 view .LVU402
 1664 007e 4368     		ldr	r3, [r0, #4]
 1665              		.loc 1 875 57 view .LVU403
 1666 0080 5189     		ldrh	r1, [r2, #10]
 1667              		.loc 1 875 38 view .LVU404
 1668 0082 0B43     		orrs	r3, r3, r1
 1669 0084 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 45


 876:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO0N bit */
 877:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 1670              		.loc 1 877 13 is_stmt 1 view .LVU405
 1671              		.loc 1 877 38 is_stmt 0 view .LVU406
 1672 0086 4368     		ldr	r3, [r0, #4]
 1673 0088 23F40073 		bic	r3, r3, #512
 1674 008c 4360     		str	r3, [r0, #4]
 878:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO0N bit */
 879:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1675              		.loc 1 879 13 is_stmt 1 view .LVU407
 1676              		.loc 1 879 38 is_stmt 0 view .LVU408
 1677 008e 4368     		ldr	r3, [r0, #4]
 1678              		.loc 1 879 57 view .LVU409
 1679 0090 9289     		ldrh	r2, [r2, #12]
 1680              	.LVL85:
 1681              		.loc 1 879 38 view .LVU410
 1682 0092 1343     		orrs	r3, r3, r2
 1683 0094 4360     		str	r3, [r0, #4]
 1684 0096 7047     		bx	lr
 1685              	.LVL86:
 1686              	.L97:
 880:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 881:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 882:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
 883:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
 884:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1EN bit */
 885:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 1687              		.loc 1 885 9 is_stmt 1 view .LVU411
 1688              		.loc 1 885 36 is_stmt 0 view .LVU412
 1689 0098 036A     		ldr	r3, [r0, #32]
 1690 009a 23F01003 		bic	r3, r3, #16
 1691 009e 0362     		str	r3, [r0, #32]
 886:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1692              		.loc 1 886 9 is_stmt 1 view .LVU413
 1693              		.loc 1 886 36 is_stmt 0 view .LVU414
 1694 00a0 8369     		ldr	r3, [r0, #24]
 1695 00a2 23F44073 		bic	r3, r3, #768
 1696 00a6 8361     		str	r3, [r0, #24]
 887:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
 888:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(ocpara->outputstate << 4U);
 1697              		.loc 1 888 9 is_stmt 1 view .LVU415
 1698              		.loc 1 888 36 is_stmt 0 view .LVU416
 1699 00a8 036A     		ldr	r3, [r0, #32]
 1700              		.loc 1 888 56 view .LVU417
 1701 00aa 1168     		ldr	r1, [r2]
 1702              	.LVL87:
 1703              		.loc 1 888 36 view .LVU418
 1704 00ac 43EA0113 		orr	r3, r3, r1, lsl #4
 1705 00b0 0362     		str	r3, [r0, #32]
 889:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1P bit */
 890:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 1706              		.loc 1 890 9 is_stmt 1 view .LVU419
 1707              		.loc 1 890 36 is_stmt 0 view .LVU420
 1708 00b2 036A     		ldr	r3, [r0, #32]
 1709 00b4 23F02003 		bic	r3, r3, #32
 1710 00b8 0362     		str	r3, [r0, #32]
 891:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1P bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 46


 892:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 1711              		.loc 1 892 9 is_stmt 1 view .LVU421
 1712              		.loc 1 892 36 is_stmt 0 view .LVU422
 1713 00ba 036A     		ldr	r3, [r0, #32]
 1714              		.loc 1 892 67 view .LVU423
 1715 00bc D188     		ldrh	r1, [r2, #6]
 1716              		.loc 1 892 36 view .LVU424
 1717 00be 43EA0113 		orr	r3, r3, r1, lsl #4
 1718 00c2 0362     		str	r3, [r0, #32]
 893:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 894:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         if(TIMER0 == timer_periph) {
 1719              		.loc 1 894 9 is_stmt 1 view .LVU425
 1720              		.loc 1 894 11 is_stmt 0 view .LVU426
 1721 00c4 4B4B     		ldr	r3, .L103
 1722 00c6 9842     		cmp	r0, r3
 1723 00c8 03D0     		beq	.L101
 1724              	.L100:
 895:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH1NEN bit */
 896:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 897:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH1NEN bit */
 898:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 899:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH1NP bit */
 900:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 901:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH1NP bit */
 902:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 903:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1 bit */
 904:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 905:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO1 bit */
 906:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 907:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1N bit */
 908:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 909:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO1N bit */
 910:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 911:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 912:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 913:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         if(TIMER14 == timer_periph) {
 1725              		.loc 1 913 9 is_stmt 1 view .LVU427
 1726              		.loc 1 913 11 is_stmt 0 view .LVU428
 1727 00ca 4B4B     		ldr	r3, .L103+4
 1728 00cc 9842     		cmp	r0, r3
 1729 00ce 25D0     		beq	.L102
 1730              	.LVL88:
 1731              	.L92:
 914:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1 bit */
 915:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 916:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO1 bit */
 917:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 918:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 919:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 920:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 921:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
 922:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
 923:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2EN bit */
 924:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 925:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 926:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH2EN bit */
 927:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(ocpara->outputstate << 8U);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 47


 928:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2P bit */
 929:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 930:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH2P bit */
 931:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 932:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 933:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         if(TIMER0 == timer_periph) {
 934:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH2NEN bit */
 935:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 936:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH2NEN bit */
 937:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 938:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH2NP bit */
 939:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 940:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH2NP bit */
 941:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 942:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2 bit */
 943:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 944:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO2 bit */
 945:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 946:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2N bit */
 947:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 948:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO2N bit */
 949:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 950:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 951:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 952:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
 953:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
 954:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3EN bit */
 955:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 956:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 957:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH3EN bit */
 958:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(ocpara->outputstate << 12U);
 959:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3P bit */
 960:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 961:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH3P bit */
 962:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 963:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 964:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         if(TIMER0 == timer_periph) {
 965:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO3 bit */
 966:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 967:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO3 bit */
 968:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 969:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 970:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 971:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
 972:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 973:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 974:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 1732              		.loc 1 974 1 view .LVU429
 1733 00d0 7047     		bx	lr
 1734              	.LVL89:
 1735              	.L101:
 896:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH1NEN bit */
 1736              		.loc 1 896 13 is_stmt 1 view .LVU430
 896:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH1NEN bit */
 1737              		.loc 1 896 40 is_stmt 0 view .LVU431
 1738 00d2 036A     		ldr	r3, [r0, #32]
 1739 00d4 23F04003 		bic	r3, r3, #64
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 48


 1740 00d8 0362     		str	r3, [r0, #32]
 898:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH1NP bit */
 1741              		.loc 1 898 13 is_stmt 1 view .LVU432
 898:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH1NP bit */
 1742              		.loc 1 898 40 is_stmt 0 view .LVU433
 1743 00da 036A     		ldr	r3, [r0, #32]
 898:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH1NP bit */
 1744              		.loc 1 898 71 view .LVU434
 1745 00dc 9188     		ldrh	r1, [r2, #4]
 898:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH1NP bit */
 1746              		.loc 1 898 40 view .LVU435
 1747 00de 43EA0113 		orr	r3, r3, r1, lsl #4
 1748 00e2 0362     		str	r3, [r0, #32]
 900:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH1NP bit */
 1749              		.loc 1 900 13 is_stmt 1 view .LVU436
 900:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH1NP bit */
 1750              		.loc 1 900 40 is_stmt 0 view .LVU437
 1751 00e4 036A     		ldr	r3, [r0, #32]
 1752 00e6 23F08003 		bic	r3, r3, #128
 1753 00ea 0362     		str	r3, [r0, #32]
 902:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1 bit */
 1754              		.loc 1 902 13 is_stmt 1 view .LVU438
 902:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1 bit */
 1755              		.loc 1 902 40 is_stmt 0 view .LVU439
 1756 00ec 036A     		ldr	r3, [r0, #32]
 902:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1 bit */
 1757              		.loc 1 902 71 view .LVU440
 1758 00ee 1189     		ldrh	r1, [r2, #8]
 902:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1 bit */
 1759              		.loc 1 902 40 view .LVU441
 1760 00f0 43EA0113 		orr	r3, r3, r1, lsl #4
 1761 00f4 0362     		str	r3, [r0, #32]
 904:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO1 bit */
 1762              		.loc 1 904 13 is_stmt 1 view .LVU442
 904:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO1 bit */
 1763              		.loc 1 904 38 is_stmt 0 view .LVU443
 1764 00f6 4368     		ldr	r3, [r0, #4]
 1765 00f8 23F48063 		bic	r3, r3, #1024
 1766 00fc 4360     		str	r3, [r0, #4]
 906:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1N bit */
 1767              		.loc 1 906 13 is_stmt 1 view .LVU444
 906:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1N bit */
 1768              		.loc 1 906 38 is_stmt 0 view .LVU445
 1769 00fe 4368     		ldr	r3, [r0, #4]
 906:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1N bit */
 1770              		.loc 1 906 69 view .LVU446
 1771 0100 5189     		ldrh	r1, [r2, #10]
 906:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO1N bit */
 1772              		.loc 1 906 38 view .LVU447
 1773 0102 43EA8103 		orr	r3, r3, r1, lsl #2
 1774 0106 4360     		str	r3, [r0, #4]
 908:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO1N bit */
 1775              		.loc 1 908 13 is_stmt 1 view .LVU448
 908:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO1N bit */
 1776              		.loc 1 908 38 is_stmt 0 view .LVU449
 1777 0108 4368     		ldr	r3, [r0, #4]
 1778 010a 23F40063 		bic	r3, r3, #2048
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 49


 1779 010e 4360     		str	r3, [r0, #4]
 910:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1780              		.loc 1 910 13 is_stmt 1 view .LVU450
 910:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1781              		.loc 1 910 38 is_stmt 0 view .LVU451
 1782 0110 4368     		ldr	r3, [r0, #4]
 910:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1783              		.loc 1 910 69 view .LVU452
 1784 0112 9189     		ldrh	r1, [r2, #12]
 910:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1785              		.loc 1 910 38 view .LVU453
 1786 0114 43EA8103 		orr	r3, r3, r1, lsl #2
 1787 0118 4360     		str	r3, [r0, #4]
 1788 011a D6E7     		b	.L100
 1789              	.L102:
 915:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO1 bit */
 1790              		.loc 1 915 13 is_stmt 1 view .LVU454
 915:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO1 bit */
 1791              		.loc 1 915 38 is_stmt 0 view .LVU455
 1792 011c 4368     		ldr	r3, [r0, #4]
 1793 011e 23F48063 		bic	r3, r3, #1024
 1794 0122 4360     		str	r3, [r0, #4]
 917:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1795              		.loc 1 917 13 is_stmt 1 view .LVU456
 917:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1796              		.loc 1 917 38 is_stmt 0 view .LVU457
 1797 0124 4368     		ldr	r3, [r0, #4]
 917:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1798              		.loc 1 917 69 view .LVU458
 1799 0126 5289     		ldrh	r2, [r2, #10]
 1800              	.LVL90:
 917:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1801              		.loc 1 917 38 view .LVU459
 1802 0128 43EA8203 		orr	r3, r3, r2, lsl #2
 1803 012c 4360     		str	r3, [r0, #4]
 1804 012e 7047     		bx	lr
 1805              	.LVL91:
 1806              	.L96:
 924:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1807              		.loc 1 924 9 is_stmt 1 view .LVU460
 924:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1808              		.loc 1 924 36 is_stmt 0 view .LVU461
 1809 0130 036A     		ldr	r3, [r0, #32]
 1810 0132 23F48073 		bic	r3, r3, #256
 1811 0136 0362     		str	r3, [r0, #32]
 925:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH2EN bit */
 1812              		.loc 1 925 9 is_stmt 1 view .LVU462
 925:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH2EN bit */
 1813              		.loc 1 925 36 is_stmt 0 view .LVU463
 1814 0138 C369     		ldr	r3, [r0, #28]
 1815 013a 23F00303 		bic	r3, r3, #3
 1816 013e C361     		str	r3, [r0, #28]
 927:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2P bit */
 1817              		.loc 1 927 9 is_stmt 1 view .LVU464
 927:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2P bit */
 1818              		.loc 1 927 36 is_stmt 0 view .LVU465
 1819 0140 036A     		ldr	r3, [r0, #32]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 50


 927:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2P bit */
 1820              		.loc 1 927 56 view .LVU466
 1821 0142 1168     		ldr	r1, [r2]
 1822              	.LVL92:
 927:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2P bit */
 1823              		.loc 1 927 36 view .LVU467
 1824 0144 43EA0123 		orr	r3, r3, r1, lsl #8
 1825 0148 0362     		str	r3, [r0, #32]
 929:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH2P bit */
 1826              		.loc 1 929 9 is_stmt 1 view .LVU468
 929:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH2P bit */
 1827              		.loc 1 929 36 is_stmt 0 view .LVU469
 1828 014a 036A     		ldr	r3, [r0, #32]
 1829 014c 23F40073 		bic	r3, r3, #512
 1830 0150 0362     		str	r3, [r0, #32]
 931:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 1831              		.loc 1 931 9 is_stmt 1 view .LVU470
 931:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 1832              		.loc 1 931 36 is_stmt 0 view .LVU471
 1833 0152 036A     		ldr	r3, [r0, #32]
 931:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 1834              		.loc 1 931 67 view .LVU472
 1835 0154 D188     		ldrh	r1, [r2, #6]
 931:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 1836              		.loc 1 931 36 view .LVU473
 1837 0156 43EA0123 		orr	r3, r3, r1, lsl #8
 1838 015a 0362     		str	r3, [r0, #32]
 933:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH2NEN bit */
 1839              		.loc 1 933 9 is_stmt 1 view .LVU474
 933:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH2NEN bit */
 1840              		.loc 1 933 11 is_stmt 0 view .LVU475
 1841 015c 254B     		ldr	r3, .L103
 1842 015e 9842     		cmp	r0, r3
 1843 0160 B6D1     		bne	.L92
 935:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH2NEN bit */
 1844              		.loc 1 935 13 is_stmt 1 view .LVU476
 935:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH2NEN bit */
 1845              		.loc 1 935 40 is_stmt 0 view .LVU477
 1846 0162 036A     		ldr	r3, [r0, #32]
 1847 0164 23F48063 		bic	r3, r3, #1024
 1848 0168 0362     		str	r3, [r0, #32]
 937:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH2NP bit */
 1849              		.loc 1 937 13 is_stmt 1 view .LVU478
 937:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH2NP bit */
 1850              		.loc 1 937 40 is_stmt 0 view .LVU479
 1851 016a 036A     		ldr	r3, [r0, #32]
 937:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH2NP bit */
 1852              		.loc 1 937 71 view .LVU480
 1853 016c 9188     		ldrh	r1, [r2, #4]
 937:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the CH2NP bit */
 1854              		.loc 1 937 40 view .LVU481
 1855 016e 43EA0123 		orr	r3, r3, r1, lsl #8
 1856 0172 0362     		str	r3, [r0, #32]
 939:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH2NP bit */
 1857              		.loc 1 939 13 is_stmt 1 view .LVU482
 939:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the CH2NP bit */
 1858              		.loc 1 939 40 is_stmt 0 view .LVU483
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 51


 1859 0174 036A     		ldr	r3, [r0, #32]
 1860 0176 23F40063 		bic	r3, r3, #2048
 1861 017a 0362     		str	r3, [r0, #32]
 941:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2 bit */
 1862              		.loc 1 941 13 is_stmt 1 view .LVU484
 941:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2 bit */
 1863              		.loc 1 941 40 is_stmt 0 view .LVU485
 1864 017c 036A     		ldr	r3, [r0, #32]
 941:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2 bit */
 1865              		.loc 1 941 71 view .LVU486
 1866 017e 1189     		ldrh	r1, [r2, #8]
 941:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2 bit */
 1867              		.loc 1 941 40 view .LVU487
 1868 0180 43EA0123 		orr	r3, r3, r1, lsl #8
 1869 0184 0362     		str	r3, [r0, #32]
 943:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO2 bit */
 1870              		.loc 1 943 13 is_stmt 1 view .LVU488
 943:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO2 bit */
 1871              		.loc 1 943 38 is_stmt 0 view .LVU489
 1872 0186 4368     		ldr	r3, [r0, #4]
 1873 0188 23F48053 		bic	r3, r3, #4096
 1874 018c 4360     		str	r3, [r0, #4]
 945:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2N bit */
 1875              		.loc 1 945 13 is_stmt 1 view .LVU490
 945:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2N bit */
 1876              		.loc 1 945 38 is_stmt 0 view .LVU491
 1877 018e 4368     		ldr	r3, [r0, #4]
 945:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2N bit */
 1878              		.loc 1 945 69 view .LVU492
 1879 0190 5189     		ldrh	r1, [r2, #10]
 945:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO2N bit */
 1880              		.loc 1 945 38 view .LVU493
 1881 0192 43EA0113 		orr	r3, r3, r1, lsl #4
 1882 0196 4360     		str	r3, [r0, #4]
 947:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO2N bit */
 1883              		.loc 1 947 13 is_stmt 1 view .LVU494
 947:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO2N bit */
 1884              		.loc 1 947 38 is_stmt 0 view .LVU495
 1885 0198 4368     		ldr	r3, [r0, #4]
 1886 019a 23F40053 		bic	r3, r3, #8192
 1887 019e 4360     		str	r3, [r0, #4]
 949:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1888              		.loc 1 949 13 is_stmt 1 view .LVU496
 949:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1889              		.loc 1 949 38 is_stmt 0 view .LVU497
 1890 01a0 4368     		ldr	r3, [r0, #4]
 949:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1891              		.loc 1 949 69 view .LVU498
 1892 01a2 9289     		ldrh	r2, [r2, #12]
 1893              	.LVL93:
 949:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1894              		.loc 1 949 38 view .LVU499
 1895 01a4 43EA0213 		orr	r3, r3, r2, lsl #4
 1896 01a8 4360     		str	r3, [r0, #4]
 1897 01aa 7047     		bx	lr
 1898              	.LVL94:
 1899              	.L94:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 52


 955:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1900              		.loc 1 955 9 is_stmt 1 view .LVU500
 955:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1901              		.loc 1 955 36 is_stmt 0 view .LVU501
 1902 01ac 036A     		ldr	r3, [r0, #32]
 1903 01ae 23F48053 		bic	r3, r3, #4096
 1904 01b2 0362     		str	r3, [r0, #32]
 956:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH3EN bit */
 1905              		.loc 1 956 9 is_stmt 1 view .LVU502
 956:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH3EN bit */
 1906              		.loc 1 956 36 is_stmt 0 view .LVU503
 1907 01b4 C369     		ldr	r3, [r0, #28]
 1908 01b6 23F44073 		bic	r3, r3, #768
 1909 01ba C361     		str	r3, [r0, #28]
 958:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3P bit */
 1910              		.loc 1 958 9 is_stmt 1 view .LVU504
 958:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3P bit */
 1911              		.loc 1 958 36 is_stmt 0 view .LVU505
 1912 01bc 036A     		ldr	r3, [r0, #32]
 958:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3P bit */
 1913              		.loc 1 958 56 view .LVU506
 1914 01be 1168     		ldr	r1, [r2]
 1915              	.LVL95:
 958:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3P bit */
 1916              		.loc 1 958 36 view .LVU507
 1917 01c0 43EA0133 		orr	r3, r3, r1, lsl #12
 1918 01c4 0362     		str	r3, [r0, #32]
 960:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH3P bit */
 1919              		.loc 1 960 9 is_stmt 1 view .LVU508
 960:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH3P bit */
 1920              		.loc 1 960 36 is_stmt 0 view .LVU509
 1921 01c6 036A     		ldr	r3, [r0, #32]
 1922 01c8 23F40053 		bic	r3, r3, #8192
 1923 01cc 0362     		str	r3, [r0, #32]
 962:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 1924              		.loc 1 962 9 is_stmt 1 view .LVU510
 962:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 1925              		.loc 1 962 36 is_stmt 0 view .LVU511
 1926 01ce 036A     		ldr	r3, [r0, #32]
 962:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 1927              		.loc 1 962 67 view .LVU512
 1928 01d0 D188     		ldrh	r1, [r2, #6]
 962:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 1929              		.loc 1 962 36 view .LVU513
 1930 01d2 43EA0133 		orr	r3, r3, r1, lsl #12
 1931 01d6 0362     		str	r3, [r0, #32]
 964:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO3 bit */
 1932              		.loc 1 964 9 is_stmt 1 view .LVU514
 964:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* reset the ISO3 bit */
 1933              		.loc 1 964 11 is_stmt 0 view .LVU515
 1934 01d8 064B     		ldr	r3, .L103
 1935 01da 9842     		cmp	r0, r3
 1936 01dc 7FF478AF 		bne	.L92
 966:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO3 bit */
 1937              		.loc 1 966 13 is_stmt 1 view .LVU516
 966:lib/GD32F3x0/Source/gd32f3x0_timer.c ****             /* set the ISO3 bit */
 1938              		.loc 1 966 38 is_stmt 0 view .LVU517
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 53


 1939 01e0 4368     		ldr	r3, [r0, #4]
 1940 01e2 23F48043 		bic	r3, r3, #16384
 1941 01e6 4360     		str	r3, [r0, #4]
 968:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1942              		.loc 1 968 13 is_stmt 1 view .LVU518
 968:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1943              		.loc 1 968 38 is_stmt 0 view .LVU519
 1944 01e8 4368     		ldr	r3, [r0, #4]
 968:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1945              		.loc 1 968 69 view .LVU520
 1946 01ea 5289     		ldrh	r2, [r2, #10]
 1947              	.LVL96:
 968:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         }
 1948              		.loc 1 968 38 view .LVU521
 1949 01ec 43EA8213 		orr	r3, r3, r2, lsl #6
 1950 01f0 4360     		str	r3, [r0, #4]
 1951              		.loc 1 974 1 view .LVU522
 1952 01f2 6DE7     		b	.L92
 1953              	.L104:
 1954              		.align	2
 1955              	.L103:
 1956 01f4 002C0140 		.word	1073818624
 1957 01f8 00400140 		.word	1073823744
 1958              		.cfi_endproc
 1959              	.LFE158:
 1961              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1962              		.align	1
 1963              		.global	timer_channel_output_mode_config
 1964              		.syntax unified
 1965              		.thumb
 1966              		.thumb_func
 1968              	timer_channel_output_mode_config:
 1969              	.LVL97:
 1970              	.LFB159:
 975:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 976:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
 977:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel output compare mode
 978:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 979:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
 980:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 981:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
 982:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
 983:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
 984:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
 985:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ocmode: channel output compare mode
 986:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
 987:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 988:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 989:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 990:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 991:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 992:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 993:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 994:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 995:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
 996:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
 997:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 54


 998:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 999:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 1971              		.loc 1 999 1 is_stmt 1 view -0
 1972              		.cfi_startproc
 1973              		@ args = 0, pretend = 0, frame = 0
 1974              		@ frame_needed = 0, uses_anonymous_args = 0
 1975              		@ link register save eliminated.
1000:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 1976              		.loc 1 1000 5 view .LVU524
 1977 0000 0329     		cmp	r1, #3
 1978 0002 24D8     		bhi	.L105
 1979 0004 DFE801F0 		tbb	[pc, r1]
 1980              	.L108:
 1981 0008 02       		.byte	(.L111-.L108)/2
 1982 0009 0A       		.byte	(.L110-.L108)/2
 1983 000a 13       		.byte	(.L109-.L108)/2
 1984 000b 1B       		.byte	(.L107-.L108)/2
 1985              		.p2align 1
 1986              	.L111:
1001:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1002:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1003:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 1987              		.loc 1 1003 9 view .LVU525
 1988              		.loc 1 1003 36 is_stmt 0 view .LVU526
 1989 000c 8369     		ldr	r3, [r0, #24]
 1990 000e 23F07003 		bic	r3, r3, #112
 1991 0012 8361     		str	r3, [r0, #24]
1004:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1992              		.loc 1 1004 9 is_stmt 1 view .LVU527
 1993              		.loc 1 1004 36 is_stmt 0 view .LVU528
 1994 0014 8369     		ldr	r3, [r0, #24]
 1995 0016 1A43     		orrs	r2, r2, r3
 1996              	.LVL98:
 1997              		.loc 1 1004 36 view .LVU529
 1998 0018 8261     		str	r2, [r0, #24]
1005:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 1999              		.loc 1 1005 9 is_stmt 1 view .LVU530
 2000 001a 7047     		bx	lr
 2001              	.LVL99:
 2002              	.L110:
1006:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1007:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1008:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 2003              		.loc 1 1008 9 view .LVU531
 2004              		.loc 1 1008 36 is_stmt 0 view .LVU532
 2005 001c 8369     		ldr	r3, [r0, #24]
 2006 001e 23F4E043 		bic	r3, r3, #28672
 2007 0022 8361     		str	r3, [r0, #24]
1009:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 2008              		.loc 1 1009 9 is_stmt 1 view .LVU533
 2009              		.loc 1 1009 36 is_stmt 0 view .LVU534
 2010 0024 8369     		ldr	r3, [r0, #24]
 2011 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2012              	.LVL100:
 2013              		.loc 1 1009 36 view .LVU535
 2014 002a 8261     		str	r2, [r0, #24]
1010:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 55


 2015              		.loc 1 1010 9 is_stmt 1 view .LVU536
 2016 002c 7047     		bx	lr
 2017              	.LVL101:
 2018              	.L109:
1011:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1012:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1013:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 2019              		.loc 1 1013 9 view .LVU537
 2020              		.loc 1 1013 36 is_stmt 0 view .LVU538
 2021 002e C369     		ldr	r3, [r0, #28]
 2022 0030 23F07003 		bic	r3, r3, #112
 2023 0034 C361     		str	r3, [r0, #28]
1014:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 2024              		.loc 1 1014 9 is_stmt 1 view .LVU539
 2025              		.loc 1 1014 36 is_stmt 0 view .LVU540
 2026 0036 C369     		ldr	r3, [r0, #28]
 2027 0038 1A43     		orrs	r2, r2, r3
 2028              	.LVL102:
 2029              		.loc 1 1014 36 view .LVU541
 2030 003a C261     		str	r2, [r0, #28]
1015:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2031              		.loc 1 1015 9 is_stmt 1 view .LVU542
 2032 003c 7047     		bx	lr
 2033              	.LVL103:
 2034              	.L107:
1016:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1017:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1018:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 2035              		.loc 1 1018 9 view .LVU543
 2036              		.loc 1 1018 36 is_stmt 0 view .LVU544
 2037 003e C369     		ldr	r3, [r0, #28]
 2038 0040 23F4E043 		bic	r3, r3, #28672
 2039 0044 C361     		str	r3, [r0, #28]
1019:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 2040              		.loc 1 1019 9 is_stmt 1 view .LVU545
 2041              		.loc 1 1019 36 is_stmt 0 view .LVU546
 2042 0046 C369     		ldr	r3, [r0, #28]
 2043 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2044              	.LVL104:
 2045              		.loc 1 1019 36 view .LVU547
 2046 004c C261     		str	r2, [r0, #28]
1020:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2047              		.loc 1 1020 9 is_stmt 1 view .LVU548
 2048              	.L105:
1021:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1022:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1023:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1024:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2049              		.loc 1 1024 1 is_stmt 0 view .LVU549
 2050 004e 7047     		bx	lr
 2051              		.cfi_endproc
 2052              	.LFE159:
 2054              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 2055              		.align	1
 2056              		.global	timer_channel_output_pulse_value_config
 2057              		.syntax unified
 2058              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 56


 2059              		.thumb_func
 2061              	timer_channel_output_pulse_value_config:
 2062              	.LVL105:
 2063              	.LFB160:
1025:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1026:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1027:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel output pulse value
1028:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1029:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1030:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1031:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
1032:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
1033:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1034:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
1035:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535
1036:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1037:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1038:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1039:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
1040:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2064              		.loc 1 1040 1 is_stmt 1 view -0
 2065              		.cfi_startproc
 2066              		@ args = 0, pretend = 0, frame = 0
 2067              		@ frame_needed = 0, uses_anonymous_args = 0
 2068              		@ link register save eliminated.
1041:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2069              		.loc 1 1041 5 view .LVU551
 2070 0000 0329     		cmp	r1, #3
 2071 0002 0AD8     		bhi	.L112
 2072 0004 DFE801F0 		tbb	[pc, r1]
 2073              	.L115:
 2074 0008 02       		.byte	(.L118-.L115)/2
 2075 0009 04       		.byte	(.L117-.L115)/2
 2076 000a 06       		.byte	(.L116-.L115)/2
 2077 000b 08       		.byte	(.L114-.L115)/2
 2078              		.p2align 1
 2079              	.L118:
1042:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1043:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1044:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 2080              		.loc 1 1044 9 view .LVU552
 2081              		.loc 1 1044 35 is_stmt 0 view .LVU553
 2082 000c 4263     		str	r2, [r0, #52]
1045:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2083              		.loc 1 1045 9 is_stmt 1 view .LVU554
 2084 000e 7047     		bx	lr
 2085              	.L117:
1046:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1047:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1048:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 2086              		.loc 1 1048 9 view .LVU555
 2087              		.loc 1 1048 35 is_stmt 0 view .LVU556
 2088 0010 8263     		str	r2, [r0, #56]
1049:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2089              		.loc 1 1049 9 is_stmt 1 view .LVU557
 2090 0012 7047     		bx	lr
 2091              	.L116:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 57


1050:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1051:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1052:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 2092              		.loc 1 1052 9 view .LVU558
 2093              		.loc 1 1052 35 is_stmt 0 view .LVU559
 2094 0014 C263     		str	r2, [r0, #60]
1053:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2095              		.loc 1 1053 9 is_stmt 1 view .LVU560
 2096 0016 7047     		bx	lr
 2097              	.L114:
1054:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1055:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1056:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 2098              		.loc 1 1056 9 view .LVU561
 2099              		.loc 1 1056 35 is_stmt 0 view .LVU562
 2100 0018 0264     		str	r2, [r0, #64]
1057:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2101              		.loc 1 1057 9 is_stmt 1 view .LVU563
 2102              	.L112:
1058:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1059:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1060:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1061:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2103              		.loc 1 1061 1 is_stmt 0 view .LVU564
 2104 001a 7047     		bx	lr
 2105              		.cfi_endproc
 2106              	.LFE160:
 2108              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 2109              		.align	1
 2110              		.global	timer_channel_output_shadow_config
 2111              		.syntax unified
 2112              		.thumb
 2113              		.thumb_func
 2115              	timer_channel_output_shadow_config:
 2116              	.LVL106:
 2117              	.LFB161:
1062:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1063:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1064:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel output shadow function
1065:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1066:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1067:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1068:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
1069:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
1070:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1071:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
1072:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ocshadow: channel output shadow state
1073:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1074:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
1075:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
1076:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1077:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1078:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1079:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
1080:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2118              		.loc 1 1080 1 is_stmt 1 view -0
 2119              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 58


 2120              		@ args = 0, pretend = 0, frame = 0
 2121              		@ frame_needed = 0, uses_anonymous_args = 0
 2122              		@ link register save eliminated.
1081:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2123              		.loc 1 1081 5 view .LVU566
 2124 0000 0329     		cmp	r1, #3
 2125 0002 24D8     		bhi	.L119
 2126 0004 DFE801F0 		tbb	[pc, r1]
 2127              	.L122:
 2128 0008 02       		.byte	(.L125-.L122)/2
 2129 0009 0A       		.byte	(.L124-.L122)/2
 2130 000a 13       		.byte	(.L123-.L122)/2
 2131 000b 1B       		.byte	(.L121-.L122)/2
 2132              		.p2align 1
 2133              	.L125:
1082:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1083:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1084:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 2134              		.loc 1 1084 9 view .LVU567
 2135              		.loc 1 1084 36 is_stmt 0 view .LVU568
 2136 000c 8369     		ldr	r3, [r0, #24]
 2137 000e 23F00803 		bic	r3, r3, #8
 2138 0012 8361     		str	r3, [r0, #24]
1085:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 2139              		.loc 1 1085 9 is_stmt 1 view .LVU569
 2140              		.loc 1 1085 36 is_stmt 0 view .LVU570
 2141 0014 8369     		ldr	r3, [r0, #24]
 2142 0016 1A43     		orrs	r2, r2, r3
 2143              	.LVL107:
 2144              		.loc 1 1085 36 view .LVU571
 2145 0018 8261     		str	r2, [r0, #24]
1086:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2146              		.loc 1 1086 9 is_stmt 1 view .LVU572
 2147 001a 7047     		bx	lr
 2148              	.LVL108:
 2149              	.L124:
1087:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1088:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1089:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 2150              		.loc 1 1089 9 view .LVU573
 2151              		.loc 1 1089 36 is_stmt 0 view .LVU574
 2152 001c 8369     		ldr	r3, [r0, #24]
 2153 001e 23F40063 		bic	r3, r3, #2048
 2154 0022 8361     		str	r3, [r0, #24]
1090:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2155              		.loc 1 1090 9 is_stmt 1 view .LVU575
 2156              		.loc 1 1090 36 is_stmt 0 view .LVU576
 2157 0024 8369     		ldr	r3, [r0, #24]
 2158 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2159              	.LVL109:
 2160              		.loc 1 1090 36 view .LVU577
 2161 002a 8261     		str	r2, [r0, #24]
1091:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2162              		.loc 1 1091 9 is_stmt 1 view .LVU578
 2163 002c 7047     		bx	lr
 2164              	.LVL110:
 2165              	.L123:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 59


1092:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1093:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1094:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 2166              		.loc 1 1094 9 view .LVU579
 2167              		.loc 1 1094 36 is_stmt 0 view .LVU580
 2168 002e C369     		ldr	r3, [r0, #28]
 2169 0030 23F00803 		bic	r3, r3, #8
 2170 0034 C361     		str	r3, [r0, #28]
1095:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 2171              		.loc 1 1095 9 is_stmt 1 view .LVU581
 2172              		.loc 1 1095 36 is_stmt 0 view .LVU582
 2173 0036 C369     		ldr	r3, [r0, #28]
 2174 0038 1A43     		orrs	r2, r2, r3
 2175              	.LVL111:
 2176              		.loc 1 1095 36 view .LVU583
 2177 003a C261     		str	r2, [r0, #28]
1096:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2178              		.loc 1 1096 9 is_stmt 1 view .LVU584
 2179 003c 7047     		bx	lr
 2180              	.LVL112:
 2181              	.L121:
1097:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1098:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1099:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 2182              		.loc 1 1099 9 view .LVU585
 2183              		.loc 1 1099 36 is_stmt 0 view .LVU586
 2184 003e C369     		ldr	r3, [r0, #28]
 2185 0040 23F40063 		bic	r3, r3, #2048
 2186 0044 C361     		str	r3, [r0, #28]
1100:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2187              		.loc 1 1100 9 is_stmt 1 view .LVU587
 2188              		.loc 1 1100 36 is_stmt 0 view .LVU588
 2189 0046 C369     		ldr	r3, [r0, #28]
 2190 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2191              	.LVL113:
 2192              		.loc 1 1100 36 view .LVU589
 2193 004c C261     		str	r2, [r0, #28]
1101:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2194              		.loc 1 1101 9 is_stmt 1 view .LVU590
 2195              	.L119:
1102:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1103:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1104:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1105:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2196              		.loc 1 1105 1 is_stmt 0 view .LVU591
 2197 004e 7047     		bx	lr
 2198              		.cfi_endproc
 2199              	.LFE161:
 2201              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 2202              		.align	1
 2203              		.global	timer_channel_output_fast_config
 2204              		.syntax unified
 2205              		.thumb
 2206              		.thumb_func
 2208              	timer_channel_output_fast_config:
 2209              	.LVL114:
 2210              	.LFB162:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 60


1106:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1107:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1108:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel output fast function
1109:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1110:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1111:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1112:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
1113:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
1114:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1115:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
1116:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ocfast: channel output fast function
1117:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1118:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
1119:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
1120:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1121:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1122:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1123:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
1124:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2211              		.loc 1 1124 1 is_stmt 1 view -0
 2212              		.cfi_startproc
 2213              		@ args = 0, pretend = 0, frame = 0
 2214              		@ frame_needed = 0, uses_anonymous_args = 0
 2215              		@ link register save eliminated.
1125:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2216              		.loc 1 1125 5 view .LVU593
 2217 0000 0329     		cmp	r1, #3
 2218 0002 24D8     		bhi	.L126
 2219 0004 DFE801F0 		tbb	[pc, r1]
 2220              	.L129:
 2221 0008 02       		.byte	(.L132-.L129)/2
 2222 0009 0A       		.byte	(.L131-.L129)/2
 2223 000a 13       		.byte	(.L130-.L129)/2
 2224 000b 1B       		.byte	(.L128-.L129)/2
 2225              		.p2align 1
 2226              	.L132:
1126:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1127:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1128:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 2227              		.loc 1 1128 9 view .LVU594
 2228              		.loc 1 1128 36 is_stmt 0 view .LVU595
 2229 000c 8369     		ldr	r3, [r0, #24]
 2230 000e 23F00403 		bic	r3, r3, #4
 2231 0012 8361     		str	r3, [r0, #24]
1129:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2232              		.loc 1 1129 9 is_stmt 1 view .LVU596
 2233              		.loc 1 1129 36 is_stmt 0 view .LVU597
 2234 0014 8369     		ldr	r3, [r0, #24]
 2235 0016 1A43     		orrs	r2, r2, r3
 2236              	.LVL115:
 2237              		.loc 1 1129 36 view .LVU598
 2238 0018 8261     		str	r2, [r0, #24]
1130:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2239              		.loc 1 1130 9 is_stmt 1 view .LVU599
 2240 001a 7047     		bx	lr
 2241              	.LVL116:
 2242              	.L131:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 61


1131:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1132:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1133:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 2243              		.loc 1 1133 9 view .LVU600
 2244              		.loc 1 1133 36 is_stmt 0 view .LVU601
 2245 001c 8369     		ldr	r3, [r0, #24]
 2246 001e 23F48063 		bic	r3, r3, #1024
 2247 0022 8361     		str	r3, [r0, #24]
1134:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2248              		.loc 1 1134 9 is_stmt 1 view .LVU602
 2249              		.loc 1 1134 36 is_stmt 0 view .LVU603
 2250 0024 8369     		ldr	r3, [r0, #24]
 2251 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2252              	.LVL117:
 2253              		.loc 1 1134 36 view .LVU604
 2254 002a 8261     		str	r2, [r0, #24]
1135:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2255              		.loc 1 1135 9 is_stmt 1 view .LVU605
 2256 002c 7047     		bx	lr
 2257              	.LVL118:
 2258              	.L130:
1136:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1137:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1138:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 2259              		.loc 1 1138 9 view .LVU606
 2260              		.loc 1 1138 36 is_stmt 0 view .LVU607
 2261 002e C369     		ldr	r3, [r0, #28]
 2262 0030 23F00403 		bic	r3, r3, #4
 2263 0034 C361     		str	r3, [r0, #28]
1139:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2264              		.loc 1 1139 9 is_stmt 1 view .LVU608
 2265              		.loc 1 1139 36 is_stmt 0 view .LVU609
 2266 0036 C369     		ldr	r3, [r0, #28]
 2267 0038 1A43     		orrs	r2, r2, r3
 2268              	.LVL119:
 2269              		.loc 1 1139 36 view .LVU610
 2270 003a C261     		str	r2, [r0, #28]
1140:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2271              		.loc 1 1140 9 is_stmt 1 view .LVU611
 2272 003c 7047     		bx	lr
 2273              	.LVL120:
 2274              	.L128:
1141:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1142:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1143:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 2275              		.loc 1 1143 9 view .LVU612
 2276              		.loc 1 1143 36 is_stmt 0 view .LVU613
 2277 003e C369     		ldr	r3, [r0, #28]
 2278 0040 23F48063 		bic	r3, r3, #1024
 2279 0044 C361     		str	r3, [r0, #28]
1144:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2280              		.loc 1 1144 9 is_stmt 1 view .LVU614
 2281              		.loc 1 1144 36 is_stmt 0 view .LVU615
 2282 0046 C369     		ldr	r3, [r0, #28]
 2283 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2284              	.LVL121:
 2285              		.loc 1 1144 36 view .LVU616
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 62


 2286 004c C261     		str	r2, [r0, #28]
1145:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2287              		.loc 1 1145 9 is_stmt 1 view .LVU617
 2288              	.L126:
1146:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1147:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1148:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1149:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2289              		.loc 1 1149 1 is_stmt 0 view .LVU618
 2290 004e 7047     		bx	lr
 2291              		.cfi_endproc
 2292              	.LFE162:
 2294              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2295              		.align	1
 2296              		.global	timer_channel_output_clear_config
 2297              		.syntax unified
 2298              		.thumb
 2299              		.thumb_func
 2301              	timer_channel_output_clear_config:
 2302              	.LVL122:
 2303              	.LFB163:
1150:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1151:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1152:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel output clear function
1153:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1154:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1155:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1156:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2))
1157:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2))
1158:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1159:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
1160:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  occlear: channel output clear function
1161:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1162:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1163:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1164:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1165:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1166:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1167:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1168:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2304              		.loc 1 1168 1 is_stmt 1 view -0
 2305              		.cfi_startproc
 2306              		@ args = 0, pretend = 0, frame = 0
 2307              		@ frame_needed = 0, uses_anonymous_args = 0
 2308              		@ link register save eliminated.
1169:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2309              		.loc 1 1169 5 view .LVU620
 2310 0000 0329     		cmp	r1, #3
 2311 0002 24D8     		bhi	.L133
 2312 0004 DFE801F0 		tbb	[pc, r1]
 2313              	.L136:
 2314 0008 02       		.byte	(.L139-.L136)/2
 2315 0009 0A       		.byte	(.L138-.L136)/2
 2316 000a 13       		.byte	(.L137-.L136)/2
 2317 000b 1B       		.byte	(.L135-.L136)/2
 2318              		.p2align 1
 2319              	.L139:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 63


1170:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1171:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1172:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 2320              		.loc 1 1172 9 view .LVU621
 2321              		.loc 1 1172 36 is_stmt 0 view .LVU622
 2322 000c 8369     		ldr	r3, [r0, #24]
 2323 000e 23F08003 		bic	r3, r3, #128
 2324 0012 8361     		str	r3, [r0, #24]
1173:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2325              		.loc 1 1173 9 is_stmt 1 view .LVU623
 2326              		.loc 1 1173 36 is_stmt 0 view .LVU624
 2327 0014 8369     		ldr	r3, [r0, #24]
 2328 0016 1A43     		orrs	r2, r2, r3
 2329              	.LVL123:
 2330              		.loc 1 1173 36 view .LVU625
 2331 0018 8261     		str	r2, [r0, #24]
1174:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2332              		.loc 1 1174 9 is_stmt 1 view .LVU626
 2333 001a 7047     		bx	lr
 2334              	.LVL124:
 2335              	.L138:
1175:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1176:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1177:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 2336              		.loc 1 1177 9 view .LVU627
 2337              		.loc 1 1177 36 is_stmt 0 view .LVU628
 2338 001c 8369     		ldr	r3, [r0, #24]
 2339 001e 23F40043 		bic	r3, r3, #32768
 2340 0022 8361     		str	r3, [r0, #24]
1178:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2341              		.loc 1 1178 9 is_stmt 1 view .LVU629
 2342              		.loc 1 1178 36 is_stmt 0 view .LVU630
 2343 0024 8369     		ldr	r3, [r0, #24]
 2344 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2345              	.LVL125:
 2346              		.loc 1 1178 36 view .LVU631
 2347 002a 8261     		str	r2, [r0, #24]
1179:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2348              		.loc 1 1179 9 is_stmt 1 view .LVU632
 2349 002c 7047     		bx	lr
 2350              	.LVL126:
 2351              	.L137:
1180:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1181:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1182:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 2352              		.loc 1 1182 9 view .LVU633
 2353              		.loc 1 1182 36 is_stmt 0 view .LVU634
 2354 002e C369     		ldr	r3, [r0, #28]
 2355 0030 23F08003 		bic	r3, r3, #128
 2356 0034 C361     		str	r3, [r0, #28]
1183:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2357              		.loc 1 1183 9 is_stmt 1 view .LVU635
 2358              		.loc 1 1183 36 is_stmt 0 view .LVU636
 2359 0036 C369     		ldr	r3, [r0, #28]
 2360 0038 1A43     		orrs	r2, r2, r3
 2361              	.LVL127:
 2362              		.loc 1 1183 36 view .LVU637
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 64


 2363 003a C261     		str	r2, [r0, #28]
1184:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2364              		.loc 1 1184 9 is_stmt 1 view .LVU638
 2365 003c 7047     		bx	lr
 2366              	.LVL128:
 2367              	.L135:
1185:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1186:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1187:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 2368              		.loc 1 1187 9 view .LVU639
 2369              		.loc 1 1187 36 is_stmt 0 view .LVU640
 2370 003e C369     		ldr	r3, [r0, #28]
 2371 0040 23F40043 		bic	r3, r3, #32768
 2372 0044 C361     		str	r3, [r0, #28]
1188:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2373              		.loc 1 1188 9 is_stmt 1 view .LVU641
 2374              		.loc 1 1188 36 is_stmt 0 view .LVU642
 2375 0046 C369     		ldr	r3, [r0, #28]
 2376 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2377              	.LVL129:
 2378              		.loc 1 1188 36 view .LVU643
 2379 004c C261     		str	r2, [r0, #28]
1189:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2380              		.loc 1 1189 9 is_stmt 1 view .LVU644
 2381              	.L133:
1190:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1191:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1192:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1193:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2382              		.loc 1 1193 1 is_stmt 0 view .LVU645
 2383 004e 7047     		bx	lr
 2384              		.cfi_endproc
 2385              	.LFE163:
 2387              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2388              		.align	1
 2389              		.global	timer_channel_output_polarity_config
 2390              		.syntax unified
 2391              		.thumb
 2392              		.thumb_func
 2394              	timer_channel_output_polarity_config:
 2395              	.LVL130:
 2396              	.LFB164:
1194:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1195:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1196:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel output polarity
1197:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1198:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1199:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1200:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
1201:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
1202:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1203:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
1204:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ocpolarity: channel output polarity
1205:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1206:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1207:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1208:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 65


1209:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1210:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1211:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1212:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2397              		.loc 1 1212 1 is_stmt 1 view -0
 2398              		.cfi_startproc
 2399              		@ args = 0, pretend = 0, frame = 0
 2400              		@ frame_needed = 0, uses_anonymous_args = 0
 2401              		@ link register save eliminated.
1213:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2402              		.loc 1 1213 5 view .LVU647
 2403 0000 0329     		cmp	r1, #3
 2404 0002 25D8     		bhi	.L140
 2405 0004 DFE801F0 		tbb	[pc, r1]
 2406              	.L143:
 2407 0008 02       		.byte	(.L146-.L143)/2
 2408 0009 0A       		.byte	(.L145-.L143)/2
 2409 000a 13       		.byte	(.L144-.L143)/2
 2410 000b 1C       		.byte	(.L142-.L143)/2
 2411              		.p2align 1
 2412              	.L146:
1214:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1215:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1216:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2413              		.loc 1 1216 9 view .LVU648
 2414              		.loc 1 1216 36 is_stmt 0 view .LVU649
 2415 000c 036A     		ldr	r3, [r0, #32]
 2416 000e 23F00203 		bic	r3, r3, #2
 2417 0012 0362     		str	r3, [r0, #32]
1217:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2418              		.loc 1 1217 9 is_stmt 1 view .LVU650
 2419              		.loc 1 1217 36 is_stmt 0 view .LVU651
 2420 0014 036A     		ldr	r3, [r0, #32]
 2421 0016 1A43     		orrs	r2, r2, r3
 2422              	.LVL131:
 2423              		.loc 1 1217 36 view .LVU652
 2424 0018 0262     		str	r2, [r0, #32]
1218:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2425              		.loc 1 1218 9 is_stmt 1 view .LVU653
 2426 001a 7047     		bx	lr
 2427              	.LVL132:
 2428              	.L145:
1219:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1220:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1221:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2429              		.loc 1 1221 9 view .LVU654
 2430              		.loc 1 1221 36 is_stmt 0 view .LVU655
 2431 001c 036A     		ldr	r3, [r0, #32]
 2432 001e 23F02003 		bic	r3, r3, #32
 2433 0022 0362     		str	r3, [r0, #32]
1222:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2434              		.loc 1 1222 9 is_stmt 1 view .LVU656
 2435              		.loc 1 1222 36 is_stmt 0 view .LVU657
 2436 0024 036A     		ldr	r3, [r0, #32]
 2437 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2438              	.LVL133:
 2439              		.loc 1 1222 36 view .LVU658
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 66


 2440 002a 0262     		str	r2, [r0, #32]
1223:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2441              		.loc 1 1223 9 is_stmt 1 view .LVU659
 2442 002c 7047     		bx	lr
 2443              	.LVL134:
 2444              	.L144:
1224:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1225:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1226:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2445              		.loc 1 1226 9 view .LVU660
 2446              		.loc 1 1226 36 is_stmt 0 view .LVU661
 2447 002e 036A     		ldr	r3, [r0, #32]
 2448 0030 23F40073 		bic	r3, r3, #512
 2449 0034 0362     		str	r3, [r0, #32]
1227:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2450              		.loc 1 1227 9 is_stmt 1 view .LVU662
 2451              		.loc 1 1227 36 is_stmt 0 view .LVU663
 2452 0036 036A     		ldr	r3, [r0, #32]
 2453 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2454              	.LVL135:
 2455              		.loc 1 1227 36 view .LVU664
 2456 003c 0262     		str	r2, [r0, #32]
1228:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2457              		.loc 1 1228 9 is_stmt 1 view .LVU665
 2458 003e 7047     		bx	lr
 2459              	.LVL136:
 2460              	.L142:
1229:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1230:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1231:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2461              		.loc 1 1231 9 view .LVU666
 2462              		.loc 1 1231 36 is_stmt 0 view .LVU667
 2463 0040 036A     		ldr	r3, [r0, #32]
 2464 0042 23F40053 		bic	r3, r3, #8192
 2465 0046 0362     		str	r3, [r0, #32]
1232:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2466              		.loc 1 1232 9 is_stmt 1 view .LVU668
 2467              		.loc 1 1232 36 is_stmt 0 view .LVU669
 2468 0048 036A     		ldr	r3, [r0, #32]
 2469 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2470              	.LVL137:
 2471              		.loc 1 1232 36 view .LVU670
 2472 004e 0262     		str	r2, [r0, #32]
1233:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2473              		.loc 1 1233 9 is_stmt 1 view .LVU671
 2474              	.L140:
1234:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1235:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1236:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1237:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2475              		.loc 1 1237 1 is_stmt 0 view .LVU672
 2476 0050 7047     		bx	lr
 2477              		.cfi_endproc
 2478              	.LFE164:
 2480              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2481              		.align	1
 2482              		.global	timer_channel_complementary_output_polarity_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 67


 2483              		.syntax unified
 2484              		.thumb
 2485              		.thumb_func
 2487              	timer_channel_complementary_output_polarity_config:
 2488              	.LVL138:
 2489              	.LFB165:
1238:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1239:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1240:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel complementary output polarity
1241:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14)
1242:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1243:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1244:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
1245:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
1246:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1247:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel2(TIMERx(x=1,2))
1248:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity
1249:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1250:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1251:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1252:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1253:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1254:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1255:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1256:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2490              		.loc 1 1256 1 is_stmt 1 view -0
 2491              		.cfi_startproc
 2492              		@ args = 0, pretend = 0, frame = 0
 2493              		@ frame_needed = 0, uses_anonymous_args = 0
 2494              		@ link register save eliminated.
1257:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2495              		.loc 1 1257 5 view .LVU674
 2496 0000 0329     		cmp	r1, #3
 2497 0002 25D8     		bhi	.L147
 2498 0004 DFE801F0 		tbb	[pc, r1]
 2499              	.L150:
 2500 0008 02       		.byte	(.L153-.L150)/2
 2501 0009 0A       		.byte	(.L152-.L150)/2
 2502 000a 13       		.byte	(.L151-.L150)/2
 2503 000b 1C       		.byte	(.L149-.L150)/2
 2504              		.p2align 1
 2505              	.L153:
1258:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1259:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1260:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 2506              		.loc 1 1260 9 view .LVU675
 2507              		.loc 1 1260 36 is_stmt 0 view .LVU676
 2508 000c 036A     		ldr	r3, [r0, #32]
 2509 000e 23F00803 		bic	r3, r3, #8
 2510 0012 0362     		str	r3, [r0, #32]
1261:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2511              		.loc 1 1261 9 is_stmt 1 view .LVU677
 2512              		.loc 1 1261 36 is_stmt 0 view .LVU678
 2513 0014 036A     		ldr	r3, [r0, #32]
 2514 0016 1A43     		orrs	r2, r2, r3
 2515              	.LVL139:
 2516              		.loc 1 1261 36 view .LVU679
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 68


 2517 0018 0262     		str	r2, [r0, #32]
1262:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2518              		.loc 1 1262 9 is_stmt 1 view .LVU680
 2519 001a 7047     		bx	lr
 2520              	.LVL140:
 2521              	.L152:
1263:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1264:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1265:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 2522              		.loc 1 1265 9 view .LVU681
 2523              		.loc 1 1265 36 is_stmt 0 view .LVU682
 2524 001c 036A     		ldr	r3, [r0, #32]
 2525 001e 23F08003 		bic	r3, r3, #128
 2526 0022 0362     		str	r3, [r0, #32]
1266:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2527              		.loc 1 1266 9 is_stmt 1 view .LVU683
 2528              		.loc 1 1266 36 is_stmt 0 view .LVU684
 2529 0024 036A     		ldr	r3, [r0, #32]
 2530 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2531              	.LVL141:
 2532              		.loc 1 1266 36 view .LVU685
 2533 002a 0262     		str	r2, [r0, #32]
1267:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2534              		.loc 1 1267 9 is_stmt 1 view .LVU686
 2535 002c 7047     		bx	lr
 2536              	.LVL142:
 2537              	.L151:
1268:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1269:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1270:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 2538              		.loc 1 1270 9 view .LVU687
 2539              		.loc 1 1270 36 is_stmt 0 view .LVU688
 2540 002e 036A     		ldr	r3, [r0, #32]
 2541 0030 23F40063 		bic	r3, r3, #2048
 2542 0034 0362     		str	r3, [r0, #32]
1271:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2543              		.loc 1 1271 9 is_stmt 1 view .LVU689
 2544              		.loc 1 1271 36 is_stmt 0 view .LVU690
 2545 0036 036A     		ldr	r3, [r0, #32]
 2546 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2547              	.LVL143:
 2548              		.loc 1 1271 36 view .LVU691
 2549 003c 0262     		str	r2, [r0, #32]
1272:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2550              		.loc 1 1272 9 is_stmt 1 view .LVU692
 2551 003e 7047     		bx	lr
 2552              	.LVL144:
 2553              	.L149:
1273:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1274:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1275:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3NP);
 2554              		.loc 1 1275 9 view .LVU693
 2555              		.loc 1 1275 36 is_stmt 0 view .LVU694
 2556 0040 036A     		ldr	r3, [r0, #32]
 2557 0042 23F40043 		bic	r3, r3, #32768
 2558 0046 0362     		str	r3, [r0, #32]
1276:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 12U);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 69


 2559              		.loc 1 1276 9 is_stmt 1 view .LVU695
 2560              		.loc 1 1276 36 is_stmt 0 view .LVU696
 2561 0048 036A     		ldr	r3, [r0, #32]
 2562 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2563              	.LVL145:
 2564              		.loc 1 1276 36 view .LVU697
 2565 004e 0262     		str	r2, [r0, #32]
1277:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2566              		.loc 1 1277 9 is_stmt 1 view .LVU698
 2567              	.L147:
1278:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1279:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1280:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1281:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2568              		.loc 1 1281 1 is_stmt 0 view .LVU699
 2569 0050 7047     		bx	lr
 2570              		.cfi_endproc
 2571              	.LFE165:
 2573              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2574              		.align	1
 2575              		.global	timer_channel_output_state_config
 2576              		.syntax unified
 2577              		.thumb
 2578              		.thumb_func
 2580              	timer_channel_output_state_config:
 2581              	.LVL146:
 2582              	.LFB166:
1282:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1283:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1284:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel enable state
1285:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1286:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1287:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1288:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
1289:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
1290:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1291:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
1292:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  state: TIMER channel enable state
1293:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1294:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable
1295:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable
1296:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1297:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1298:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1299:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1300:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2583              		.loc 1 1300 1 is_stmt 1 view -0
 2584              		.cfi_startproc
 2585              		@ args = 0, pretend = 0, frame = 0
 2586              		@ frame_needed = 0, uses_anonymous_args = 0
 2587              		@ link register save eliminated.
1301:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2588              		.loc 1 1301 5 view .LVU701
 2589 0000 0329     		cmp	r1, #3
 2590 0002 25D8     		bhi	.L154
 2591 0004 DFE801F0 		tbb	[pc, r1]
 2592              	.L157:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 70


 2593 0008 02       		.byte	(.L160-.L157)/2
 2594 0009 0A       		.byte	(.L159-.L157)/2
 2595 000a 13       		.byte	(.L158-.L157)/2
 2596 000b 1C       		.byte	(.L156-.L157)/2
 2597              		.p2align 1
 2598              	.L160:
1302:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1303:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1304:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2599              		.loc 1 1304 9 view .LVU702
 2600              		.loc 1 1304 36 is_stmt 0 view .LVU703
 2601 000c 036A     		ldr	r3, [r0, #32]
 2602 000e 23F00103 		bic	r3, r3, #1
 2603 0012 0362     		str	r3, [r0, #32]
1305:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2604              		.loc 1 1305 9 is_stmt 1 view .LVU704
 2605              		.loc 1 1305 36 is_stmt 0 view .LVU705
 2606 0014 036A     		ldr	r3, [r0, #32]
 2607 0016 1A43     		orrs	r2, r2, r3
 2608              	.LVL147:
 2609              		.loc 1 1305 36 view .LVU706
 2610 0018 0262     		str	r2, [r0, #32]
1306:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2611              		.loc 1 1306 9 is_stmt 1 view .LVU707
 2612 001a 7047     		bx	lr
 2613              	.LVL148:
 2614              	.L159:
1307:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1308:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1309:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2615              		.loc 1 1309 9 view .LVU708
 2616              		.loc 1 1309 36 is_stmt 0 view .LVU709
 2617 001c 036A     		ldr	r3, [r0, #32]
 2618 001e 23F01003 		bic	r3, r3, #16
 2619 0022 0362     		str	r3, [r0, #32]
1310:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2620              		.loc 1 1310 9 is_stmt 1 view .LVU710
 2621              		.loc 1 1310 36 is_stmt 0 view .LVU711
 2622 0024 036A     		ldr	r3, [r0, #32]
 2623 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2624              	.LVL149:
 2625              		.loc 1 1310 36 view .LVU712
 2626 002a 0262     		str	r2, [r0, #32]
1311:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2627              		.loc 1 1311 9 is_stmt 1 view .LVU713
 2628 002c 7047     		bx	lr
 2629              	.LVL150:
 2630              	.L158:
1312:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1313:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1314:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2631              		.loc 1 1314 9 view .LVU714
 2632              		.loc 1 1314 36 is_stmt 0 view .LVU715
 2633 002e 036A     		ldr	r3, [r0, #32]
 2634 0030 23F48073 		bic	r3, r3, #256
 2635 0034 0362     		str	r3, [r0, #32]
1315:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 71


 2636              		.loc 1 1315 9 is_stmt 1 view .LVU716
 2637              		.loc 1 1315 36 is_stmt 0 view .LVU717
 2638 0036 036A     		ldr	r3, [r0, #32]
 2639 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2640              	.LVL151:
 2641              		.loc 1 1315 36 view .LVU718
 2642 003c 0262     		str	r2, [r0, #32]
1316:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2643              		.loc 1 1316 9 is_stmt 1 view .LVU719
 2644 003e 7047     		bx	lr
 2645              	.LVL152:
 2646              	.L156:
1317:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1318:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1319:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2647              		.loc 1 1319 9 view .LVU720
 2648              		.loc 1 1319 36 is_stmt 0 view .LVU721
 2649 0040 036A     		ldr	r3, [r0, #32]
 2650 0042 23F48053 		bic	r3, r3, #4096
 2651 0046 0362     		str	r3, [r0, #32]
1320:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2652              		.loc 1 1320 9 is_stmt 1 view .LVU722
 2653              		.loc 1 1320 36 is_stmt 0 view .LVU723
 2654 0048 036A     		ldr	r3, [r0, #32]
 2655 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2656              	.LVL153:
 2657              		.loc 1 1320 36 view .LVU724
 2658 004e 0262     		str	r2, [r0, #32]
1321:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2659              		.loc 1 1321 9 is_stmt 1 view .LVU725
 2660              	.L154:
1322:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1323:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1324:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1325:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2661              		.loc 1 1325 1 is_stmt 0 view .LVU726
 2662 0050 7047     		bx	lr
 2663              		.cfi_endproc
 2664              	.LFE166:
 2666              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2667              		.align	1
 2668              		.global	timer_channel_complementary_output_state_config
 2669              		.syntax unified
 2670              		.thumb
 2671              		.thumb_func
 2673              	timer_channel_complementary_output_state_config:
 2674              	.LVL154:
 2675              	.LFB167:
1326:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1327:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1328:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel complementary output enable state
1329:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
1330:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1331:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1332:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,14..16))
1333:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0))
1334:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0))
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 72


1335:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1336:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1337:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable
1338:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable
1339:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1340:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1341:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1342:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1343:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2676              		.loc 1 1343 1 is_stmt 1 view -0
 2677              		.cfi_startproc
 2678              		@ args = 0, pretend = 0, frame = 0
 2679              		@ frame_needed = 0, uses_anonymous_args = 0
 2680              		@ link register save eliminated.
1344:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2681              		.loc 1 1344 5 view .LVU728
 2682 0000 0129     		cmp	r1, #1
 2683 0002 0BD0     		beq	.L162
 2684 0004 0229     		cmp	r1, #2
 2685 0006 12D0     		beq	.L163
 2686 0008 01B1     		cbz	r1, .L165
 2687              	.LVL155:
 2688              	.L161:
1345:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1346:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1347:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1348:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1349:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1350:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1351:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1352:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1353:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1354:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1355:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1356:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1357:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1358:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1359:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1360:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1361:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1362:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1363:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2689              		.loc 1 1363 1 is_stmt 0 view .LVU729
 2690 000a 7047     		bx	lr
 2691              	.LVL156:
 2692              	.L165:
1347:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2693              		.loc 1 1347 9 is_stmt 1 view .LVU730
1347:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2694              		.loc 1 1347 36 is_stmt 0 view .LVU731
 2695 000c 036A     		ldr	r3, [r0, #32]
 2696 000e 23F00403 		bic	r3, r3, #4
 2697 0012 0362     		str	r3, [r0, #32]
1348:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2698              		.loc 1 1348 9 is_stmt 1 view .LVU732
1348:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2699              		.loc 1 1348 36 is_stmt 0 view .LVU733
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 73


 2700 0014 036A     		ldr	r3, [r0, #32]
 2701 0016 1A43     		orrs	r2, r2, r3
 2702              	.LVL157:
1348:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2703              		.loc 1 1348 36 view .LVU734
 2704 0018 0262     		str	r2, [r0, #32]
1349:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
 2705              		.loc 1 1349 9 is_stmt 1 view .LVU735
 2706 001a 7047     		bx	lr
 2707              	.LVL158:
 2708              	.L162:
1352:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2709              		.loc 1 1352 9 view .LVU736
1352:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2710              		.loc 1 1352 36 is_stmt 0 view .LVU737
 2711 001c 036A     		ldr	r3, [r0, #32]
 2712 001e 23F04003 		bic	r3, r3, #64
 2713 0022 0362     		str	r3, [r0, #32]
1353:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2714              		.loc 1 1353 9 is_stmt 1 view .LVU738
1353:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2715              		.loc 1 1353 36 is_stmt 0 view .LVU739
 2716 0024 036A     		ldr	r3, [r0, #32]
 2717 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2718              	.LVL159:
1353:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2719              		.loc 1 1353 36 view .LVU740
 2720 002a 0262     		str	r2, [r0, #32]
1354:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
 2721              		.loc 1 1354 9 is_stmt 1 view .LVU741
 2722 002c 7047     		bx	lr
 2723              	.LVL160:
 2724              	.L163:
1357:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2725              		.loc 1 1357 9 view .LVU742
1357:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2726              		.loc 1 1357 36 is_stmt 0 view .LVU743
 2727 002e 036A     		ldr	r3, [r0, #32]
 2728 0030 23F48063 		bic	r3, r3, #1024
 2729 0034 0362     		str	r3, [r0, #32]
1358:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2730              		.loc 1 1358 9 is_stmt 1 view .LVU744
1358:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2731              		.loc 1 1358 36 is_stmt 0 view .LVU745
 2732 0036 036A     		ldr	r3, [r0, #32]
 2733 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2734              	.LVL161:
1358:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2735              		.loc 1 1358 36 view .LVU746
 2736 003c 0262     		str	r2, [r0, #32]
1359:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
 2737              		.loc 1 1359 9 is_stmt 1 view .LVU747
 2738              		.loc 1 1363 1 is_stmt 0 view .LVU748
 2739 003e E4E7     		b	.L161
 2740              		.cfi_endproc
 2741              	.LFE167:
 2743              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 74


 2744              		.align	1
 2745              		.global	timer_channel_input_struct_para_init
 2746              		.syntax unified
 2747              		.thumb
 2748              		.thumb_func
 2750              	timer_channel_input_struct_para_init:
 2751              	.LVL162:
 2752              	.LFB168:
1364:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1365:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1366:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1367:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1368:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1369:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1370:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1371:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct *icpara)
1372:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2753              		.loc 1 1372 1 is_stmt 1 view -0
 2754              		.cfi_startproc
 2755              		@ args = 0, pretend = 0, frame = 0
 2756              		@ frame_needed = 0, uses_anonymous_args = 0
 2757              		@ link register save eliminated.
1373:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1374:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2758              		.loc 1 1374 5 view .LVU750
 2759              		.loc 1 1374 25 is_stmt 0 view .LVU751
 2760 0000 0023     		movs	r3, #0
 2761 0002 0380     		strh	r3, [r0]	@ movhi
1375:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2762              		.loc 1 1375 5 is_stmt 1 view .LVU752
 2763              		.loc 1 1375 25 is_stmt 0 view .LVU753
 2764 0004 0122     		movs	r2, #1
 2765 0006 4280     		strh	r2, [r0, #2]	@ movhi
1376:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2766              		.loc 1 1376 5 is_stmt 1 view .LVU754
 2767              		.loc 1 1376 25 is_stmt 0 view .LVU755
 2768 0008 8380     		strh	r3, [r0, #4]	@ movhi
1377:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     icpara->icfilter    = 0U;
 2769              		.loc 1 1377 5 is_stmt 1 view .LVU756
 2770              		.loc 1 1377 25 is_stmt 0 view .LVU757
 2771 000a C380     		strh	r3, [r0, #6]	@ movhi
1378:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2772              		.loc 1 1378 1 view .LVU758
 2773 000c 7047     		bx	lr
 2774              		.cfi_endproc
 2775              	.LFE168:
 2777              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2778              		.align	1
 2779              		.global	timer_channel_input_capture_prescaler_config
 2780              		.syntax unified
 2781              		.thumb
 2782              		.thumb_func
 2784              	timer_channel_input_capture_prescaler_config:
 2785              	.LVL163:
 2786              	.LFB170:
1379:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1380:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 75


1381:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER input capture parameter
1382:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1383:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1384:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1385:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
1386:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
1387:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1388:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
1389:lib/GD32F3x0/Source/gd32f3x0_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1390:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING,TIMER_IC_POLARITY_B
1391:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1392:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1393:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                  icfilter: 0~15
1394:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out]  none
1395:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval      none
1396:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1397:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct 
1398:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
1399:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
1400:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1401:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1402:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0EN bit */
1403:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1404:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1405:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0P and CH0NP bits */
1406:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1407:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1408:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
1409:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1410:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1411:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
1412:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1413:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1414:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1415:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0EN bit */
1416:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1417:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1418:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1419:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1420:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1421:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1EN bit */
1422:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1423:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1424:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1P and CH1NP bits */
1425:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1426:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1427:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
1428:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1429:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1430:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
1431:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1432:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1433:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1434:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
1435:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1436:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1437:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 76


1438:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1439:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2EN bit */
1440:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1441:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1442:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2P and CH2NP bits */
1443:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
1444:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1445:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1446:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2MS bit */
1447:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1448:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1449:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1450:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH2CAPFLT bit */
1451:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1452:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1453:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1454:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH2EN bit */
1455:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1456:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1457:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1458:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1459:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3EN bit */
1460:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1461:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1462:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3P and CH3NP bits */
1463:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P | TIMER_CHCTL2_CH3NP));
1464:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1465:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1466:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3MS bit */
1467:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1468:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1469:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1470:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH3CAPFLT bit */
1471:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1472:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1473:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1474:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH3EN bit */
1475:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1476:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1477:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1478:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1479:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1480:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER channel input capture prescaler value */
1481:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1482:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
1483:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1484:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1485:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1486:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1487:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1488:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1489:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
1490:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
1491:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1492:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
1493:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1494:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 77


1495:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1496:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1497:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1498:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1499:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1500:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1501:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1502:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1503:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 2787              		.loc 1 1503 1 is_stmt 1 view -0
 2788              		.cfi_startproc
 2789              		@ args = 0, pretend = 0, frame = 0
 2790              		@ frame_needed = 0, uses_anonymous_args = 0
 2791              		@ link register save eliminated.
1504:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2792              		.loc 1 1504 5 view .LVU760
 2793 0000 0329     		cmp	r1, #3
 2794 0002 24D8     		bhi	.L167
 2795 0004 DFE801F0 		tbb	[pc, r1]
 2796              	.L170:
 2797 0008 02       		.byte	(.L173-.L170)/2
 2798 0009 0A       		.byte	(.L172-.L170)/2
 2799 000a 13       		.byte	(.L171-.L170)/2
 2800 000b 1B       		.byte	(.L169-.L170)/2
 2801              		.p2align 1
 2802              	.L173:
1505:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
1506:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1507:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 2803              		.loc 1 1507 9 view .LVU761
 2804              		.loc 1 1507 36 is_stmt 0 view .LVU762
 2805 000c 8369     		ldr	r3, [r0, #24]
 2806 000e 23F00C03 		bic	r3, r3, #12
 2807 0012 8361     		str	r3, [r0, #24]
1508:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2808              		.loc 1 1508 9 is_stmt 1 view .LVU763
 2809              		.loc 1 1508 36 is_stmt 0 view .LVU764
 2810 0014 8369     		ldr	r3, [r0, #24]
 2811 0016 1A43     		orrs	r2, r2, r3
 2812              	.LVL164:
 2813              		.loc 1 1508 36 view .LVU765
 2814 0018 8261     		str	r2, [r0, #24]
1509:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2815              		.loc 1 1509 9 is_stmt 1 view .LVU766
 2816 001a 7047     		bx	lr
 2817              	.LVL165:
 2818              	.L172:
1510:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_1 */
1511:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1512:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 2819              		.loc 1 1512 9 view .LVU767
 2820              		.loc 1 1512 36 is_stmt 0 view .LVU768
 2821 001c 8369     		ldr	r3, [r0, #24]
 2822 001e 23F44063 		bic	r3, r3, #3072
 2823 0022 8361     		str	r3, [r0, #24]
1513:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2824              		.loc 1 1513 9 is_stmt 1 view .LVU769
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 78


 2825              		.loc 1 1513 36 is_stmt 0 view .LVU770
 2826 0024 8369     		ldr	r3, [r0, #24]
 2827 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2828              	.LVL166:
 2829              		.loc 1 1513 36 view .LVU771
 2830 002a 8261     		str	r2, [r0, #24]
1514:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2831              		.loc 1 1514 9 is_stmt 1 view .LVU772
 2832 002c 7047     		bx	lr
 2833              	.LVL167:
 2834              	.L171:
1515:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
1516:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1517:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 2835              		.loc 1 1517 9 view .LVU773
 2836              		.loc 1 1517 36 is_stmt 0 view .LVU774
 2837 002e C369     		ldr	r3, [r0, #28]
 2838 0030 23F00C03 		bic	r3, r3, #12
 2839 0034 C361     		str	r3, [r0, #28]
1518:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2840              		.loc 1 1518 9 is_stmt 1 view .LVU775
 2841              		.loc 1 1518 36 is_stmt 0 view .LVU776
 2842 0036 C369     		ldr	r3, [r0, #28]
 2843 0038 1A43     		orrs	r2, r2, r3
 2844              	.LVL168:
 2845              		.loc 1 1518 36 view .LVU777
 2846 003a C261     		str	r2, [r0, #28]
1519:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2847              		.loc 1 1519 9 is_stmt 1 view .LVU778
 2848 003c 7047     		bx	lr
 2849              	.LVL169:
 2850              	.L169:
1520:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
1521:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1522:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 2851              		.loc 1 1522 9 view .LVU779
 2852              		.loc 1 1522 36 is_stmt 0 view .LVU780
 2853 003e C369     		ldr	r3, [r0, #28]
 2854 0040 23F44063 		bic	r3, r3, #3072
 2855 0044 C361     		str	r3, [r0, #28]
1523:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2856              		.loc 1 1523 9 is_stmt 1 view .LVU781
 2857              		.loc 1 1523 36 is_stmt 0 view .LVU782
 2858 0046 C369     		ldr	r3, [r0, #28]
 2859 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2860              	.LVL170:
 2861              		.loc 1 1523 36 view .LVU783
 2862 004c C261     		str	r2, [r0, #28]
1524:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2863              		.loc 1 1524 9 is_stmt 1 view .LVU784
 2864              	.L167:
1525:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1526:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1527:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1528:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2865              		.loc 1 1528 1 is_stmt 0 view .LVU785
 2866 004e 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 79


 2867              		.cfi_endproc
 2868              	.LFE170:
 2870              		.section	.text.timer_input_capture_config,"ax",%progbits
 2871              		.align	1
 2872              		.global	timer_input_capture_config
 2873              		.syntax unified
 2874              		.thumb
 2875              		.thumb_func
 2877              	timer_input_capture_config:
 2878              	.LVL171:
 2879              	.LFB169:
1398:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2880              		.loc 1 1398 1 is_stmt 1 view -0
 2881              		.cfi_startproc
 2882              		@ args = 0, pretend = 0, frame = 0
 2883              		@ frame_needed = 0, uses_anonymous_args = 0
1398:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 2884              		.loc 1 1398 1 is_stmt 0 view .LVU787
 2885 0000 08B5     		push	{r3, lr}
 2886              	.LCFI1:
 2887              		.cfi_def_cfa_offset 8
 2888              		.cfi_offset 3, -8
 2889              		.cfi_offset 14, -4
1399:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_0 */
 2890              		.loc 1 1399 5 is_stmt 1 view .LVU788
 2891 0002 0329     		cmp	r1, #3
 2892 0004 29D8     		bhi	.L175
 2893 0006 DFE801F0 		tbb	[pc, r1]
 2894              	.L177:
 2895 000a 02       		.byte	(.L180-.L177)/2
 2896 000b 2C       		.byte	(.L179-.L177)/2
 2897 000c 53       		.byte	(.L178-.L177)/2
 2898 000d 7A       		.byte	(.L176-.L177)/2
 2899              		.p2align 1
 2900              	.L180:
1403:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2901              		.loc 1 1403 9 view .LVU789
1403:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2902              		.loc 1 1403 36 is_stmt 0 view .LVU790
 2903 000e 036A     		ldr	r3, [r0, #32]
 2904 0010 23F00103 		bic	r3, r3, #1
 2905 0014 0362     		str	r3, [r0, #32]
1406:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2906              		.loc 1 1406 9 is_stmt 1 view .LVU791
1406:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2907              		.loc 1 1406 36 is_stmt 0 view .LVU792
 2908 0016 036A     		ldr	r3, [r0, #32]
 2909 0018 23F00A03 		bic	r3, r3, #10
 2910 001c 0362     		str	r3, [r0, #32]
1407:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
 2911              		.loc 1 1407 9 is_stmt 1 view .LVU793
1407:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
 2912              		.loc 1 1407 36 is_stmt 0 view .LVU794
 2913 001e 036A     		ldr	r3, [r0, #32]
1407:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
 2914              		.loc 1 1407 56 view .LVU795
 2915 0020 B2F800C0 		ldrh	ip, [r2]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 80


1407:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
 2916              		.loc 1 1407 36 view .LVU796
 2917 0024 43EA0C03 		orr	r3, r3, ip
 2918 0028 0362     		str	r3, [r0, #32]
1409:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2919              		.loc 1 1409 9 is_stmt 1 view .LVU797
1409:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2920              		.loc 1 1409 36 is_stmt 0 view .LVU798
 2921 002a 8369     		ldr	r3, [r0, #24]
 2922 002c 23F00303 		bic	r3, r3, #3
 2923 0030 8361     		str	r3, [r0, #24]
1410:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
 2924              		.loc 1 1410 9 is_stmt 1 view .LVU799
1410:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
 2925              		.loc 1 1410 36 is_stmt 0 view .LVU800
 2926 0032 8369     		ldr	r3, [r0, #24]
1410:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
 2927              		.loc 1 1410 56 view .LVU801
 2928 0034 B2F802C0 		ldrh	ip, [r2, #2]
1410:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
 2929              		.loc 1 1410 36 view .LVU802
 2930 0038 43EA0C03 		orr	r3, r3, ip
 2931 003c 8361     		str	r3, [r0, #24]
1412:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2932              		.loc 1 1412 9 is_stmt 1 view .LVU803
1412:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2933              		.loc 1 1412 36 is_stmt 0 view .LVU804
 2934 003e 8369     		ldr	r3, [r0, #24]
 2935 0040 23F0F003 		bic	r3, r3, #240
 2936 0044 8361     		str	r3, [r0, #24]
1413:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2937              		.loc 1 1413 9 is_stmt 1 view .LVU805
1413:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2938              		.loc 1 1413 36 is_stmt 0 view .LVU806
 2939 0046 8369     		ldr	r3, [r0, #24]
1413:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2940              		.loc 1 1413 67 view .LVU807
 2941 0048 B2F806C0 		ldrh	ip, [r2, #6]
1413:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2942              		.loc 1 1413 36 view .LVU808
 2943 004c 43EA0C13 		orr	r3, r3, ip, lsl #4
 2944 0050 8361     		str	r3, [r0, #24]
1416:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2945              		.loc 1 1416 9 is_stmt 1 view .LVU809
1416:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 2946              		.loc 1 1416 36 is_stmt 0 view .LVU810
 2947 0052 036A     		ldr	r3, [r0, #32]
 2948 0054 43F00103 		orr	r3, r3, #1
 2949 0058 0362     		str	r3, [r0, #32]
1417:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2950              		.loc 1 1417 9 is_stmt 1 view .LVU811
 2951              	.L175:
1481:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 2952              		.loc 1 1481 5 view .LVU812
 2953 005a 9288     		ldrh	r2, [r2, #4]
 2954              	.LVL172:
1481:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 81


 2955              		.loc 1 1481 5 is_stmt 0 view .LVU813
 2956 005c FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2957              	.LVL173:
1482:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2958              		.loc 1 1482 1 view .LVU814
 2959 0060 08BD     		pop	{r3, pc}
 2960              	.LVL174:
 2961              	.L179:
1422:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2962              		.loc 1 1422 9 is_stmt 1 view .LVU815
1422:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2963              		.loc 1 1422 36 is_stmt 0 view .LVU816
 2964 0062 036A     		ldr	r3, [r0, #32]
 2965 0064 23F01003 		bic	r3, r3, #16
 2966 0068 0362     		str	r3, [r0, #32]
1425:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2967              		.loc 1 1425 9 is_stmt 1 view .LVU817
1425:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2968              		.loc 1 1425 36 is_stmt 0 view .LVU818
 2969 006a 036A     		ldr	r3, [r0, #32]
 2970 006c 23F0A003 		bic	r3, r3, #160
 2971 0070 0362     		str	r3, [r0, #32]
1426:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 2972              		.loc 1 1426 9 is_stmt 1 view .LVU819
1426:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 2973              		.loc 1 1426 36 is_stmt 0 view .LVU820
 2974 0072 036A     		ldr	r3, [r0, #32]
1426:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 2975              		.loc 1 1426 67 view .LVU821
 2976 0074 B2F800C0 		ldrh	ip, [r2]
1426:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 2977              		.loc 1 1426 36 view .LVU822
 2978 0078 43EA0C13 		orr	r3, r3, ip, lsl #4
 2979 007c 0362     		str	r3, [r0, #32]
1428:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2980              		.loc 1 1428 9 is_stmt 1 view .LVU823
1428:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2981              		.loc 1 1428 36 is_stmt 0 view .LVU824
 2982 007e 8369     		ldr	r3, [r0, #24]
 2983 0080 23F44073 		bic	r3, r3, #768
 2984 0084 8361     		str	r3, [r0, #24]
1429:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 2985              		.loc 1 1429 9 is_stmt 1 view .LVU825
1429:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 2986              		.loc 1 1429 36 is_stmt 0 view .LVU826
 2987 0086 8369     		ldr	r3, [r0, #24]
1429:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 2988              		.loc 1 1429 67 view .LVU827
 2989 0088 B2F802C0 		ldrh	ip, [r2, #2]
1429:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 2990              		.loc 1 1429 36 view .LVU828
 2991 008c 43EA0C23 		orr	r3, r3, ip, lsl #8
 2992 0090 8361     		str	r3, [r0, #24]
1431:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2993              		.loc 1 1431 9 is_stmt 1 view .LVU829
1431:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2994              		.loc 1 1431 36 is_stmt 0 view .LVU830
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 82


 2995 0092 8369     		ldr	r3, [r0, #24]
 2996 0094 23F47043 		bic	r3, r3, #61440
 2997 0098 8361     		str	r3, [r0, #24]
1432:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2998              		.loc 1 1432 9 is_stmt 1 view .LVU831
1432:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 2999              		.loc 1 1432 36 is_stmt 0 view .LVU832
 3000 009a 8369     		ldr	r3, [r0, #24]
1432:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3001              		.loc 1 1432 67 view .LVU833
 3002 009c B2F806C0 		ldrh	ip, [r2, #6]
1432:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3003              		.loc 1 1432 36 view .LVU834
 3004 00a0 43EA0C33 		orr	r3, r3, ip, lsl #12
 3005 00a4 8361     		str	r3, [r0, #24]
1435:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3006              		.loc 1 1435 9 is_stmt 1 view .LVU835
1435:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3007              		.loc 1 1435 36 is_stmt 0 view .LVU836
 3008 00a6 036A     		ldr	r3, [r0, #32]
 3009 00a8 43F01003 		orr	r3, r3, #16
 3010 00ac 0362     		str	r3, [r0, #32]
1436:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_2 */
 3011              		.loc 1 1436 9 is_stmt 1 view .LVU837
 3012 00ae D4E7     		b	.L175
 3013              	.L178:
1440:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3014              		.loc 1 1440 9 view .LVU838
1440:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3015              		.loc 1 1440 36 is_stmt 0 view .LVU839
 3016 00b0 036A     		ldr	r3, [r0, #32]
 3017 00b2 23F48073 		bic	r3, r3, #256
 3018 00b6 0362     		str	r3, [r0, #32]
1443:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 3019              		.loc 1 1443 9 is_stmt 1 view .LVU840
1443:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 3020              		.loc 1 1443 36 is_stmt 0 view .LVU841
 3021 00b8 036A     		ldr	r3, [r0, #32]
 3022 00ba 23F42063 		bic	r3, r3, #2560
 3023 00be 0362     		str	r3, [r0, #32]
1444:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3024              		.loc 1 1444 9 is_stmt 1 view .LVU842
1444:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3025              		.loc 1 1444 36 is_stmt 0 view .LVU843
 3026 00c0 036A     		ldr	r3, [r0, #32]
1444:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3027              		.loc 1 1444 67 view .LVU844
 3028 00c2 B2F800C0 		ldrh	ip, [r2]
1444:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3029              		.loc 1 1444 36 view .LVU845
 3030 00c6 43EA0C23 		orr	r3, r3, ip, lsl #8
 3031 00ca 0362     		str	r3, [r0, #32]
1447:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 3032              		.loc 1 1447 9 is_stmt 1 view .LVU846
1447:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 3033              		.loc 1 1447 36 is_stmt 0 view .LVU847
 3034 00cc C369     		ldr	r3, [r0, #28]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 83


 3035 00ce 23F00303 		bic	r3, r3, #3
 3036 00d2 C361     		str	r3, [r0, #28]
1448:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3037              		.loc 1 1448 9 is_stmt 1 view .LVU848
1448:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3038              		.loc 1 1448 36 is_stmt 0 view .LVU849
 3039 00d4 C369     		ldr	r3, [r0, #28]
1448:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3040              		.loc 1 1448 67 view .LVU850
 3041 00d6 B2F802C0 		ldrh	ip, [r2, #2]
1448:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3042              		.loc 1 1448 36 view .LVU851
 3043 00da 43EA0C03 		orr	r3, r3, ip
 3044 00de C361     		str	r3, [r0, #28]
1451:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 3045              		.loc 1 1451 9 is_stmt 1 view .LVU852
1451:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 3046              		.loc 1 1451 36 is_stmt 0 view .LVU853
 3047 00e0 C369     		ldr	r3, [r0, #28]
 3048 00e2 23F0F003 		bic	r3, r3, #240
 3049 00e6 C361     		str	r3, [r0, #28]
1452:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3050              		.loc 1 1452 9 is_stmt 1 view .LVU854
1452:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3051              		.loc 1 1452 36 is_stmt 0 view .LVU855
 3052 00e8 C369     		ldr	r3, [r0, #28]
1452:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3053              		.loc 1 1452 67 view .LVU856
 3054 00ea B2F806C0 		ldrh	ip, [r2, #6]
1452:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3055              		.loc 1 1452 36 view .LVU857
 3056 00ee 43EA0C13 		orr	r3, r3, ip, lsl #4
 3057 00f2 C361     		str	r3, [r0, #28]
1455:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3058              		.loc 1 1455 9 is_stmt 1 view .LVU858
1455:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3059              		.loc 1 1455 36 is_stmt 0 view .LVU859
 3060 00f4 036A     		ldr	r3, [r0, #32]
 3061 00f6 43F48073 		orr	r3, r3, #256
 3062 00fa 0362     		str	r3, [r0, #32]
1456:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER_CH_3 */
 3063              		.loc 1 1456 9 is_stmt 1 view .LVU860
 3064 00fc ADE7     		b	.L175
 3065              	.L176:
1460:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3066              		.loc 1 1460 9 view .LVU861
1460:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3067              		.loc 1 1460 36 is_stmt 0 view .LVU862
 3068 00fe 036A     		ldr	r3, [r0, #32]
 3069 0100 23F48053 		bic	r3, r3, #4096
 3070 0104 0362     		str	r3, [r0, #32]
1463:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 3071              		.loc 1 1463 9 is_stmt 1 view .LVU863
1463:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 3072              		.loc 1 1463 36 is_stmt 0 view .LVU864
 3073 0106 036A     		ldr	r3, [r0, #32]
 3074 0108 23F42043 		bic	r3, r3, #40960
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 84


 3075 010c 0362     		str	r3, [r0, #32]
1464:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3076              		.loc 1 1464 9 is_stmt 1 view .LVU865
1464:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3077              		.loc 1 1464 36 is_stmt 0 view .LVU866
 3078 010e 036A     		ldr	r3, [r0, #32]
1464:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3079              		.loc 1 1464 67 view .LVU867
 3080 0110 B2F800C0 		ldrh	ip, [r2]
1464:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3081              		.loc 1 1464 36 view .LVU868
 3082 0114 43EA0C33 		orr	r3, r3, ip, lsl #12
 3083 0118 0362     		str	r3, [r0, #32]
1467:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3084              		.loc 1 1467 9 is_stmt 1 view .LVU869
1467:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 3085              		.loc 1 1467 36 is_stmt 0 view .LVU870
 3086 011a C369     		ldr	r3, [r0, #28]
 3087 011c 23F44073 		bic	r3, r3, #768
 3088 0120 C361     		str	r3, [r0, #28]
1468:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3089              		.loc 1 1468 9 is_stmt 1 view .LVU871
1468:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3090              		.loc 1 1468 36 is_stmt 0 view .LVU872
 3091 0122 C369     		ldr	r3, [r0, #28]
1468:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3092              		.loc 1 1468 67 view .LVU873
 3093 0124 B2F802C0 		ldrh	ip, [r2, #2]
1468:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3094              		.loc 1 1468 36 view .LVU874
 3095 0128 43EA0C23 		orr	r3, r3, ip, lsl #8
 3096 012c C361     		str	r3, [r0, #28]
1471:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 3097              		.loc 1 1471 9 is_stmt 1 view .LVU875
1471:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 3098              		.loc 1 1471 36 is_stmt 0 view .LVU876
 3099 012e C369     		ldr	r3, [r0, #28]
 3100 0130 23F47043 		bic	r3, r3, #61440
 3101 0134 C361     		str	r3, [r0, #28]
1472:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3102              		.loc 1 1472 9 is_stmt 1 view .LVU877
1472:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3103              		.loc 1 1472 36 is_stmt 0 view .LVU878
 3104 0136 C369     		ldr	r3, [r0, #28]
1472:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3105              		.loc 1 1472 67 view .LVU879
 3106 0138 B2F806C0 		ldrh	ip, [r2, #6]
1472:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3107              		.loc 1 1472 36 view .LVU880
 3108 013c 43EA0C33 		orr	r3, r3, ip, lsl #12
 3109 0140 C361     		str	r3, [r0, #28]
1475:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3110              		.loc 1 1475 9 is_stmt 1 view .LVU881
1475:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3111              		.loc 1 1475 36 is_stmt 0 view .LVU882
 3112 0142 036A     		ldr	r3, [r0, #32]
 3113 0144 43F48053 		orr	r3, r3, #4096
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 85


 3114 0148 0362     		str	r3, [r0, #32]
1476:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
 3115              		.loc 1 1476 9 is_stmt 1 view .LVU883
 3116 014a 86E7     		b	.L175
 3117              		.cfi_endproc
 3118              	.LFE169:
 3120              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 3121              		.align	1
 3122              		.global	timer_channel_capture_value_register_read
 3123              		.syntax unified
 3124              		.thumb
 3125              		.thumb_func
 3127              	timer_channel_capture_value_register_read:
 3128              	.LVL175:
 3129              	.LFB171:
1529:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1530:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1531:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      read TIMER channel capture compare register value
1532:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1533:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1534:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1535:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..2,13..16))
1536:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..2,14))
1537:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..2))
1538:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..2))
1539:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1540:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     channel capture compare register value
1541:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1542:lib/GD32F3x0/Source/gd32f3x0_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1543:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3130              		.loc 1 1543 1 view -0
 3131              		.cfi_startproc
 3132              		@ args = 0, pretend = 0, frame = 0
 3133              		@ frame_needed = 0, uses_anonymous_args = 0
 3134              		@ link register save eliminated.
1544:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     uint32_t count_value = 0U;
 3135              		.loc 1 1544 5 view .LVU885
1545:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1546:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     switch(channel) {
 3136              		.loc 1 1546 5 view .LVU886
 3137 0000 0329     		cmp	r1, #3
 3138 0002 0BD8     		bhi	.L189
 3139 0004 DFE801F0 		tbb	[pc, r1]
 3140              	.L185:
 3141 0008 02       		.byte	(.L188-.L185)/2
 3142 0009 04       		.byte	(.L187-.L185)/2
 3143 000a 06       		.byte	(.L186-.L185)/2
 3144 000b 08       		.byte	(.L184-.L185)/2
 3145              		.p2align 1
 3146              	.L188:
1547:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* read TIMER channel 0 capture compare register value */
1548:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_0:
1549:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 3147              		.loc 1 1549 9 view .LVU887
 3148              		.loc 1 1549 21 is_stmt 0 view .LVU888
 3149 000c 406B     		ldr	r0, [r0, #52]
 3150              	.LVL176:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 86


1550:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3151              		.loc 1 1550 9 is_stmt 1 view .LVU889
 3152 000e 7047     		bx	lr
 3153              	.LVL177:
 3154              	.L187:
1551:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* read TIMER channel 1 capture compare register value */
1552:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_1:
1553:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 3155              		.loc 1 1553 9 view .LVU890
 3156              		.loc 1 1553 21 is_stmt 0 view .LVU891
 3157 0010 806B     		ldr	r0, [r0, #56]
 3158              	.LVL178:
1554:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3159              		.loc 1 1554 9 is_stmt 1 view .LVU892
 3160 0012 7047     		bx	lr
 3161              	.LVL179:
 3162              	.L186:
1555:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* read TIMER channel 2 capture compare register value */
1556:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_2:
1557:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 3163              		.loc 1 1557 9 view .LVU893
 3164              		.loc 1 1557 21 is_stmt 0 view .LVU894
 3165 0014 C06B     		ldr	r0, [r0, #60]
 3166              	.LVL180:
1558:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3167              		.loc 1 1558 9 is_stmt 1 view .LVU895
 3168 0016 7047     		bx	lr
 3169              	.LVL181:
 3170              	.L184:
1559:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* read TIMER channel 3 capture compare register value */
1560:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     case TIMER_CH_3:
1561:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 3171              		.loc 1 1561 9 view .LVU896
 3172              		.loc 1 1561 21 is_stmt 0 view .LVU897
 3173 0018 006C     		ldr	r0, [r0, #64]
 3174              	.LVL182:
1562:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
 3175              		.loc 1 1562 9 is_stmt 1 view .LVU898
 3176 001a 7047     		bx	lr
 3177              	.LVL183:
 3178              	.L189:
1546:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* read TIMER channel 0 capture compare register value */
 3179              		.loc 1 1546 5 is_stmt 0 view .LVU899
 3180 001c 0020     		movs	r0, #0
 3181              	.LVL184:
1563:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     default:
1564:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         break;
1565:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1566:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     return (count_value);
 3182              		.loc 1 1566 5 is_stmt 1 view .LVU900
1567:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3183              		.loc 1 1567 1 is_stmt 0 view .LVU901
 3184 001e 7047     		bx	lr
 3185              		.cfi_endproc
 3186              	.LFE171:
 3188              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 3189              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 87


 3190              		.global	timer_input_pwm_capture_config
 3191              		.syntax unified
 3192              		.thumb
 3193              		.thumb_func
 3195              	timer_input_pwm_capture_config:
 3196              	.LVL185:
 3197              	.LFB172:
1568:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1569:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1570:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER input pwm capture function
1571:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14)
1572:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  channel:
1573:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1574:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1575:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1576:lib/GD32F3x0/Source/gd32f3x0_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1577:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1578:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1579:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1580:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                  icfilter: 0~15
1581:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1582:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1583:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1584:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1585:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3198              		.loc 1 1585 1 is_stmt 1 view -0
 3199              		.cfi_startproc
 3200              		@ args = 0, pretend = 0, frame = 0
 3201              		@ frame_needed = 0, uses_anonymous_args = 0
 3202              		.loc 1 1585 1 is_stmt 0 view .LVU903
 3203 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3204              	.LCFI2:
 3205              		.cfi_def_cfa_offset 24
 3206              		.cfi_offset 3, -24
 3207              		.cfi_offset 4, -20
 3208              		.cfi_offset 5, -16
 3209              		.cfi_offset 6, -12
 3210              		.cfi_offset 7, -8
 3211              		.cfi_offset 14, -4
 3212 0002 0446     		mov	r4, r0
 3213 0004 1546     		mov	r5, r2
1586:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     uint16_t icpolarity  = 0x0U;
 3214              		.loc 1 1586 5 is_stmt 1 view .LVU904
 3215              	.LVL186:
1587:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     uint16_t icselection = 0x0U;
 3216              		.loc 1 1587 5 view .LVU905
1588:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1589:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* Set channel input polarity */
1590:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity) {
 3217              		.loc 1 1590 5 view .LVU906
 3218              		.loc 1 1590 41 is_stmt 0 view .LVU907
 3219 0006 1388     		ldrh	r3, [r2]
 3220              		.loc 1 1590 7 view .LVU908
 3221 0008 002B     		cmp	r3, #0
 3222 000a 52D1     		bne	.L195
1591:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 3223              		.loc 1 1591 20 view .LVU909
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 88


 3224 000c 0227     		movs	r7, #2
 3225              	.L191:
 3226              	.LVL187:
1592:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
1593:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1594:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1595:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1596:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* Set channel input mode selection */
1597:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection) {
 3227              		.loc 1 1597 5 is_stmt 1 view .LVU910
 3228              		.loc 1 1597 44 is_stmt 0 view .LVU911
 3229 000e 6B88     		ldrh	r3, [r5, #2]
 3230              		.loc 1 1597 7 view .LVU912
 3231 0010 012B     		cmp	r3, #1
 3232 0012 50D0     		beq	.L198
1598:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1599:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
1600:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 3233              		.loc 1 1600 21 view .LVU913
 3234 0014 0126     		movs	r6, #1
 3235              	.L192:
 3236              	.LVL188:
1601:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1602:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1603:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_CH_0 == channel) {
 3237              		.loc 1 1603 5 is_stmt 1 view .LVU914
 3238              		.loc 1 1603 7 is_stmt 0 view .LVU915
 3239 0016 0029     		cmp	r1, #0
 3240 0018 4FD1     		bne	.L193
1604:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0EN bit */
1605:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3241              		.loc 1 1605 9 is_stmt 1 view .LVU916
 3242              		.loc 1 1605 36 is_stmt 0 view .LVU917
 3243 001a 236A     		ldr	r3, [r4, #32]
 3244 001c 23F00103 		bic	r3, r3, #1
 3245 0020 2362     		str	r3, [r4, #32]
1606:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0P and CH0NP bits */
1607:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3246              		.loc 1 1607 9 is_stmt 1 view .LVU918
 3247              		.loc 1 1607 36 is_stmt 0 view .LVU919
 3248 0022 236A     		ldr	r3, [r4, #32]
 3249 0024 23F00A03 		bic	r3, r3, #10
 3250 0028 2362     		str	r3, [r4, #32]
1608:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0P and CH0NP bits */
1609:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 3251              		.loc 1 1609 9 is_stmt 1 view .LVU920
 3252              		.loc 1 1609 36 is_stmt 0 view .LVU921
 3253 002a 236A     		ldr	r3, [r4, #32]
 3254              		.loc 1 1609 55 view .LVU922
 3255 002c 2A88     		ldrh	r2, [r5]
 3256              	.LVL189:
 3257              		.loc 1 1609 36 view .LVU923
 3258 002e 1343     		orrs	r3, r3, r2
 3259 0030 2362     		str	r3, [r4, #32]
1610:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
1611:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3260              		.loc 1 1611 9 is_stmt 1 view .LVU924
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 89


 3261              		.loc 1 1611 36 is_stmt 0 view .LVU925
 3262 0032 A369     		ldr	r3, [r4, #24]
 3263 0034 23F00303 		bic	r3, r3, #3
 3264 0038 A361     		str	r3, [r4, #24]
1612:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0MS bit */
1613:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 3265              		.loc 1 1613 9 is_stmt 1 view .LVU926
 3266              		.loc 1 1613 36 is_stmt 0 view .LVU927
 3267 003a A369     		ldr	r3, [r4, #24]
 3268              		.loc 1 1613 55 view .LVU928
 3269 003c 6A88     		ldrh	r2, [r5, #2]
 3270              		.loc 1 1613 36 view .LVU929
 3271 003e 1343     		orrs	r3, r3, r2
 3272 0040 A361     		str	r3, [r4, #24]
1614:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
1615:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3273              		.loc 1 1615 9 is_stmt 1 view .LVU930
 3274              		.loc 1 1615 36 is_stmt 0 view .LVU931
 3275 0042 A369     		ldr	r3, [r4, #24]
 3276 0044 23F0F003 		bic	r3, r3, #240
 3277 0048 A361     		str	r3, [r4, #24]
1616:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0CAPFLT bit */
1617:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 3278              		.loc 1 1617 9 is_stmt 1 view .LVU932
 3279              		.loc 1 1617 36 is_stmt 0 view .LVU933
 3280 004a A369     		ldr	r3, [r4, #24]
 3281              		.loc 1 1617 56 view .LVU934
 3282 004c EA88     		ldrh	r2, [r5, #6]
 3283              		.loc 1 1617 36 view .LVU935
 3284 004e 43EA0213 		orr	r3, r3, r2, lsl #4
 3285 0052 A361     		str	r3, [r4, #24]
1618:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0EN bit */
1619:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3286              		.loc 1 1619 9 is_stmt 1 view .LVU936
 3287              		.loc 1 1619 36 is_stmt 0 view .LVU937
 3288 0054 236A     		ldr	r3, [r4, #32]
 3289 0056 43F00103 		orr	r3, r3, #1
 3290 005a 2362     		str	r3, [r4, #32]
1620:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
1621:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
 3291              		.loc 1 1621 9 is_stmt 1 view .LVU938
 3292 005c AA88     		ldrh	r2, [r5, #4]
 3293 005e 2046     		mov	r0, r4
 3294              	.LVL190:
 3295              		.loc 1 1621 9 is_stmt 0 view .LVU939
 3296 0060 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3297              	.LVL191:
1622:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1623:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1EN bit */
1624:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 3298              		.loc 1 1624 9 is_stmt 1 view .LVU940
 3299              		.loc 1 1624 36 is_stmt 0 view .LVU941
 3300 0064 236A     		ldr	r3, [r4, #32]
 3301 0066 23F01003 		bic	r3, r3, #16
 3302 006a 2362     		str	r3, [r4, #32]
1625:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1P and CH1NP bits */
1626:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 90


 3303              		.loc 1 1626 9 is_stmt 1 view .LVU942
 3304              		.loc 1 1626 36 is_stmt 0 view .LVU943
 3305 006c 236A     		ldr	r3, [r4, #32]
 3306 006e 23F0A003 		bic	r3, r3, #160
 3307 0072 2362     		str	r3, [r4, #32]
1627:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1P and CH1NP bits */
1628:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4U);
 3308              		.loc 1 1628 9 is_stmt 1 view .LVU944
 3309              		.loc 1 1628 36 is_stmt 0 view .LVU945
 3310 0074 236A     		ldr	r3, [r4, #32]
 3311 0076 43EA0713 		orr	r3, r3, r7, lsl #4
 3312 007a 2362     		str	r3, [r4, #32]
1629:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
1630:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 3313              		.loc 1 1630 9 is_stmt 1 view .LVU946
 3314              		.loc 1 1630 36 is_stmt 0 view .LVU947
 3315 007c A369     		ldr	r3, [r4, #24]
 3316 007e 23F44073 		bic	r3, r3, #768
 3317 0082 A361     		str	r3, [r4, #24]
1631:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1MS bit */
1632:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 3318              		.loc 1 1632 9 is_stmt 1 view .LVU948
 3319              		.loc 1 1632 36 is_stmt 0 view .LVU949
 3320 0084 A369     		ldr	r3, [r4, #24]
 3321 0086 43EA0623 		orr	r3, r3, r6, lsl #8
 3322 008a A361     		str	r3, [r4, #24]
1633:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
1634:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3323              		.loc 1 1634 9 is_stmt 1 view .LVU950
 3324              		.loc 1 1634 36 is_stmt 0 view .LVU951
 3325 008c A369     		ldr	r3, [r4, #24]
 3326 008e 23F47043 		bic	r3, r3, #61440
 3327 0092 A361     		str	r3, [r4, #24]
1635:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1CAPFLT bit */
1636:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 3328              		.loc 1 1636 9 is_stmt 1 view .LVU952
 3329              		.loc 1 1636 36 is_stmt 0 view .LVU953
 3330 0094 A369     		ldr	r3, [r4, #24]
 3331              		.loc 1 1636 66 view .LVU954
 3332 0096 EA88     		ldrh	r2, [r5, #6]
 3333              		.loc 1 1636 36 view .LVU955
 3334 0098 43EA0233 		orr	r3, r3, r2, lsl #12
 3335 009c A361     		str	r3, [r4, #24]
1637:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
1638:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3336              		.loc 1 1638 9 is_stmt 1 view .LVU956
 3337              		.loc 1 1638 36 is_stmt 0 view .LVU957
 3338 009e 236A     		ldr	r3, [r4, #32]
 3339 00a0 43F01003 		orr	r3, r3, #16
 3340 00a4 2362     		str	r3, [r4, #32]
1639:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
1640:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
 3341              		.loc 1 1640 9 is_stmt 1 view .LVU958
 3342 00a6 AA88     		ldrh	r2, [r5, #4]
 3343 00a8 0121     		movs	r1, #1
 3344 00aa 2046     		mov	r0, r4
 3345 00ac FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 91


 3346              	.LVL192:
 3347              	.L190:
1641:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
1642:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1EN bit */
1643:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1644:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1P and CH1NP bits */
1645:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1646:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1P and CH1NP bits */
1647:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1648:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
1649:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1650:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1MS bit */
1651:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1652:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
1653:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1654:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1CAPFLT bit */
1655:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1656:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
1657:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1658:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
1659:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1660:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1661:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0EN bit */
1662:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1663:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0P and CH0NP bits */
1664:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1665:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0P and CH0NP bits */
1666:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1667:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
1668:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1669:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0MS bit */
1670:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1671:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
1672:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1673:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0CAPFLT bit */
1674:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1675:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0EN bit */
1676:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1677:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
1678:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1679:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1680:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3348              		.loc 1 1680 1 is_stmt 0 view .LVU959
 3349 00b0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3350              	.LVL193:
 3351              	.L195:
1593:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 3352              		.loc 1 1593 20 view .LVU960
 3353 00b2 0027     		movs	r7, #0
 3354 00b4 ABE7     		b	.L191
 3355              	.LVL194:
 3356              	.L198:
1598:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 3357              		.loc 1 1598 21 view .LVU961
 3358 00b6 0226     		movs	r6, #2
 3359 00b8 ADE7     		b	.L192
 3360              	.LVL195:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 92


 3361              	.L193:
1643:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1P and CH1NP bits */
 3362              		.loc 1 1643 9 is_stmt 1 view .LVU962
1643:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1P and CH1NP bits */
 3363              		.loc 1 1643 36 is_stmt 0 view .LVU963
 3364 00ba 236A     		ldr	r3, [r4, #32]
 3365 00bc 23F01003 		bic	r3, r3, #16
 3366 00c0 2362     		str	r3, [r4, #32]
1645:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1P and CH1NP bits */
 3367              		.loc 1 1645 9 is_stmt 1 view .LVU964
1645:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1P and CH1NP bits */
 3368              		.loc 1 1645 36 is_stmt 0 view .LVU965
 3369 00c2 236A     		ldr	r3, [r4, #32]
 3370 00c4 23F0A003 		bic	r3, r3, #160
 3371 00c8 2362     		str	r3, [r4, #32]
1647:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 3372              		.loc 1 1647 9 is_stmt 1 view .LVU966
1647:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 3373              		.loc 1 1647 36 is_stmt 0 view .LVU967
 3374 00ca 236A     		ldr	r3, [r4, #32]
1647:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 3375              		.loc 1 1647 66 view .LVU968
 3376 00cc 2A88     		ldrh	r2, [r5]
 3377              	.LVL196:
1647:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 3378              		.loc 1 1647 36 view .LVU969
 3379 00ce 43EA0213 		orr	r3, r3, r2, lsl #4
 3380 00d2 2362     		str	r3, [r4, #32]
1649:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1MS bit */
 3381              		.loc 1 1649 9 is_stmt 1 view .LVU970
1649:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1MS bit */
 3382              		.loc 1 1649 36 is_stmt 0 view .LVU971
 3383 00d4 A369     		ldr	r3, [r4, #24]
 3384 00d6 23F44073 		bic	r3, r3, #768
 3385 00da A361     		str	r3, [r4, #24]
1651:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3386              		.loc 1 1651 9 is_stmt 1 view .LVU972
1651:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3387              		.loc 1 1651 36 is_stmt 0 view .LVU973
 3388 00dc A369     		ldr	r3, [r4, #24]
1651:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3389              		.loc 1 1651 66 view .LVU974
 3390 00de 6A88     		ldrh	r2, [r5, #2]
1651:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3391              		.loc 1 1651 36 view .LVU975
 3392 00e0 43EA0223 		orr	r3, r3, r2, lsl #8
 3393 00e4 A361     		str	r3, [r4, #24]
1653:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1CAPFLT bit */
 3394              		.loc 1 1653 9 is_stmt 1 view .LVU976
1653:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1CAPFLT bit */
 3395              		.loc 1 1653 36 is_stmt 0 view .LVU977
 3396 00e6 A369     		ldr	r3, [r4, #24]
 3397 00e8 23F47043 		bic	r3, r3, #61440
 3398 00ec A361     		str	r3, [r4, #24]
1655:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
 3399              		.loc 1 1655 9 is_stmt 1 view .LVU978
1655:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 93


 3400              		.loc 1 1655 36 is_stmt 0 view .LVU979
 3401 00ee A369     		ldr	r3, [r4, #24]
1655:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
 3402              		.loc 1 1655 66 view .LVU980
 3403 00f0 EA88     		ldrh	r2, [r5, #6]
1655:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
 3404              		.loc 1 1655 36 view .LVU981
 3405 00f2 43EA0233 		orr	r3, r3, r2, lsl #12
 3406 00f6 A361     		str	r3, [r4, #24]
1657:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3407              		.loc 1 1657 9 is_stmt 1 view .LVU982
1657:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3408              		.loc 1 1657 36 is_stmt 0 view .LVU983
 3409 00f8 236A     		ldr	r3, [r4, #32]
 3410 00fa 43F01003 		orr	r3, r3, #16
 3411 00fe 2362     		str	r3, [r4, #32]
1659:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3412              		.loc 1 1659 9 is_stmt 1 view .LVU984
 3413 0100 AA88     		ldrh	r2, [r5, #4]
 3414 0102 0121     		movs	r1, #1
 3415              	.LVL197:
1659:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3416              		.loc 1 1659 9 is_stmt 0 view .LVU985
 3417 0104 2046     		mov	r0, r4
 3418              	.LVL198:
1659:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
 3419              		.loc 1 1659 9 view .LVU986
 3420 0106 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3421              	.LVL199:
1662:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0P and CH0NP bits */
 3422              		.loc 1 1662 9 is_stmt 1 view .LVU987
1662:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0P and CH0NP bits */
 3423              		.loc 1 1662 36 is_stmt 0 view .LVU988
 3424 010a 236A     		ldr	r3, [r4, #32]
 3425 010c 23F00103 		bic	r3, r3, #1
 3426 0110 2362     		str	r3, [r4, #32]
1664:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0P and CH0NP bits */
 3427              		.loc 1 1664 9 is_stmt 1 view .LVU989
1664:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0P and CH0NP bits */
 3428              		.loc 1 1664 36 is_stmt 0 view .LVU990
 3429 0112 236A     		ldr	r3, [r4, #32]
 3430 0114 23F00A03 		bic	r3, r3, #10
 3431 0118 2362     		str	r3, [r4, #32]
1666:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
 3432              		.loc 1 1666 9 is_stmt 1 view .LVU991
1666:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
 3433              		.loc 1 1666 36 is_stmt 0 view .LVU992
 3434 011a 236A     		ldr	r3, [r4, #32]
 3435 011c 3B43     		orrs	r3, r3, r7
 3436 011e 2362     		str	r3, [r4, #32]
1668:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0MS bit */
 3437              		.loc 1 1668 9 is_stmt 1 view .LVU993
1668:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0MS bit */
 3438              		.loc 1 1668 36 is_stmt 0 view .LVU994
 3439 0120 A369     		ldr	r3, [r4, #24]
 3440 0122 23F00303 		bic	r3, r3, #3
 3441 0126 A361     		str	r3, [r4, #24]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 94


1670:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3442              		.loc 1 1670 9 is_stmt 1 view .LVU995
1670:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
 3443              		.loc 1 1670 36 is_stmt 0 view .LVU996
 3444 0128 A369     		ldr	r3, [r4, #24]
 3445 012a 3343     		orrs	r3, r3, r6
 3446 012c A361     		str	r3, [r4, #24]
1672:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0CAPFLT bit */
 3447              		.loc 1 1672 9 is_stmt 1 view .LVU997
1672:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0CAPFLT bit */
 3448              		.loc 1 1672 36 is_stmt 0 view .LVU998
 3449 012e A369     		ldr	r3, [r4, #24]
 3450 0130 23F0F003 		bic	r3, r3, #240
 3451 0134 A361     		str	r3, [r4, #24]
1674:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0EN bit */
 3452              		.loc 1 1674 9 is_stmt 1 view .LVU999
1674:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0EN bit */
 3453              		.loc 1 1674 36 is_stmt 0 view .LVU1000
 3454 0136 A369     		ldr	r3, [r4, #24]
1674:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0EN bit */
 3455              		.loc 1 1674 56 view .LVU1001
 3456 0138 EA88     		ldrh	r2, [r5, #6]
1674:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0EN bit */
 3457              		.loc 1 1674 36 view .LVU1002
 3458 013a 43EA0213 		orr	r3, r3, r2, lsl #4
 3459 013e A361     		str	r3, [r4, #24]
1676:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3460              		.loc 1 1676 9 is_stmt 1 view .LVU1003
1676:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3461              		.loc 1 1676 36 is_stmt 0 view .LVU1004
 3462 0140 236A     		ldr	r3, [r4, #32]
 3463 0142 43F00103 		orr	r3, r3, #1
 3464 0146 2362     		str	r3, [r4, #32]
1678:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 3465              		.loc 1 1678 9 is_stmt 1 view .LVU1005
 3466 0148 AA88     		ldrh	r2, [r5, #4]
 3467 014a 0021     		movs	r1, #0
 3468 014c 2046     		mov	r0, r4
 3469 014e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3470              	.LVL200:
 3471              		.loc 1 1680 1 is_stmt 0 view .LVU1006
 3472 0152 ADE7     		b	.L190
 3473              		.cfi_endproc
 3474              	.LFE172:
 3476              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3477              		.align	1
 3478              		.global	timer_hall_mode_config
 3479              		.syntax unified
 3480              		.thumb
 3481              		.thumb_func
 3483              	timer_hall_mode_config:
 3484              	.LVL201:
 3485              	.LFB173:
1681:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1682:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1683:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER hall sensor mode
1684:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 95


1685:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  hallmode:
1686:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1687:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1688:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1689:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1690:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1691:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1692:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint8_t hallmode)
1693:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3486              		.loc 1 1693 1 is_stmt 1 view -0
 3487              		.cfi_startproc
 3488              		@ args = 0, pretend = 0, frame = 0
 3489              		@ frame_needed = 0, uses_anonymous_args = 0
 3490              		@ link register save eliminated.
1694:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode) {
 3491              		.loc 1 1694 5 view .LVU1008
 3492              		.loc 1 1694 7 is_stmt 0 view .LVU1009
 3493 0000 21B9     		cbnz	r1, .L200
1695:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 3494              		.loc 1 1695 9 is_stmt 1 view .LVU1010
 3495              		.loc 1 1695 34 is_stmt 0 view .LVU1011
 3496 0002 4368     		ldr	r3, [r0, #4]
 3497 0004 43F08003 		orr	r3, r3, #128
 3498 0008 4360     		str	r3, [r0, #4]
 3499 000a 7047     		bx	lr
 3500              	.L200:
1696:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_HALLINTERFACE_DISABLE == hallmode) {
 3501              		.loc 1 1696 12 is_stmt 1 view .LVU1012
 3502              		.loc 1 1696 14 is_stmt 0 view .LVU1013
 3503 000c 0129     		cmp	r1, #1
 3504 000e 00D0     		beq	.L202
 3505              	.L199:
1697:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
1698:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
1699:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* illegal parameters */
1700:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1701:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3506              		.loc 1 1701 1 view .LVU1014
 3507 0010 7047     		bx	lr
 3508              	.L202:
1697:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3509              		.loc 1 1697 9 is_stmt 1 view .LVU1015
1697:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3510              		.loc 1 1697 34 is_stmt 0 view .LVU1016
 3511 0012 4368     		ldr	r3, [r0, #4]
 3512 0014 23F08003 		bic	r3, r3, #128
 3513 0018 4360     		str	r3, [r0, #4]
1700:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3514              		.loc 1 1700 5 is_stmt 1 view .LVU1017
 3515              		.loc 1 1701 1 is_stmt 0 view .LVU1018
 3516 001a F9E7     		b	.L199
 3517              		.cfi_endproc
 3518              	.LFE173:
 3520              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3521              		.align	1
 3522              		.global	timer_input_trigger_source_select
 3523              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 96


 3524              		.thumb
 3525              		.thumb_func
 3527              	timer_input_trigger_source_select:
 3528              	.LVL202:
 3529              	.LFB174:
1702:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1703:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1704:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      select TIMER input trigger source
1705:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14)
1706:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  intrigger:
1707:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1708:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0..2,14))
1709:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0..2,14))
1710:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0..2))
1711:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector(TIMERx(x=0..2,14))
1712:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0(TIMERx(x=0..2,14))
1713:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1(TIMERx(x=0..2,14))
1714:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(TIMERx(x=0..2))
1715:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1716:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1717:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1718:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1719:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3530              		.loc 1 1719 1 is_stmt 1 view -0
 3531              		.cfi_startproc
 3532              		@ args = 0, pretend = 0, frame = 0
 3533              		@ frame_needed = 0, uses_anonymous_args = 0
 3534              		@ link register save eliminated.
1720:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3535              		.loc 1 1720 5 view .LVU1020
 3536              		.loc 1 1720 31 is_stmt 0 view .LVU1021
 3537 0000 8268     		ldr	r2, [r0, #8]
 3538 0002 22F07002 		bic	r2, r2, #112
 3539 0006 8260     		str	r2, [r0, #8]
1721:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3540              		.loc 1 1721 5 is_stmt 1 view .LVU1022
 3541              		.loc 1 1721 31 is_stmt 0 view .LVU1023
 3542 0008 8368     		ldr	r3, [r0, #8]
 3543 000a 0B43     		orrs	r3, r3, r1
 3544 000c 8360     		str	r3, [r0, #8]
1722:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3545              		.loc 1 1722 1 view .LVU1024
 3546 000e 7047     		bx	lr
 3547              		.cfi_endproc
 3548              	.LFE174:
 3550              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3551              		.align	1
 3552              		.global	timer_master_output_trigger_source_select
 3553              		.syntax unified
 3554              		.thumb
 3555              		.thumb_func
 3557              	timer_master_output_trigger_source_select:
 3558              	.LVL203:
 3559              	.LFB175:
1723:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1724:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1725:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      select TIMER master mode output trigger source
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 97


1726:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14),TIMER5 just for GD32F350
1727:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  outrigger:
1728:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1729:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..2,14),TIMER5 j
1730:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1731:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..2,14),TIMER5
1732:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1733:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..2,14))
1734:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..2,14))
1735:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..2,14))
1736:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..2,14))
1737:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1738:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1739:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1740:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1741:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3560              		.loc 1 1741 1 is_stmt 1 view -0
 3561              		.cfi_startproc
 3562              		@ args = 0, pretend = 0, frame = 0
 3563              		@ frame_needed = 0, uses_anonymous_args = 0
 3564              		@ link register save eliminated.
1742:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3565              		.loc 1 1742 5 view .LVU1026
 3566              		.loc 1 1742 30 is_stmt 0 view .LVU1027
 3567 0000 4268     		ldr	r2, [r0, #4]
 3568 0002 22F07002 		bic	r2, r2, #112
 3569 0006 4260     		str	r2, [r0, #4]
1743:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3570              		.loc 1 1743 5 is_stmt 1 view .LVU1028
 3571              		.loc 1 1743 30 is_stmt 0 view .LVU1029
 3572 0008 4368     		ldr	r3, [r0, #4]
 3573 000a 0B43     		orrs	r3, r3, r1
 3574 000c 4360     		str	r3, [r0, #4]
1744:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3575              		.loc 1 1744 1 view .LVU1030
 3576 000e 7047     		bx	lr
 3577              		.cfi_endproc
 3578              	.LFE175:
 3580              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3581              		.align	1
 3582              		.global	timer_slave_mode_select
 3583              		.syntax unified
 3584              		.thumb
 3585              		.thumb_func
 3587              	timer_slave_mode_select:
 3588              	.LVL204:
 3589              	.LFB176:
1745:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1746:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1747:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      select TIMER slave mode
1748:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14)
1749:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  slavemode:
1750:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1751:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable(TIMERx(x=0..2,14))
1752:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0(TIMERx(x=0..2))
1753:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1(TIMERx(x=0..2))
1754:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2(TIMERx(x=0..2))
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 98


1755:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode(TIMERx(x=0..2,14))
1756:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode(TIMERx(x=0..2,14))
1757:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode(TIMERx(x=0..2,14))
1758:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0(TIMERx(x=0..2,14))
1759:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1760:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1761:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1762:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1763:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1764:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3590              		.loc 1 1764 1 is_stmt 1 view -0
 3591              		.cfi_startproc
 3592              		@ args = 0, pretend = 0, frame = 0
 3593              		@ frame_needed = 0, uses_anonymous_args = 0
 3594              		@ link register save eliminated.
1765:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3595              		.loc 1 1765 5 view .LVU1032
 3596              		.loc 1 1765 31 is_stmt 0 view .LVU1033
 3597 0000 8268     		ldr	r2, [r0, #8]
 3598 0002 22F00702 		bic	r2, r2, #7
 3599 0006 8260     		str	r2, [r0, #8]
1766:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1767:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3600              		.loc 1 1767 5 is_stmt 1 view .LVU1034
 3601              		.loc 1 1767 31 is_stmt 0 view .LVU1035
 3602 0008 8368     		ldr	r3, [r0, #8]
 3603 000a 0B43     		orrs	r3, r3, r1
 3604 000c 8360     		str	r3, [r0, #8]
1768:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3605              		.loc 1 1768 1 view .LVU1036
 3606 000e 7047     		bx	lr
 3607              		.cfi_endproc
 3608              	.LFE176:
 3610              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3611              		.align	1
 3612              		.global	timer_master_slave_mode_config
 3613              		.syntax unified
 3614              		.thumb
 3615              		.thumb_func
 3617              	timer_master_slave_mode_config:
 3618              	.LVL205:
 3619              	.LFB177:
1769:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1770:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1771:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER master slave mode
1772:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14)
1773:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  masterslave:
1774:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1775:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1776:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1777:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1778:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1779:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1780:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint8_t masterslave)
1781:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3620              		.loc 1 1781 1 is_stmt 1 view -0
 3621              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 99


 3622              		@ args = 0, pretend = 0, frame = 0
 3623              		@ frame_needed = 0, uses_anonymous_args = 0
 3624              		@ link register save eliminated.
1782:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave) {
 3625              		.loc 1 1782 5 view .LVU1038
 3626              		.loc 1 1782 7 is_stmt 0 view .LVU1039
 3627 0000 21B9     		cbnz	r1, .L207
1783:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 3628              		.loc 1 1783 9 is_stmt 1 view .LVU1040
 3629              		.loc 1 1783 35 is_stmt 0 view .LVU1041
 3630 0002 8368     		ldr	r3, [r0, #8]
 3631 0004 43F08003 		orr	r3, r3, #128
 3632 0008 8360     		str	r3, [r0, #8]
 3633 000a 7047     		bx	lr
 3634              	.L207:
1784:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave) {
 3635              		.loc 1 1784 12 is_stmt 1 view .LVU1042
 3636              		.loc 1 1784 14 is_stmt 0 view .LVU1043
 3637 000c 0129     		cmp	r1, #1
 3638 000e 00D0     		beq	.L209
 3639              	.L206:
1785:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
1786:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
1787:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* illegal parameters */
1788:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1789:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3640              		.loc 1 1789 1 view .LVU1044
 3641 0010 7047     		bx	lr
 3642              	.L209:
1785:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3643              		.loc 1 1785 9 is_stmt 1 view .LVU1045
1785:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3644              		.loc 1 1785 35 is_stmt 0 view .LVU1046
 3645 0012 8368     		ldr	r3, [r0, #8]
 3646 0014 23F08003 		bic	r3, r3, #128
 3647 0018 8360     		str	r3, [r0, #8]
1788:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3648              		.loc 1 1788 5 is_stmt 1 view .LVU1047
 3649              		.loc 1 1789 1 is_stmt 0 view .LVU1048
 3650 001a F9E7     		b	.L206
 3651              		.cfi_endproc
 3652              	.LFE177:
 3654              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3655              		.align	1
 3656              		.global	timer_external_trigger_config
 3657              		.syntax unified
 3658              		.thumb
 3659              		.thumb_func
 3661              	timer_external_trigger_config:
 3662              	.LVL206:
 3663              	.LFB178:
1790:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1791:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1792:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER external trigger input
1793:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
1794:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extprescaler:
1795:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 100


1796:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1797:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1798:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1799:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1800:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extpolarity:
1801:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1802:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1803:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1804:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1805:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1806:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1807:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1808:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,
1809:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
1810:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3664              		.loc 1 1810 1 is_stmt 1 view -0
 3665              		.cfi_startproc
 3666              		@ args = 0, pretend = 0, frame = 0
 3667              		@ frame_needed = 0, uses_anonymous_args = 0
 3668              		@ link register save eliminated.
 3669              		.loc 1 1810 1 is_stmt 0 view .LVU1050
 3670 0000 30B4     		push	{r4, r5}
 3671              	.LCFI3:
 3672              		.cfi_def_cfa_offset 8
 3673              		.cfi_offset 4, -8
 3674              		.cfi_offset 5, -4
1811:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3675              		.loc 1 1811 5 is_stmt 1 view .LVU1051
 3676              		.loc 1 1811 31 is_stmt 0 view .LVU1052
 3677 0002 8568     		ldr	r5, [r0, #8]
 3678 0004 25F43F45 		bic	r5, r5, #48896
 3679 0008 8560     		str	r5, [r0, #8]
1812:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3680              		.loc 1 1812 5 is_stmt 1 view .LVU1053
 3681              		.loc 1 1812 31 is_stmt 0 view .LVU1054
 3682 000a 8468     		ldr	r4, [r0, #8]
 3683              		.loc 1 1812 58 view .LVU1055
 3684 000c 1143     		orrs	r1, r1, r2
 3685              	.LVL207:
 3686              		.loc 1 1812 31 view .LVU1056
 3687 000e 0C43     		orrs	r4, r4, r1
 3688 0010 8460     		str	r4, [r0, #8]
1813:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3689              		.loc 1 1813 5 is_stmt 1 view .LVU1057
 3690              		.loc 1 1813 31 is_stmt 0 view .LVU1058
 3691 0012 8268     		ldr	r2, [r0, #8]
 3692              	.LVL208:
 3693              		.loc 1 1813 31 view .LVU1059
 3694 0014 42EA0322 		orr	r2, r2, r3, lsl #8
 3695 0018 8260     		str	r2, [r0, #8]
1814:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3696              		.loc 1 1814 1 view .LVU1060
 3697 001a 30BC     		pop	{r4, r5}
 3698              	.LCFI4:
 3699              		.cfi_restore 5
 3700              		.cfi_restore 4
 3701              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 101


 3702 001c 7047     		bx	lr
 3703              		.cfi_endproc
 3704              	.LFE178:
 3706              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3707              		.align	1
 3708              		.global	timer_quadrature_decoder_mode_config
 3709              		.syntax unified
 3710              		.thumb
 3711              		.thumb_func
 3713              	timer_quadrature_decoder_mode_config:
 3714              	.LVL209:
 3715              	.LFB179:
1815:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1816:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1817:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER quadrature decoder mode
1818:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
1819:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  decomode:
1820:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1821:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1822:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1823:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1824:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ic0polarity:
1825:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1826:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1827:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1828:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ic1polarity:
1829:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1830:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1831:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1832:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1833:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1834:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1835:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,
1836:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         uint16_t ic0polarity, uint16_t ic1polarity)
1837:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3716              		.loc 1 1837 1 is_stmt 1 view -0
 3717              		.cfi_startproc
 3718              		@ args = 0, pretend = 0, frame = 0
 3719              		@ frame_needed = 0, uses_anonymous_args = 0
 3720              		@ link register save eliminated.
 3721              		.loc 1 1837 1 is_stmt 0 view .LVU1062
 3722 0000 30B4     		push	{r4, r5}
 3723              	.LCFI5:
 3724              		.cfi_def_cfa_offset 8
 3725              		.cfi_offset 4, -8
 3726              		.cfi_offset 5, -4
1838:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3727              		.loc 1 1838 5 is_stmt 1 view .LVU1063
 3728              		.loc 1 1838 31 is_stmt 0 view .LVU1064
 3729 0002 8568     		ldr	r5, [r0, #8]
 3730 0004 25F00705 		bic	r5, r5, #7
 3731 0008 8560     		str	r5, [r0, #8]
1839:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3732              		.loc 1 1839 5 is_stmt 1 view .LVU1065
 3733              		.loc 1 1839 31 is_stmt 0 view .LVU1066
 3734 000a 8468     		ldr	r4, [r0, #8]
 3735 000c 0C43     		orrs	r4, r4, r1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 102


 3736 000e 8460     		str	r4, [r0, #8]
1840:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1841:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
 3737              		.loc 1 1841 5 is_stmt 1 view .LVU1067
 3738              		.loc 1 1841 32 is_stmt 0 view .LVU1068
 3739 0010 8169     		ldr	r1, [r0, #24]
 3740              	.LVL210:
 3741              		.loc 1 1841 32 view .LVU1069
 3742 0012 21F44071 		bic	r1, r1, #768
 3743 0016 21F00301 		bic	r1, r1, #3
 3744 001a 8161     		str	r1, [r0, #24]
1842:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3745              		.loc 1 1842 5 is_stmt 1 view .LVU1070
 3746              		.loc 1 1842 32 is_stmt 0 view .LVU1071
 3747 001c 8169     		ldr	r1, [r0, #24]
 3748 001e 41F48071 		orr	r1, r1, #256
 3749 0022 41F00101 		orr	r1, r1, #1
 3750 0026 8161     		str	r1, [r0, #24]
1843:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1844:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3751              		.loc 1 1844 5 is_stmt 1 view .LVU1072
 3752              		.loc 1 1844 32 is_stmt 0 view .LVU1073
 3753 0028 046A     		ldr	r4, [r0, #32]
 3754 002a 24F00A04 		bic	r4, r4, #10
 3755 002e 0462     		str	r4, [r0, #32]
1845:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3756              		.loc 1 1845 5 is_stmt 1 view .LVU1074
 3757              		.loc 1 1845 32 is_stmt 0 view .LVU1075
 3758 0030 046A     		ldr	r4, [r0, #32]
 3759 0032 24F0A004 		bic	r4, r4, #160
 3760 0036 0462     		str	r4, [r0, #32]
1846:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3761              		.loc 1 1846 5 is_stmt 1 view .LVU1076
 3762              		.loc 1 1846 32 is_stmt 0 view .LVU1077
 3763 0038 016A     		ldr	r1, [r0, #32]
 3764              		.loc 1 1846 58 view .LVU1078
 3765 003a 42EA0312 		orr	r2, r2, r3, lsl #4
 3766              	.LVL211:
 3767              		.loc 1 1846 32 view .LVU1079
 3768 003e 1143     		orrs	r1, r1, r2
 3769 0040 0162     		str	r1, [r0, #32]
1847:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3770              		.loc 1 1847 1 view .LVU1080
 3771 0042 30BC     		pop	{r4, r5}
 3772              	.LCFI6:
 3773              		.cfi_restore 5
 3774              		.cfi_restore 4
 3775              		.cfi_def_cfa_offset 0
 3776 0044 7047     		bx	lr
 3777              		.cfi_endproc
 3778              	.LFE179:
 3780              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3781              		.align	1
 3782              		.global	timer_internal_clock_config
 3783              		.syntax unified
 3784              		.thumb
 3785              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 103


 3787              	timer_internal_clock_config:
 3788              	.LVL212:
 3789              	.LFB180:
1848:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1849:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1850:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER internal clock mode
1851:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14)
1852:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1853:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1854:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1855:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1856:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3790              		.loc 1 1856 1 is_stmt 1 view -0
 3791              		.cfi_startproc
 3792              		@ args = 0, pretend = 0, frame = 0
 3793              		@ frame_needed = 0, uses_anonymous_args = 0
 3794              		@ link register save eliminated.
1857:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3795              		.loc 1 1857 5 view .LVU1082
 3796              		.loc 1 1857 31 is_stmt 0 view .LVU1083
 3797 0000 8368     		ldr	r3, [r0, #8]
 3798 0002 23F00703 		bic	r3, r3, #7
 3799 0006 8360     		str	r3, [r0, #8]
1858:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3800              		.loc 1 1858 1 view .LVU1084
 3801 0008 7047     		bx	lr
 3802              		.cfi_endproc
 3803              	.LFE180:
 3805              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3806              		.align	1
 3807              		.global	timer_internal_trigger_as_external_clock_config
 3808              		.syntax unified
 3809              		.thumb
 3810              		.thumb_func
 3812              	timer_internal_trigger_as_external_clock_config:
 3813              	.LVL213:
 3814              	.LFB181:
1859:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1860:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1861:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1862:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14)
1863:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  intrigger:
1864:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1865:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0..2,14))
1866:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0..2,14))
1867:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0..2))
1868:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1869:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1870:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1871:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1872:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3815              		.loc 1 1872 1 is_stmt 1 view -0
 3816              		.cfi_startproc
 3817              		@ args = 0, pretend = 0, frame = 0
 3818              		@ frame_needed = 0, uses_anonymous_args = 0
 3819              		.loc 1 1872 1 is_stmt 0 view .LVU1086
 3820 0000 10B5     		push	{r4, lr}
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 104


 3821              	.LCFI7:
 3822              		.cfi_def_cfa_offset 8
 3823              		.cfi_offset 4, -8
 3824              		.cfi_offset 14, -4
 3825 0002 0446     		mov	r4, r0
1873:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3826              		.loc 1 1873 5 is_stmt 1 view .LVU1087
 3827 0004 FFF7FEFF 		bl	timer_input_trigger_source_select
 3828              	.LVL214:
1874:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3829              		.loc 1 1874 5 view .LVU1088
 3830              		.loc 1 1874 31 is_stmt 0 view .LVU1089
 3831 0008 A368     		ldr	r3, [r4, #8]
 3832 000a 23F00703 		bic	r3, r3, #7
 3833 000e A360     		str	r3, [r4, #8]
1875:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3834              		.loc 1 1875 5 is_stmt 1 view .LVU1090
 3835              		.loc 1 1875 31 is_stmt 0 view .LVU1091
 3836 0010 A368     		ldr	r3, [r4, #8]
 3837 0012 43F00703 		orr	r3, r3, #7
 3838 0016 A360     		str	r3, [r4, #8]
1876:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3839              		.loc 1 1876 1 view .LVU1092
 3840 0018 10BD     		pop	{r4, pc}
 3841              		.loc 1 1876 1 view .LVU1093
 3842              		.cfi_endproc
 3843              	.LFE181:
 3845              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3846              		.align	1
 3847              		.global	timer_external_trigger_as_external_clock_config
 3848              		.syntax unified
 3849              		.thumb
 3850              		.thumb_func
 3852              	timer_external_trigger_as_external_clock_config:
 3853              	.LVL215:
 3854              	.LFB182:
1877:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1878:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1879:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1880:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,14)
1881:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extrigger:
1882:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1883:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1884:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1885:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1886:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extpolarity:
1887:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1888:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1889:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1890:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_IC_POLARITY_BOTH_EDGE: active both edge
1891:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1892:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1893:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1894:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1895:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,
1896:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         uint16_t extpolarity, uint32_t extfilter)
1897:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 105


 3855              		.loc 1 1897 1 is_stmt 1 view -0
 3856              		.cfi_startproc
 3857              		@ args = 0, pretend = 0, frame = 0
 3858              		@ frame_needed = 0, uses_anonymous_args = 0
 3859              		.loc 1 1897 1 is_stmt 0 view .LVU1095
 3860 0000 10B5     		push	{r4, lr}
 3861              	.LCFI8:
 3862              		.cfi_def_cfa_offset 8
 3863              		.cfi_offset 4, -8
 3864              		.cfi_offset 14, -4
 3865 0002 0446     		mov	r4, r0
1898:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger) {
 3866              		.loc 1 1898 5 is_stmt 1 view .LVU1096
 3867              		.loc 1 1898 7 is_stmt 0 view .LVU1097
 3868 0004 6029     		cmp	r1, #96
 3869 0006 2AD0     		beq	.L221
1899:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1EN bit */
1900:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1901:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1NP bit */
1902:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1903:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1NP bit */
1904:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1905:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
1906:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1907:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1MS bit */
1908:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1909:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
1910:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1911:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1CAPFLT bit */
1912:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1913:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
1914:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1915:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
1916:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0EN bit */
1917:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3870              		.loc 1 1917 9 is_stmt 1 view .LVU1098
 3871              		.loc 1 1917 36 is_stmt 0 view .LVU1099
 3872 0008 006A     		ldr	r0, [r0, #32]
 3873              	.LVL216:
 3874              		.loc 1 1917 36 view .LVU1100
 3875 000a 20F00100 		bic	r0, r0, #1
 3876 000e 2062     		str	r0, [r4, #32]
1918:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0P and CH0NP bits */
1919:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3877              		.loc 1 1919 9 is_stmt 1 view .LVU1101
 3878              		.loc 1 1919 36 is_stmt 0 view .LVU1102
 3879 0010 206A     		ldr	r0, [r4, #32]
 3880 0012 20F00A00 		bic	r0, r0, #10
 3881 0016 2062     		str	r0, [r4, #32]
1920:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0P and CH0NP bits */
1921:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 3882              		.loc 1 1921 9 is_stmt 1 view .LVU1103
 3883              		.loc 1 1921 36 is_stmt 0 view .LVU1104
 3884 0018 206A     		ldr	r0, [r4, #32]
 3885 001a 0243     		orrs	r2, r2, r0
 3886              	.LVL217:
 3887              		.loc 1 1921 36 view .LVU1105
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 106


 3888 001c 2262     		str	r2, [r4, #32]
1922:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0MS bit */
1923:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3889              		.loc 1 1923 9 is_stmt 1 view .LVU1106
 3890              		.loc 1 1923 36 is_stmt 0 view .LVU1107
 3891 001e A269     		ldr	r2, [r4, #24]
 3892 0020 22F00302 		bic	r2, r2, #3
 3893 0024 A261     		str	r2, [r4, #24]
1924:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0MS bit */
1925:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 3894              		.loc 1 1925 9 is_stmt 1 view .LVU1108
 3895              		.loc 1 1925 36 is_stmt 0 view .LVU1109
 3896 0026 A269     		ldr	r2, [r4, #24]
 3897 0028 42F00102 		orr	r2, r2, #1
 3898 002c A261     		str	r2, [r4, #24]
1926:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
1927:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3899              		.loc 1 1927 9 is_stmt 1 view .LVU1110
 3900              		.loc 1 1927 36 is_stmt 0 view .LVU1111
 3901 002e A269     		ldr	r2, [r4, #24]
 3902 0030 22F0F002 		bic	r2, r2, #240
 3903 0034 A261     		str	r2, [r4, #24]
1928:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH0CAPFLT bit */
1929:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 3904              		.loc 1 1929 9 is_stmt 1 view .LVU1112
 3905              		.loc 1 1929 36 is_stmt 0 view .LVU1113
 3906 0036 A269     		ldr	r2, [r4, #24]
 3907 0038 42EA0313 		orr	r3, r2, r3, lsl #4
 3908              	.LVL218:
 3909              		.loc 1 1929 36 view .LVU1114
 3910 003c A361     		str	r3, [r4, #24]
1930:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH0EN bit */
1931:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3911              		.loc 1 1931 9 is_stmt 1 view .LVU1115
 3912              		.loc 1 1931 36 is_stmt 0 view .LVU1116
 3913 003e 236A     		ldr	r3, [r4, #32]
 3914 0040 43F00103 		orr	r3, r3, #1
 3915 0044 2362     		str	r3, [r4, #32]
 3916              	.L219:
1932:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
1933:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* select TIMER input trigger source */
1934:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     timer_input_trigger_source_select(timer_periph, extrigger);
 3917              		.loc 1 1934 5 is_stmt 1 view .LVU1117
 3918 0046 2046     		mov	r0, r4
 3919 0048 FFF7FEFF 		bl	timer_input_trigger_source_select
 3920              	.LVL219:
1935:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* reset the SMC bit */
1936:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3921              		.loc 1 1936 5 view .LVU1118
 3922              		.loc 1 1936 31 is_stmt 0 view .LVU1119
 3923 004c A368     		ldr	r3, [r4, #8]
 3924 004e 23F00703 		bic	r3, r3, #7
 3925 0052 A360     		str	r3, [r4, #8]
1937:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* set the SMC bit */
1938:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3926              		.loc 1 1938 5 is_stmt 1 view .LVU1120
 3927              		.loc 1 1938 31 is_stmt 0 view .LVU1121
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 107


 3928 0054 A368     		ldr	r3, [r4, #8]
 3929 0056 43F00703 		orr	r3, r3, #7
 3930 005a A360     		str	r3, [r4, #8]
1939:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 3931              		.loc 1 1939 1 view .LVU1122
 3932 005c 10BD     		pop	{r4, pc}
 3933              	.LVL220:
 3934              	.L221:
1900:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1NP bit */
 3935              		.loc 1 1900 9 is_stmt 1 view .LVU1123
1900:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1NP bit */
 3936              		.loc 1 1900 36 is_stmt 0 view .LVU1124
 3937 005e 006A     		ldr	r0, [r0, #32]
 3938              	.LVL221:
1900:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1NP bit */
 3939              		.loc 1 1900 36 view .LVU1125
 3940 0060 20F01000 		bic	r0, r0, #16
 3941 0064 2062     		str	r0, [r4, #32]
1902:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1NP bit */
 3942              		.loc 1 1902 9 is_stmt 1 view .LVU1126
1902:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1NP bit */
 3943              		.loc 1 1902 36 is_stmt 0 view .LVU1127
 3944 0066 206A     		ldr	r0, [r4, #32]
 3945 0068 20F0A000 		bic	r0, r0, #160
 3946 006c 2062     		str	r0, [r4, #32]
1904:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 3947              		.loc 1 1904 9 is_stmt 1 view .LVU1128
1904:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 3948              		.loc 1 1904 36 is_stmt 0 view .LVU1129
 3949 006e 206A     		ldr	r0, [r4, #32]
 3950 0070 40EA0212 		orr	r2, r0, r2, lsl #4
 3951              	.LVL222:
1904:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1MS bit */
 3952              		.loc 1 1904 36 view .LVU1130
 3953 0074 2262     		str	r2, [r4, #32]
1906:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1MS bit */
 3954              		.loc 1 1906 9 is_stmt 1 view .LVU1131
1906:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1MS bit */
 3955              		.loc 1 1906 36 is_stmt 0 view .LVU1132
 3956 0076 A269     		ldr	r2, [r4, #24]
 3957 0078 22F44072 		bic	r2, r2, #768
 3958 007c A261     		str	r2, [r4, #24]
1908:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3959              		.loc 1 1908 9 is_stmt 1 view .LVU1133
1908:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* reset the CH1CAPFLT bit */
 3960              		.loc 1 1908 36 is_stmt 0 view .LVU1134
 3961 007e A269     		ldr	r2, [r4, #24]
 3962 0080 42F48072 		orr	r2, r2, #256
 3963 0084 A261     		str	r2, [r4, #24]
1910:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1CAPFLT bit */
 3964              		.loc 1 1910 9 is_stmt 1 view .LVU1135
1910:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1CAPFLT bit */
 3965              		.loc 1 1910 36 is_stmt 0 view .LVU1136
 3966 0086 A269     		ldr	r2, [r4, #24]
 3967 0088 22F47042 		bic	r2, r2, #61440
 3968 008c A261     		str	r2, [r4, #24]
1912:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 108


 3969              		.loc 1 1912 9 is_stmt 1 view .LVU1137
1912:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
 3970              		.loc 1 1912 36 is_stmt 0 view .LVU1138
 3971 008e A269     		ldr	r2, [r4, #24]
 3972 0090 42EA0333 		orr	r3, r2, r3, lsl #12
 3973              	.LVL223:
1912:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* set the CH1EN bit */
 3974              		.loc 1 1912 36 view .LVU1139
 3975 0094 A361     		str	r3, [r4, #24]
1914:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 3976              		.loc 1 1914 9 is_stmt 1 view .LVU1140
1914:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
 3977              		.loc 1 1914 36 is_stmt 0 view .LVU1141
 3978 0096 236A     		ldr	r3, [r4, #32]
 3979 0098 43F01003 		orr	r3, r3, #16
 3980 009c 2362     		str	r3, [r4, #32]
 3981 009e D2E7     		b	.L219
 3982              		.cfi_endproc
 3983              	.LFE182:
 3985              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 3986              		.align	1
 3987              		.global	timer_external_clock_mode0_config
 3988              		.syntax unified
 3989              		.thumb
 3990              		.thumb_func
 3992              	timer_external_clock_mode0_config:
 3993              	.LVL224:
 3994              	.LFB183:
1940:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1941:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1942:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER the external clock mode0
1943:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
1944:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extprescaler:
1945:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1946:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1947:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1948:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1949:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1950:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extpolarity:
1951:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1952:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1953:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1954:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1955:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1956:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1957:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1958:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,
1959:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1960:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 3995              		.loc 1 1960 1 is_stmt 1 view -0
 3996              		.cfi_startproc
 3997              		@ args = 0, pretend = 0, frame = 0
 3998              		@ frame_needed = 0, uses_anonymous_args = 0
 3999              		.loc 1 1960 1 is_stmt 0 view .LVU1143
 4000 0000 10B5     		push	{r4, lr}
 4001              	.LCFI9:
 4002              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 109


 4003              		.cfi_offset 4, -8
 4004              		.cfi_offset 14, -4
 4005 0002 0446     		mov	r4, r0
1961:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER external trigger input */
1962:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 4006              		.loc 1 1962 5 is_stmt 1 view .LVU1144
 4007 0004 FFF7FEFF 		bl	timer_external_trigger_config
 4008              	.LVL225:
1963:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1964:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* reset the SMC bit,TRGS bit */
1965:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 4009              		.loc 1 1965 5 view .LVU1145
 4010              		.loc 1 1965 31 is_stmt 0 view .LVU1146
 4011 0008 A368     		ldr	r3, [r4, #8]
 4012 000a 23F07703 		bic	r3, r3, #119
 4013 000e A360     		str	r3, [r4, #8]
1966:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* set the SMC bit,TRGS bit */
1967:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 4014              		.loc 1 1967 5 is_stmt 1 view .LVU1147
 4015              		.loc 1 1967 31 is_stmt 0 view .LVU1148
 4016 0010 A368     		ldr	r3, [r4, #8]
 4017 0012 43F07703 		orr	r3, r3, #119
 4018 0016 A360     		str	r3, [r4, #8]
1968:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 4019              		.loc 1 1968 1 view .LVU1149
 4020 0018 10BD     		pop	{r4, pc}
 4021              		.loc 1 1968 1 view .LVU1150
 4022              		.cfi_endproc
 4023              	.LFE183:
 4025              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 4026              		.align	1
 4027              		.global	timer_external_clock_mode1_config
 4028              		.syntax unified
 4029              		.thumb
 4030              		.thumb_func
 4032              	timer_external_clock_mode1_config:
 4033              	.LVL226:
 4034              	.LFB184:
1969:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1970:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1971:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER the external clock mode1
1972:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
1973:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extprescaler:
1974:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1975:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1976:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1977:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1978:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1979:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extpolarity:
1980:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
1981:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1982:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1983:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1984:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
1985:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
1986:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
1987:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 110


1988:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1989:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 4035              		.loc 1 1989 1 is_stmt 1 view -0
 4036              		.cfi_startproc
 4037              		@ args = 0, pretend = 0, frame = 0
 4038              		@ frame_needed = 0, uses_anonymous_args = 0
 4039              		.loc 1 1989 1 is_stmt 0 view .LVU1152
 4040 0000 10B5     		push	{r4, lr}
 4041              	.LCFI10:
 4042              		.cfi_def_cfa_offset 8
 4043              		.cfi_offset 4, -8
 4044              		.cfi_offset 14, -4
 4045 0002 0446     		mov	r4, r0
1990:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     /* configure TIMER external trigger input */
1991:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 4046              		.loc 1 1991 5 is_stmt 1 view .LVU1153
 4047 0004 FFF7FEFF 		bl	timer_external_trigger_config
 4048              	.LVL227:
1992:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1993:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 4049              		.loc 1 1993 5 view .LVU1154
 4050              		.loc 1 1993 31 is_stmt 0 view .LVU1155
 4051 0008 A368     		ldr	r3, [r4, #8]
 4052 000a 43F48043 		orr	r3, r3, #16384
 4053 000e A360     		str	r3, [r4, #8]
1994:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 4054              		.loc 1 1994 1 view .LVU1156
 4055 0010 10BD     		pop	{r4, pc}
 4056              		.loc 1 1994 1 view .LVU1157
 4057              		.cfi_endproc
 4058              	.LFE184:
 4060              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 4061              		.align	1
 4062              		.global	timer_external_clock_mode1_disable
 4063              		.syntax unified
 4064              		.thumb
 4065              		.thumb_func
 4067              	timer_external_clock_mode1_disable:
 4068              	.LVL228:
 4069              	.LFB185:
1995:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
1996:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
1997:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      disable TIMER the external clock mode1
1998:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2)
1999:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
2000:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
2001:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
2002:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
2003:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 4070              		.loc 1 2003 1 is_stmt 1 view -0
 4071              		.cfi_startproc
 4072              		@ args = 0, pretend = 0, frame = 0
 4073              		@ frame_needed = 0, uses_anonymous_args = 0
 4074              		@ link register save eliminated.
2004:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 4075              		.loc 1 2004 5 view .LVU1159
 4076              		.loc 1 2004 31 is_stmt 0 view .LVU1160
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 111


 4077 0000 8368     		ldr	r3, [r0, #8]
 4078 0002 23F48043 		bic	r3, r3, #16384
 4079 0006 8360     		str	r3, [r0, #8]
2005:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 4080              		.loc 1 2005 1 view .LVU1161
 4081 0008 7047     		bx	lr
 4082              		.cfi_endproc
 4083              	.LFE185:
 4085              		.section	.text.timer_channel_remap_config,"ax",%progbits
 4086              		.align	1
 4087              		.global	timer_channel_remap_config
 4088              		.syntax unified
 4089              		.thumb
 4090              		.thumb_func
 4092              	timer_channel_remap_config:
 4093              	.LVL229:
 4094              	.LFB186:
2006:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
2007:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
2008:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER channel remap function
2009:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=13)
2010:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  remap:
2011:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
2012:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER13_CI0_RMP_GPIO: timer13 channel 0 input is connected to GPIO(TIMER13_CH0)
2013:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER13_CI0_RMP_RTCCLK: timer13 channel 0 input is connected to the RTCCLK
2014:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER13_CI0_RMP_HXTAL_DIV32: timer13 channel 0 input is connected to HXTAL/32 clo
2015:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER13_CI0_RMP_CKOUTSEL: timer13 channel 0 input is connected to CKOUTSEL
2016:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
2017:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
2018:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
2019:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_channel_remap_config(uint32_t timer_periph, uint32_t remap)
2020:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 4095              		.loc 1 2020 1 is_stmt 1 view -0
 4096              		.cfi_startproc
 4097              		@ args = 0, pretend = 0, frame = 0
 4098              		@ frame_needed = 0, uses_anonymous_args = 0
 4099              		@ link register save eliminated.
2021:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     TIMER_IRMP(timer_periph) = (uint32_t)remap;
 4100              		.loc 1 2021 5 view .LVU1163
 4101              		.loc 1 2021 30 is_stmt 0 view .LVU1164
 4102 0000 0165     		str	r1, [r0, #80]
2022:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 4103              		.loc 1 2022 1 view .LVU1165
 4104 0002 7047     		bx	lr
 4105              		.cfi_endproc
 4106              	.LFE186:
 4108              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 4109              		.align	1
 4110              		.global	timer_write_chxval_register_config
 4111              		.syntax unified
 4112              		.thumb
 4113              		.thumb_func
 4115              	timer_write_chxval_register_config:
 4116              	.LVL230:
 4117              	.LFB187:
2023:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
2024:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 112


2025:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER write CHxVAL register selection
2026:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..2,13..16)
2027:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  ccsel:
2028:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
2029:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
2030:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_CHVSEL_ENABLE:  when write the CHxVAL register, if the write value is same 
2031:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
2032:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
2033:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
2034:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
2035:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 4118              		.loc 1 2035 1 is_stmt 1 view -0
 4119              		.cfi_startproc
 4120              		@ args = 0, pretend = 0, frame = 0
 4121              		@ frame_needed = 0, uses_anonymous_args = 0
 4122              		@ link register save eliminated.
2036:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel) {
 4123              		.loc 1 2036 5 view .LVU1167
 4124              		.loc 1 2036 7 is_stmt 0 view .LVU1168
 4125 0000 0229     		cmp	r1, #2
 4126 0002 07D0     		beq	.L231
2037:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
2038:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 4127              		.loc 1 2038 12 is_stmt 1 view .LVU1169
 4128              		.loc 1 2038 14 is_stmt 0 view .LVU1170
 4129 0004 29B9     		cbnz	r1, .L228
2039:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
 4130              		.loc 1 2039 9 is_stmt 1 view .LVU1171
 4131              		.loc 1 2039 33 is_stmt 0 view .LVU1172
 4132 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4133 000a 23F00203 		bic	r3, r3, #2
 4134 000e C0F8FC30 		str	r3, [r0, #252]
2040:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
2041:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* illegal parameters */
2042:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 4135              		.loc 1 2042 5 is_stmt 1 view .LVU1173
 4136              	.L228:
2043:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 4137              		.loc 1 2043 1 is_stmt 0 view .LVU1174
 4138 0012 7047     		bx	lr
 4139              	.L231:
2037:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 4140              		.loc 1 2037 9 is_stmt 1 view .LVU1175
2037:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_CHVSEL_DISABLE == ccsel) {
 4141              		.loc 1 2037 33 is_stmt 0 view .LVU1176
 4142 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4143 0018 43F00203 		orr	r3, r3, #2
 4144 001c C0F8FC30 		str	r3, [r0, #252]
 4145 0020 7047     		bx	lr
 4146              		.cfi_endproc
 4147              	.LFE187:
 4149              		.section	.text.timer_output_value_selection_config,"ax",%progbits
 4150              		.align	1
 4151              		.global	timer_output_value_selection_config
 4152              		.syntax unified
 4153              		.thumb
 4154              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 113


 4156              	timer_output_value_selection_config:
 4157              	.LVL231:
 4158              	.LFB188:
2044:lib/GD32F3x0/Source/gd32f3x0_timer.c **** 
2045:lib/GD32F3x0/Source/gd32f3x0_timer.c **** /*!
2046:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \brief      configure TIMER output value selection
2047:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,14..16)
2048:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[in]  outsel:
2049:lib/GD32F3x0/Source/gd32f3x0_timer.c ****                 only one parameter can be selected which is shown as below:
2050:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
2051:lib/GD32F3x0/Source/gd32f3x0_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
2052:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \param[out] none
2053:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     \retval     none
2054:lib/GD32F3x0/Source/gd32f3x0_timer.c **** */
2055:lib/GD32F3x0/Source/gd32f3x0_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
2056:lib/GD32F3x0/Source/gd32f3x0_timer.c **** {
 4159              		.loc 1 2056 1 is_stmt 1 view -0
 4160              		.cfi_startproc
 4161              		@ args = 0, pretend = 0, frame = 0
 4162              		@ frame_needed = 0, uses_anonymous_args = 0
 4163              		@ link register save eliminated.
2057:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel) {
 4164              		.loc 1 2057 5 view .LVU1178
 4165              		.loc 1 2057 7 is_stmt 0 view .LVU1179
 4166 0000 0129     		cmp	r1, #1
 4167 0002 07D0     		beq	.L235
2058:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
2059:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 4168              		.loc 1 2059 12 is_stmt 1 view .LVU1180
 4169              		.loc 1 2059 14 is_stmt 0 view .LVU1181
 4170 0004 29B9     		cbnz	r1, .L232
2060:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
 4171              		.loc 1 2060 9 is_stmt 1 view .LVU1182
 4172              		.loc 1 2060 33 is_stmt 0 view .LVU1183
 4173 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4174 000a 23F00103 		bic	r3, r3, #1
 4175 000e C0F8FC30 		str	r3, [r0, #252]
2061:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else {
2062:lib/GD32F3x0/Source/gd32f3x0_timer.c ****         /* illegal parameters */
2063:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     }
 4176              		.loc 1 2063 5 is_stmt 1 view .LVU1184
 4177              	.L232:
2064:lib/GD32F3x0/Source/gd32f3x0_timer.c **** }
 4178              		.loc 1 2064 1 is_stmt 0 view .LVU1185
 4179 0012 7047     		bx	lr
 4180              	.L235:
2058:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 4181              		.loc 1 2058 9 is_stmt 1 view .LVU1186
2058:lib/GD32F3x0/Source/gd32f3x0_timer.c ****     } else if(TIMER_OUTSEL_DISABLE == outsel) {
 4182              		.loc 1 2058 33 is_stmt 0 view .LVU1187
 4183 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4184 0018 43F00103 		orr	r3, r3, #1
 4185 001c C0F8FC30 		str	r3, [r0, #252]
 4186 0020 7047     		bx	lr
 4187              		.cfi_endproc
 4188              	.LFE188:
 4190              		.text
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 114


 4191              	.Letext0:
 4192              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 4193              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 4194              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 4195              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_rcu.h"
 4196              		.file 6 "lib/GD32F3x0/Include/gd32f3x0_timer.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 115


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_timer.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:18     .text.timer_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:24     .text.timer_deinit:0000000000000000 timer_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:165    .text.timer_deinit:00000000000000b4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:171    .text.timer_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:177    .text.timer_struct_para_init:0000000000000000 timer_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:211    .text.timer_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:217    .text.timer_init:0000000000000000 timer_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:347    .text.timer_init:00000000000000a4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:352    .text.timer_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:358    .text.timer_enable:0000000000000000 timer_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:377    .text.timer_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:383    .text.timer_disable:0000000000000000 timer_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:402    .text.timer_auto_reload_shadow_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:408    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:427    .text.timer_auto_reload_shadow_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:433    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:452    .text.timer_update_event_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:458    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:477    .text.timer_update_event_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:483    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:502    .text.timer_counter_alignment:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:508    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:532    .text.timer_counter_up_direction:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:538    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:557    .text.timer_counter_down_direction:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:563    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:582    .text.timer_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:588    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:614    .text.timer_repetition_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:620    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:637    .text.timer_autoreload_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:643    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:660    .text.timer_counter_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:666    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:683    .text.timer_counter_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:689    .text.timer_counter_read:0000000000000000 timer_counter_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:709    .text.timer_prescaler_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:715    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:737    .text.timer_single_pulse_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:743    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:781    .text.timer_update_source_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:787    .text.timer_update_source_config:0000000000000000 timer_update_source_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:825    .text.timer_ocpre_clear_source_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:831    .text.timer_ocpre_clear_source_config:0000000000000000 timer_ocpre_clear_source_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:866    .text.timer_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:872    .text.timer_flag_get:0000000000000000 timer_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:902    .text.timer_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:908    .text.timer_flag_clear:0000000000000000 timer_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:928    .text.timer_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:934    .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:953    .text.timer_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:959    .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:978    .text.timer_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:984    .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1030   .text.timer_interrupt_flag_clear:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 116


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1036   .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1056   .text.timer_dma_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1062   .text.timer_dma_enable:0000000000000000 timer_dma_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1081   .text.timer_dma_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1087   .text.timer_dma_disable:0000000000000000 timer_dma_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1106   .text.timer_channel_dma_request_source_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1112   .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1150   .text.timer_dma_transfer_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1156   .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1185   .text.timer_event_software_generate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1191   .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1210   .text.timer_break_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1216   .text.timer_break_struct_para_init:0000000000000000 timer_break_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1252   .text.timer_break_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1258   .text.timer_break_config:0000000000000000 timer_break_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1301   .text.timer_break_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1307   .text.timer_break_enable:0000000000000000 timer_break_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1326   .text.timer_break_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1332   .text.timer_break_disable:0000000000000000 timer_break_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1351   .text.timer_automatic_output_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1357   .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1376   .text.timer_automatic_output_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1382   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1401   .text.timer_primary_output_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1407   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1437   .text.timer_channel_control_shadow_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1443   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1473   .text.timer_channel_control_shadow_update_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1479   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1517   .text.timer_channel_output_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1523   .text.timer_channel_output_struct_para_init:0000000000000000 timer_channel_output_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1556   .text.timer_channel_output_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1562   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1575   .text.timer_channel_output_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1579   .text.timer_channel_output_config:0000000000000010 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1956   .text.timer_channel_output_config:00000000000001f4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1962   .text.timer_channel_output_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1968   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1981   .text.timer_channel_output_mode_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:1985   .text.timer_channel_output_mode_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2055   .text.timer_channel_output_pulse_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2061   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2074   .text.timer_channel_output_pulse_value_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2078   .text.timer_channel_output_pulse_value_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2109   .text.timer_channel_output_shadow_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2115   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2128   .text.timer_channel_output_shadow_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2132   .text.timer_channel_output_shadow_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2202   .text.timer_channel_output_fast_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2208   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2221   .text.timer_channel_output_fast_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2225   .text.timer_channel_output_fast_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2295   .text.timer_channel_output_clear_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2301   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2314   .text.timer_channel_output_clear_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2318   .text.timer_channel_output_clear_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2388   .text.timer_channel_output_polarity_config:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 117


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2394   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2407   .text.timer_channel_output_polarity_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2411   .text.timer_channel_output_polarity_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2481   .text.timer_channel_complementary_output_polarity_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2487   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2500   .text.timer_channel_complementary_output_polarity_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2504   .text.timer_channel_complementary_output_polarity_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2574   .text.timer_channel_output_state_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2580   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2593   .text.timer_channel_output_state_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2597   .text.timer_channel_output_state_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2667   .text.timer_channel_complementary_output_state_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2673   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2744   .text.timer_channel_input_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2750   .text.timer_channel_input_struct_para_init:0000000000000000 timer_channel_input_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2778   .text.timer_channel_input_capture_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2784   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2797   .text.timer_channel_input_capture_prescaler_config:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2801   .text.timer_channel_input_capture_prescaler_config:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2871   .text.timer_input_capture_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2877   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2895   .text.timer_input_capture_config:000000000000000a $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:2899   .text.timer_input_capture_config:000000000000000e $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3121   .text.timer_channel_capture_value_register_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3127   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3141   .text.timer_channel_capture_value_register_read:0000000000000008 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3145   .text.timer_channel_capture_value_register_read:000000000000000c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3189   .text.timer_input_pwm_capture_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3195   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3477   .text.timer_hall_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3483   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3521   .text.timer_input_trigger_source_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3527   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3551   .text.timer_master_output_trigger_source_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3557   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3581   .text.timer_slave_mode_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3587   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3611   .text.timer_master_slave_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3617   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3655   .text.timer_external_trigger_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3661   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3707   .text.timer_quadrature_decoder_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3713   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3781   .text.timer_internal_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3787   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3806   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3812   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3846   .text.timer_external_trigger_as_external_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3852   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3986   .text.timer_external_clock_mode0_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:3992   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4026   .text.timer_external_clock_mode1_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4032   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4061   .text.timer_external_clock_mode1_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4067   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4086   .text.timer_channel_remap_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4092   .text.timer_channel_remap_config:0000000000000000 timer_channel_remap_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s 			page 118


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4109   .text.timer_write_chxval_register_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4115   .text.timer_write_chxval_register_config:0000000000000000 timer_write_chxval_register_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4150   .text.timer_output_value_selection_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoJoAkX.s:4156   .text.timer_output_value_selection_config:0000000000000000 timer_output_value_selection_config

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
