#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x7fffdfcee3e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x7fffdfcd8240 .enum4 (6)
   "ADD_I" 6'b000000,
   "SUB_I" 6'b000001,
   "AND_I" 6'b000010,
   "OR_I" 6'b000011,
   "XOR_I" 6'b000100,
   "SLT_I" 6'b000101,
   "SLTU_I" 6'b000110,
   "SRA_I" 6'b000111,
   "SRL_I" 6'b001000,
   "SLL_I" 6'b001001,
   "MUL_I" 6'b001010,
   "ADDI_I" 6'b001011,
   "ANDI_I" 6'b001100,
   "ORI_I" 6'b001101,
   "XORI_I" 6'b001110,
   "SLTI_I" 6'b001111,
   "SLTIU_I" 6'b010000,
   "SRAI_I" 6'b010001,
   "SRLI_I" 6'b010010,
   "SLLI_I" 6'b010011,
   "LUI_I" 6'b010100,
   "AUIPC_I" 6'b010101,
   "LW_I" 6'b010110,
   "SW_I" 6'b010111,
   "JAL_I" 6'b011000,
   "JR_I" 6'b011001,
   "JALR_I" 6'b011010,
   "BEQ_I" 6'b011011,
   "BNE_I" 6'b011100,
   "BLT_I" 6'b011101,
   "BGE_I" 6'b011110,
   "BLTU_I" 6'b011111,
   "BGEU_I" 6'b100000,
   "INVALID_I" 6'b100001
 ;
S_0x7fffdfcee570 .scope module, "dispatch_tb" "dispatch_tb" 3 4;
 .timescale -9 -9;
v0x7fffdfd233a0_0 .var "clk", 0 0;
v0x7fffdfd23460_0 .net "empty", 0 0, L_0x7fffdfd242d0;  1 drivers
v0x7fffdfd23500_0 .net "full", 0 0, L_0x7fffdfd24170;  1 drivers
v0x7fffdfd235d0_0 .var "instr_in", 64 0;
v0x7fffdfd236a0_0 .net "instr_out", 64 0, L_0x7fffdfd246b0;  1 drivers
v0x7fffdfd23740_0 .var "r_en", 0 0;
v0x7fffdfd23810_0 .var "rst_n", 0 0;
v0x7fffdfd238e0_0 .var "w_en", 0 0;
S_0x7fffdfcf1d60 .scope module, "DUT" "dispatch" 3 19, 4 3 0, S_0x7fffdfcee570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 1 "r_en";
    .port_info 4 /INPUT 65 "instr_in";
    .port_info 5 /OUTPUT 65 "instr_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x7fffdfcf1ef0 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000010000000>;
L_0x7fffdfd23bb0 .functor XNOR 1, L_0x7fffdfd239b0, L_0x7fffdfd23ab0, C4<0>, C4<0>;
L_0x7fffdfd24170 .functor AND 1, L_0x7fffdfd23f00, L_0x7fffdfd24040, C4<1>, C4<1>;
L_0x7fffdfd242d0 .functor AND 1, L_0x7fffdfd23f00, L_0x7fffdfd23bb0, C4<1>, C4<1>;
L_0x7fffdfd246b0 .functor BUFZ 65, L_0x7fffdfd24390, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
v0x7fffdfcf20b0_0 .net *"_ivl_1", 0 0, L_0x7fffdfd239b0;  1 drivers
v0x7fffdfd22150_0 .net *"_ivl_13", 0 0, L_0x7fffdfd24040;  1 drivers
v0x7fffdfd22210_0 .net *"_ivl_18", 64 0, L_0x7fffdfd24390;  1 drivers
v0x7fffdfd222d0_0 .net *"_ivl_21", 6 0, L_0x7fffdfd24430;  1 drivers
v0x7fffdfd223b0_0 .net *"_ivl_22", 8 0, L_0x7fffdfd24520;  1 drivers
L_0x7f0de5f10018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdfd224e0_0 .net *"_ivl_25", 1 0, L_0x7f0de5f10018;  1 drivers
v0x7fffdfd225c0_0 .net *"_ivl_3", 0 0, L_0x7fffdfd23ab0;  1 drivers
v0x7fffdfd226a0_0 .net *"_ivl_7", 6 0, L_0x7fffdfd23cf0;  1 drivers
v0x7fffdfd22780_0 .net *"_ivl_9", 6 0, L_0x7fffdfd23de0;  1 drivers
v0x7fffdfd22860_0 .net "clk", 0 0, v0x7fffdfd233a0_0;  1 drivers
v0x7fffdfd22920 .array "disptach_queue", 127 0, 64 0;
v0x7fffdfd229e0_0 .net "empty", 0 0, L_0x7fffdfd242d0;  alias, 1 drivers
v0x7fffdfd22aa0_0 .net "empty_int", 0 0, L_0x7fffdfd23bb0;  1 drivers
v0x7fffdfd22b60_0 .net "full", 0 0, L_0x7fffdfd24170;  alias, 1 drivers
v0x7fffdfd22c20_0 .net "full_or_empty", 0 0, L_0x7fffdfd23f00;  1 drivers
v0x7fffdfd22ce0_0 .net "instr_in", 64 0, v0x7fffdfd235d0_0;  1 drivers
v0x7fffdfd22dc0_0 .net "instr_out", 64 0, L_0x7fffdfd246b0;  alias, 1 drivers
v0x7fffdfd22ea0_0 .net "r_en", 0 0, v0x7fffdfd23740_0;  1 drivers
v0x7fffdfd22f60_0 .var "r_ptr", 7 0;
v0x7fffdfd23040_0 .net "rst_n", 0 0, v0x7fffdfd23810_0;  1 drivers
v0x7fffdfd23100_0 .net "w_en", 0 0, v0x7fffdfd238e0_0;  1 drivers
v0x7fffdfd231c0_0 .var "w_ptr", 7 0;
E_0x7fffdfcf27e0 .event posedge, v0x7fffdfd22860_0;
L_0x7fffdfd239b0 .part v0x7fffdfd231c0_0, 7, 1;
L_0x7fffdfd23ab0 .part v0x7fffdfd22f60_0, 7, 1;
L_0x7fffdfd23cf0 .part v0x7fffdfd231c0_0, 0, 7;
L_0x7fffdfd23de0 .part v0x7fffdfd22f60_0, 0, 7;
L_0x7fffdfd23f00 .cmp/eq 7, L_0x7fffdfd23cf0, L_0x7fffdfd23de0;
L_0x7fffdfd24040 .reduce/nor L_0x7fffdfd23bb0;
L_0x7fffdfd24390 .array/port v0x7fffdfd22920, L_0x7fffdfd24520;
L_0x7fffdfd24430 .part v0x7fffdfd22f60_0, 0, 7;
L_0x7fffdfd24520 .concat [ 7 2 0 0], L_0x7fffdfd24430, L_0x7f0de5f10018;
    .scope S_0x7fffdfcf1d60;
T_0 ;
    %wait E_0x7fffdfcf27e0;
    %load/vec4 v0x7fffdfd23040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffdfd22f60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdfd22ea0_0;
    %load/vec4 v0x7fffdfd229e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffdfd22f60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffdfd22f60_0, 0;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x7fffdfd23040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffdfd231c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fffdfd23100_0;
    %load/vec4 v0x7fffdfd22b60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fffdfd231c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffdfd231c0_0, 0;
    %load/vec4 v0x7fffdfd22ce0_0;
    %load/vec4 v0x7fffdfd231c0_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffdfd22920, 0, 4;
T_0.6 ;
T_0.5 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdfcee570;
T_1 ;
    %vpi_call/w 3 32 "$dumpfile", "Core_Simulation.sv" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffdfcee570 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdfd233a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdfd238e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdfd23740_0, 0, 1;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v0x7fffdfd235d0_0, 0, 65;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdfd23810_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdfd23810_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0x7fffdfd235d0_0, 0, 65;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdfd238e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdfd23740_0, 0, 1;
    %delay 50, 0;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffdfcee570;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x7fffdfd233a0_0;
    %inv;
    %store/vec4 v0x7fffdfd233a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/dispatch_tb.sv";
    "src/dispatch.sv";
