<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='cpugen.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: cpugen
    <br/>
    Created: Sep  3, 2003
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Cpugen (TM) generates customizable RISC cpu cores.
     <br/>
     It allows direct customization of address/data/instruction bus size,
     <br/>
     interrupt handling, indirect addressing, data/instruction latency
     <br/>
     timings and custom instructions definition.
     <br/>
     It is targeted to low size FPGAs, easy to use and getting started with.
     <br/>
     GNU VHDL source code provided.
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     1) Portability:

vendor dependent blocks (ex. memory blocks) are kept separate from vendor independent logic. 
Customizable built-in assembler with data/instruction memory files generation; output file formats for the following environments:
	
	- Altera
	- Xilinx
	- binary
	- testbench

2) Configurability: 

In order to optimize logic resources and take advantage of FPGA flexibility; targeted to low size FPGAs; it permits to define: 

	- address/data/instruction bus size 
	- stack type/depth 
	- interrupt 
	- indirect address 
	- data/instruction variable latency
	- custom instructions support
	
3) Graphical user interface:
     <img src="cpugen.jpg"/>
     <br/>
    </p>
    <p>
     4) Easy to use and getting started with: 

	- Tutorial and example files are supplied with the package
	- Xilinx/Altera 4/8/16/32 bit cpu applications samples
	- GNU VHDL source code
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Current release 2.0
     <br/>
     - VHDL simulations
     <br/>
     - Tested on Altera and Xilinx evaluation boards
     <br/>
     - Test/debug currently in progress
     <br/>
     Please contact me for bugs reporting or for obtaining technical support.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
