-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    input_images_V_data_0_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    pos_enc_main_V_data_0_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    pos_enc_main_V_data_1_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    pos_enc_main_V_data_2_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    pos_enc_main_V_data_3_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    pos_enc_bottleneck_V_data_0_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    pos_enc_bottleneck_V_data_1_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    pos_enc_bottleneck_V_data_2_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    pos_enc_bottleneck_V_data_3_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    layer48_out_V_data_0_V_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    pos_enc_main_V_data_0_V_TVALID : IN STD_LOGIC;
    pos_enc_main_V_data_0_V_TREADY : OUT STD_LOGIC;
    pos_enc_main_V_data_1_V_TVALID : IN STD_LOGIC;
    pos_enc_main_V_data_1_V_TREADY : OUT STD_LOGIC;
    pos_enc_main_V_data_2_V_TVALID : IN STD_LOGIC;
    pos_enc_main_V_data_2_V_TREADY : OUT STD_LOGIC;
    pos_enc_main_V_data_3_V_TVALID : IN STD_LOGIC;
    pos_enc_main_V_data_3_V_TREADY : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    input_images_V_data_0_V_TVALID : IN STD_LOGIC;
    input_images_V_data_0_V_TREADY : OUT STD_LOGIC;
    pos_enc_bottleneck_V_data_0_V_TVALID : IN STD_LOGIC;
    pos_enc_bottleneck_V_data_0_V_TREADY : OUT STD_LOGIC;
    pos_enc_bottleneck_V_data_1_V_TVALID : IN STD_LOGIC;
    pos_enc_bottleneck_V_data_1_V_TREADY : OUT STD_LOGIC;
    pos_enc_bottleneck_V_data_2_V_TVALID : IN STD_LOGIC;
    pos_enc_bottleneck_V_data_2_V_TREADY : OUT STD_LOGIC;
    pos_enc_bottleneck_V_data_3_V_TVALID : IN STD_LOGIC;
    pos_enc_bottleneck_V_data_3_V_TREADY : OUT STD_LOGIC;
    layer48_out_V_data_0_V_TVALID : OUT STD_LOGIC;
    layer48_out_V_data_0_V_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=2.778000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.437500,HLS_SYN_LAT=31245,HLS_SYN_TPT=4397,HLS_SYN_MEM=294,HLS_SYN_DSP=0,HLS_SYN_FF=82769,HLS_SYN_LUT=255934,HLS_VERSION=2019_2}";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_start : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_full_n : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_done : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_continue : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_idle : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_out : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_write : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_0_V_TREADY : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_1_V_TREADY : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_2_V_TREADY : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_3_V_TREADY : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_write : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_write : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_write : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_write : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_write : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_write : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_write : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_start : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_done : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_idle : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_0_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_1_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_2_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_3_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_write : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_start : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_done : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_continue : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_idle : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_out : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_write : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data1_V_data_V_TREADY : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data2_V_data_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_data_V_data_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_data_V_data_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_0_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_1_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_2_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_3_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_0_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_1_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_2_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_3_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_0_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_1_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_2_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_3_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_0_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_1_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_2_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_3_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_0_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_1_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_2_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_3_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_0_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_1_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_2_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_3_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_0_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_1_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_2_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_3_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_start : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_done : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_idle : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_out : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_0_V_TREADY : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_1_V_TREADY : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_2_V_TREADY : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_3_V_TREADY : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_start : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_done : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_continue : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_idle : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_ready : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_out : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_0_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_1_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_2_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_3_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_0_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_1_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_2_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_3_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_0_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_1_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_2_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_3_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_0_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_1_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_2_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_3_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_0_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_1_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_2_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_3_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_4_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_5_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_6_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_7_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_0_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_1_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_2_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_3_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_4_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_5_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_6_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_7_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_0_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_1_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_2_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_3_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_4_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_5_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_6_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_7_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_0_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_1_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_2_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_3_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_4_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_5_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_6_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_7_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_write : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_start : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_done : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_continue : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_idle : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_ready : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_out : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_write : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_0_V_read : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_1_V_read : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_2_V_read : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_3_V_read : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_4_V_read : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_5_V_read : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_6_V_read : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_7_V_read : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_write : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_write : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_write : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_write : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_write : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_write : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_write : STD_LOGIC;
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_0_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_1_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_2_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_3_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_4_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_5_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_6_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_7_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_0_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_1_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_2_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_3_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_4_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_5_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_6_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_7_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_0_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_1_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_2_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_3_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_start : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_done : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_idle : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_out : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_0_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_1_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_2_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_3_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_start : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_done : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_continue : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_idle : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_ready : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_out : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_0_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_1_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_2_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_3_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_0_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_1_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_2_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_3_V_read : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_write : STD_LOGIC;
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_0_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_1_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_2_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_3_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_0_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_1_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_2_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_3_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_0_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_1_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_2_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_3_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_0_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_1_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_2_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_3_V_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_0_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_1_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_2_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_3_V_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_0_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_1_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_2_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_3_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_start : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_done : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_continue : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_idle : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_out : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_write : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_0_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_1_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_2_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_3_V_read : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_write : STD_LOGIC;
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_data_V_data_V_read : STD_LOGIC;
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TVALID : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal layer52_cpy1_V_data_0_V_full_n : STD_LOGIC;
    signal layer52_cpy1_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer52_cpy1_V_data_0_V_empty_n : STD_LOGIC;
    signal layer52_cpy1_V_data_1_V_full_n : STD_LOGIC;
    signal layer52_cpy1_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer52_cpy1_V_data_1_V_empty_n : STD_LOGIC;
    signal layer52_cpy1_V_data_2_V_full_n : STD_LOGIC;
    signal layer52_cpy1_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer52_cpy1_V_data_2_V_empty_n : STD_LOGIC;
    signal layer52_cpy1_V_data_3_V_full_n : STD_LOGIC;
    signal layer52_cpy1_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer52_cpy1_V_data_3_V_empty_n : STD_LOGIC;
    signal layer52_cpy2_V_data_0_V_full_n : STD_LOGIC;
    signal layer52_cpy2_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer52_cpy2_V_data_0_V_empty_n : STD_LOGIC;
    signal layer52_cpy2_V_data_1_V_full_n : STD_LOGIC;
    signal layer52_cpy2_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer52_cpy2_V_data_1_V_empty_n : STD_LOGIC;
    signal layer52_cpy2_V_data_2_V_full_n : STD_LOGIC;
    signal layer52_cpy2_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer52_cpy2_V_data_2_V_empty_n : STD_LOGIC;
    signal layer52_cpy2_V_data_3_V_full_n : STD_LOGIC;
    signal layer52_cpy2_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer52_cpy2_V_data_3_V_empty_n : STD_LOGIC;
    signal layer49_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer49_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer49_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer5_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer5_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer5_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer53_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer53_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer53_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer6_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer6_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer6_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer6_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer6_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer6_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer6_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer6_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer6_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer6_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer6_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer6_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer9_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer9_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer9_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer9_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer9_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer9_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer9_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer9_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer9_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer9_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer9_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer9_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer54_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer54_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer54_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer54_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer54_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer54_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer54_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer54_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer54_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer54_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer54_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer54_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer10_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer10_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer10_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer10_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer10_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer10_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer10_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer10_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer10_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer10_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer10_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer10_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer13_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer13_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer13_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer13_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer13_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer13_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer13_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer13_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer13_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer55_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer55_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer55_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer55_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer55_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer55_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer55_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer55_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer55_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer55_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer55_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer55_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer14_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer14_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer14_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer14_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer14_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer14_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer14_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer14_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer14_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer18_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer18_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer18_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer18_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer18_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer18_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer18_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer18_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer18_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer18_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer18_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer18_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer50_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer50_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer50_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer50_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer50_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer50_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer50_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer50_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer50_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer50_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer50_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer50_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer21_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer21_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer21_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer21_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer21_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer21_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer21_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer21_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer21_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer21_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer21_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer21_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer56_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer56_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer56_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer56_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer56_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer56_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer56_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer56_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer56_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer56_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer56_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer56_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer22_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer22_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer22_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer22_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer22_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer22_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer22_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer22_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer22_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer22_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer22_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer22_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer22_out_V_data_4_V_full_n : STD_LOGIC;
    signal layer22_out_V_data_4_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer22_out_V_data_4_V_empty_n : STD_LOGIC;
    signal layer22_out_V_data_5_V_full_n : STD_LOGIC;
    signal layer22_out_V_data_5_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer22_out_V_data_5_V_empty_n : STD_LOGIC;
    signal layer22_out_V_data_6_V_full_n : STD_LOGIC;
    signal layer22_out_V_data_6_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer22_out_V_data_6_V_empty_n : STD_LOGIC;
    signal layer22_out_V_data_7_V_full_n : STD_LOGIC;
    signal layer22_out_V_data_7_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer22_out_V_data_7_V_empty_n : STD_LOGIC;
    signal layer25_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer25_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer25_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer25_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer25_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer25_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer25_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer25_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer25_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer25_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer25_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer25_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer25_out_V_data_4_V_full_n : STD_LOGIC;
    signal layer25_out_V_data_4_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer25_out_V_data_4_V_empty_n : STD_LOGIC;
    signal layer25_out_V_data_5_V_full_n : STD_LOGIC;
    signal layer25_out_V_data_5_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer25_out_V_data_5_V_empty_n : STD_LOGIC;
    signal layer25_out_V_data_6_V_full_n : STD_LOGIC;
    signal layer25_out_V_data_6_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer25_out_V_data_6_V_empty_n : STD_LOGIC;
    signal layer25_out_V_data_7_V_full_n : STD_LOGIC;
    signal layer25_out_V_data_7_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer25_out_V_data_7_V_empty_n : STD_LOGIC;
    signal layer57_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer57_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer57_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer57_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer57_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer57_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer57_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer57_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer57_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer57_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer57_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer57_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer57_out_V_data_4_V_full_n : STD_LOGIC;
    signal layer57_out_V_data_4_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer57_out_V_data_4_V_empty_n : STD_LOGIC;
    signal layer57_out_V_data_5_V_full_n : STD_LOGIC;
    signal layer57_out_V_data_5_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer57_out_V_data_5_V_empty_n : STD_LOGIC;
    signal layer57_out_V_data_6_V_full_n : STD_LOGIC;
    signal layer57_out_V_data_6_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer57_out_V_data_6_V_empty_n : STD_LOGIC;
    signal layer57_out_V_data_7_V_full_n : STD_LOGIC;
    signal layer57_out_V_data_7_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer57_out_V_data_7_V_empty_n : STD_LOGIC;
    signal layer26_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer26_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer26_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer26_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer26_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer26_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer26_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer26_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer26_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer26_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer26_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer26_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer26_out_V_data_4_V_full_n : STD_LOGIC;
    signal layer26_out_V_data_4_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer26_out_V_data_4_V_empty_n : STD_LOGIC;
    signal layer26_out_V_data_5_V_full_n : STD_LOGIC;
    signal layer26_out_V_data_5_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer26_out_V_data_5_V_empty_n : STD_LOGIC;
    signal layer26_out_V_data_6_V_full_n : STD_LOGIC;
    signal layer26_out_V_data_6_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer26_out_V_data_6_V_empty_n : STD_LOGIC;
    signal layer26_out_V_data_7_V_full_n : STD_LOGIC;
    signal layer26_out_V_data_7_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer26_out_V_data_7_V_empty_n : STD_LOGIC;
    signal layer29_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer29_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer29_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer29_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer29_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer29_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer29_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer29_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer29_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer29_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer29_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer29_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer29_out_V_data_4_V_full_n : STD_LOGIC;
    signal layer29_out_V_data_4_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer29_out_V_data_4_V_empty_n : STD_LOGIC;
    signal layer29_out_V_data_5_V_full_n : STD_LOGIC;
    signal layer29_out_V_data_5_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer29_out_V_data_5_V_empty_n : STD_LOGIC;
    signal layer29_out_V_data_6_V_full_n : STD_LOGIC;
    signal layer29_out_V_data_6_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer29_out_V_data_6_V_empty_n : STD_LOGIC;
    signal layer29_out_V_data_7_V_full_n : STD_LOGIC;
    signal layer29_out_V_data_7_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer29_out_V_data_7_V_empty_n : STD_LOGIC;
    signal layer30_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer30_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer30_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer30_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer30_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer30_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer30_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer30_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer30_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer30_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer30_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer30_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer30_out_V_data_4_V_full_n : STD_LOGIC;
    signal layer30_out_V_data_4_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer30_out_V_data_4_V_empty_n : STD_LOGIC;
    signal layer30_out_V_data_5_V_full_n : STD_LOGIC;
    signal layer30_out_V_data_5_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer30_out_V_data_5_V_empty_n : STD_LOGIC;
    signal layer30_out_V_data_6_V_full_n : STD_LOGIC;
    signal layer30_out_V_data_6_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer30_out_V_data_6_V_empty_n : STD_LOGIC;
    signal layer30_out_V_data_7_V_full_n : STD_LOGIC;
    signal layer30_out_V_data_7_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer30_out_V_data_7_V_empty_n : STD_LOGIC;
    signal layer58_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer58_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer58_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer58_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer58_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer58_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer58_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer58_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer58_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer58_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer58_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer58_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer58_out_V_data_4_V_full_n : STD_LOGIC;
    signal layer58_out_V_data_4_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer58_out_V_data_4_V_empty_n : STD_LOGIC;
    signal layer58_out_V_data_5_V_full_n : STD_LOGIC;
    signal layer58_out_V_data_5_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer58_out_V_data_5_V_empty_n : STD_LOGIC;
    signal layer58_out_V_data_6_V_full_n : STD_LOGIC;
    signal layer58_out_V_data_6_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer58_out_V_data_6_V_empty_n : STD_LOGIC;
    signal layer58_out_V_data_7_V_full_n : STD_LOGIC;
    signal layer58_out_V_data_7_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer58_out_V_data_7_V_empty_n : STD_LOGIC;
    signal layer31_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer31_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer31_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer31_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer31_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer31_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer31_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer31_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer31_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer31_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer31_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer31_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer34_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer34_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer34_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer34_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer34_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer34_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer34_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer34_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer34_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer34_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer34_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer34_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer51_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer51_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer51_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer51_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer51_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer51_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer51_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer51_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer51_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer51_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer51_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer51_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer37_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer37_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer37_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer37_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer37_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer37_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer37_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer37_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer37_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer37_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer37_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer37_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer59_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer59_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer59_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer59_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer59_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer59_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer59_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer59_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer59_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer59_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer59_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer59_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer38_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer38_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer38_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer38_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer38_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer38_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer38_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer38_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer38_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer38_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer38_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer38_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer41_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer41_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer41_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer41_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer41_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer41_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer41_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer41_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer41_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer41_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer41_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer41_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer60_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer60_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer60_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer60_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer60_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer60_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer60_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer60_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer60_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer60_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer60_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer60_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer42_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer42_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer42_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer42_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer42_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer42_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer42_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer42_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer42_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer42_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer42_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer42_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer45_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer45_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer45_out_V_data_0_V_empty_n : STD_LOGIC;
    signal layer45_out_V_data_1_V_full_n : STD_LOGIC;
    signal layer45_out_V_data_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer45_out_V_data_1_V_empty_n : STD_LOGIC;
    signal layer45_out_V_data_2_V_full_n : STD_LOGIC;
    signal layer45_out_V_data_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer45_out_V_data_2_V_empty_n : STD_LOGIC;
    signal layer45_out_V_data_3_V_full_n : STD_LOGIC;
    signal layer45_out_V_data_3_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer45_out_V_data_3_V_empty_n : STD_LOGIC;
    signal layer61_out_V_data_0_V_full_n : STD_LOGIC;
    signal layer61_out_V_data_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal layer61_out_V_data_0_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready : STD_LOGIC;
    signal clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready : STD_LOGIC;
    signal add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_full_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_empty_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_full_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_empty_n : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_full_n : STD_LOGIC;
    signal pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_write : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_empty_n : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_full_n : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_write : STD_LOGIC;
    signal start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_full_n : STD_LOGIC;
    signal start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_empty_n : STD_LOGIC;
    signal start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_full_n : STD_LOGIC;
    signal start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_empty_n : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_full_n : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_write : STD_LOGIC;
    signal start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_full_n : STD_LOGIC;
    signal start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_empty_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_full_n : STD_LOGIC;
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_empty_n : STD_LOGIC;
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_full_n : STD_LOGIC;
    signal relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_write : STD_LOGIC;

    component clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_TVALID : IN STD_LOGIC;
        data_V_data_0_V_TREADY : OUT STD_LOGIC;
        data_V_data_1_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_TVALID : IN STD_LOGIC;
        data_V_data_1_V_TREADY : OUT STD_LOGIC;
        data_V_data_2_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_TVALID : IN STD_LOGIC;
        data_V_data_2_V_TREADY : OUT STD_LOGIC;
        data_V_data_3_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_TVALID : IN STD_LOGIC;
        data_V_data_3_V_TREADY : OUT STD_LOGIC;
        res1_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res1_V_data_0_V_full_n : IN STD_LOGIC;
        res1_V_data_0_V_write : OUT STD_LOGIC;
        res1_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res1_V_data_1_V_full_n : IN STD_LOGIC;
        res1_V_data_1_V_write : OUT STD_LOGIC;
        res1_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res1_V_data_2_V_full_n : IN STD_LOGIC;
        res1_V_data_2_V_write : OUT STD_LOGIC;
        res1_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res1_V_data_3_V_full_n : IN STD_LOGIC;
        res1_V_data_3_V_write : OUT STD_LOGIC;
        res2_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res2_V_data_0_V_full_n : IN STD_LOGIC;
        res2_V_data_0_V_write : OUT STD_LOGIC;
        res2_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res2_V_data_1_V_full_n : IN STD_LOGIC;
        res2_V_data_1_V_write : OUT STD_LOGIC;
        res2_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res2_V_data_2_V_full_n : IN STD_LOGIC;
        res2_V_data_2_V_write : OUT STD_LOGIC;
        res2_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res2_V_data_3_V_full_n : IN STD_LOGIC;
        res2_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_V_full_n : IN STD_LOGIC;
        res_V_data_V_write : OUT STD_LOGIC );
    end component;


    component add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data1_V_data_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_V_data_V_TVALID : IN STD_LOGIC;
        data1_V_data_V_TREADY : OUT STD_LOGIC;
        data2_V_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_V_data_V_empty_n : IN STD_LOGIC;
        data2_V_data_V_read : OUT STD_LOGIC;
        res_V_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_V_full_n : IN STD_LOGIC;
        res_V_data_V_write : OUT STD_LOGIC );
    end component;


    component zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_V_empty_n : IN STD_LOGIC;
        data_V_data_V_read : OUT STD_LOGIC;
        res_V_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_V_full_n : IN STD_LOGIC;
        res_V_data_V_write : OUT STD_LOGIC );
    end component;


    component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_V_empty_n : IN STD_LOGIC;
        data_V_data_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_TVALID : IN STD_LOGIC;
        data_V_data_0_V_TREADY : OUT STD_LOGIC;
        data_V_data_1_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_TVALID : IN STD_LOGIC;
        data_V_data_1_V_TREADY : OUT STD_LOGIC;
        data_V_data_2_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_TVALID : IN STD_LOGIC;
        data_V_data_2_V_TREADY : OUT STD_LOGIC;
        data_V_data_3_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_TVALID : IN STD_LOGIC;
        data_V_data_3_V_TREADY : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data1_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_V_data_0_V_empty_n : IN STD_LOGIC;
        data1_V_data_0_V_read : OUT STD_LOGIC;
        data1_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_V_data_1_V_empty_n : IN STD_LOGIC;
        data1_V_data_1_V_read : OUT STD_LOGIC;
        data1_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_V_data_2_V_empty_n : IN STD_LOGIC;
        data1_V_data_2_V_read : OUT STD_LOGIC;
        data1_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_V_data_3_V_empty_n : IN STD_LOGIC;
        data1_V_data_3_V_read : OUT STD_LOGIC;
        data2_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_V_data_0_V_empty_n : IN STD_LOGIC;
        data2_V_data_0_V_read : OUT STD_LOGIC;
        data2_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_V_data_1_V_empty_n : IN STD_LOGIC;
        data2_V_data_1_V_read : OUT STD_LOGIC;
        data2_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_V_data_2_V_empty_n : IN STD_LOGIC;
        data2_V_data_2_V_read : OUT STD_LOGIC;
        data2_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_V_data_3_V_empty_n : IN STD_LOGIC;
        data2_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC;
        res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_4_V_full_n : IN STD_LOGIC;
        res_V_data_4_V_write : OUT STD_LOGIC;
        res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_5_V_full_n : IN STD_LOGIC;
        res_V_data_5_V_write : OUT STD_LOGIC;
        res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_6_V_full_n : IN STD_LOGIC;
        res_V_data_6_V_write : OUT STD_LOGIC;
        res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_7_V_full_n : IN STD_LOGIC;
        res_V_data_7_V_write : OUT STD_LOGIC );
    end component;


    component relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_4_V_empty_n : IN STD_LOGIC;
        data_V_data_4_V_read : OUT STD_LOGIC;
        data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_5_V_empty_n : IN STD_LOGIC;
        data_V_data_5_V_read : OUT STD_LOGIC;
        data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_6_V_empty_n : IN STD_LOGIC;
        data_V_data_6_V_read : OUT STD_LOGIC;
        data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_7_V_empty_n : IN STD_LOGIC;
        data_V_data_7_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC;
        res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_4_V_full_n : IN STD_LOGIC;
        res_V_data_4_V_write : OUT STD_LOGIC;
        res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_5_V_full_n : IN STD_LOGIC;
        res_V_data_5_V_write : OUT STD_LOGIC;
        res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_6_V_full_n : IN STD_LOGIC;
        res_V_data_6_V_write : OUT STD_LOGIC;
        res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_7_V_full_n : IN STD_LOGIC;
        res_V_data_7_V_write : OUT STD_LOGIC );
    end component;


    component zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_4_V_empty_n : IN STD_LOGIC;
        data_V_data_4_V_read : OUT STD_LOGIC;
        data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_5_V_empty_n : IN STD_LOGIC;
        data_V_data_5_V_read : OUT STD_LOGIC;
        data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_6_V_empty_n : IN STD_LOGIC;
        data_V_data_6_V_read : OUT STD_LOGIC;
        data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_7_V_empty_n : IN STD_LOGIC;
        data_V_data_7_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC;
        res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_4_V_full_n : IN STD_LOGIC;
        res_V_data_4_V_write : OUT STD_LOGIC;
        res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_5_V_full_n : IN STD_LOGIC;
        res_V_data_5_V_write : OUT STD_LOGIC;
        res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_6_V_full_n : IN STD_LOGIC;
        res_V_data_6_V_write : OUT STD_LOGIC;
        res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_7_V_full_n : IN STD_LOGIC;
        res_V_data_7_V_write : OUT STD_LOGIC );
    end component;


    component conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_4_V_empty_n : IN STD_LOGIC;
        data_V_data_4_V_read : OUT STD_LOGIC;
        data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_5_V_empty_n : IN STD_LOGIC;
        data_V_data_5_V_read : OUT STD_LOGIC;
        data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_6_V_empty_n : IN STD_LOGIC;
        data_V_data_6_V_read : OUT STD_LOGIC;
        data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_7_V_empty_n : IN STD_LOGIC;
        data_V_data_7_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC;
        res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_4_V_full_n : IN STD_LOGIC;
        res_V_data_4_V_write : OUT STD_LOGIC;
        res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_5_V_full_n : IN STD_LOGIC;
        res_V_data_5_V_write : OUT STD_LOGIC;
        res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_6_V_full_n : IN STD_LOGIC;
        res_V_data_6_V_write : OUT STD_LOGIC;
        res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_7_V_full_n : IN STD_LOGIC;
        res_V_data_7_V_write : OUT STD_LOGIC );
    end component;


    component relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_4_V_empty_n : IN STD_LOGIC;
        data_V_data_4_V_read : OUT STD_LOGIC;
        data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_5_V_empty_n : IN STD_LOGIC;
        data_V_data_5_V_read : OUT STD_LOGIC;
        data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_6_V_empty_n : IN STD_LOGIC;
        data_V_data_6_V_read : OUT STD_LOGIC;
        data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_7_V_empty_n : IN STD_LOGIC;
        data_V_data_7_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC;
        res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_4_V_full_n : IN STD_LOGIC;
        res_V_data_4_V_write : OUT STD_LOGIC;
        res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_5_V_full_n : IN STD_LOGIC;
        res_V_data_5_V_write : OUT STD_LOGIC;
        res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_6_V_full_n : IN STD_LOGIC;
        res_V_data_6_V_write : OUT STD_LOGIC;
        res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_7_V_full_n : IN STD_LOGIC;
        res_V_data_7_V_write : OUT STD_LOGIC );
    end component;


    component resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        image_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        image_V_data_0_V_empty_n : IN STD_LOGIC;
        image_V_data_0_V_read : OUT STD_LOGIC;
        image_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        image_V_data_1_V_empty_n : IN STD_LOGIC;
        image_V_data_1_V_read : OUT STD_LOGIC;
        image_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        image_V_data_2_V_empty_n : IN STD_LOGIC;
        image_V_data_2_V_read : OUT STD_LOGIC;
        image_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        image_V_data_3_V_empty_n : IN STD_LOGIC;
        image_V_data_3_V_read : OUT STD_LOGIC;
        image_V_data_4_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        image_V_data_4_V_empty_n : IN STD_LOGIC;
        image_V_data_4_V_read : OUT STD_LOGIC;
        image_V_data_5_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        image_V_data_5_V_empty_n : IN STD_LOGIC;
        image_V_data_5_V_read : OUT STD_LOGIC;
        image_V_data_6_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        image_V_data_6_V_empty_n : IN STD_LOGIC;
        image_V_data_6_V_read : OUT STD_LOGIC;
        image_V_data_7_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        image_V_data_7_V_empty_n : IN STD_LOGIC;
        image_V_data_7_V_read : OUT STD_LOGIC;
        resized_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        resized_V_data_0_V_full_n : IN STD_LOGIC;
        resized_V_data_0_V_write : OUT STD_LOGIC;
        resized_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        resized_V_data_1_V_full_n : IN STD_LOGIC;
        resized_V_data_1_V_write : OUT STD_LOGIC;
        resized_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        resized_V_data_2_V_full_n : IN STD_LOGIC;
        resized_V_data_2_V_write : OUT STD_LOGIC;
        resized_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        resized_V_data_3_V_full_n : IN STD_LOGIC;
        resized_V_data_3_V_write : OUT STD_LOGIC;
        resized_V_data_4_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        resized_V_data_4_V_full_n : IN STD_LOGIC;
        resized_V_data_4_V_write : OUT STD_LOGIC;
        resized_V_data_5_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        resized_V_data_5_V_full_n : IN STD_LOGIC;
        resized_V_data_5_V_write : OUT STD_LOGIC;
        resized_V_data_6_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        resized_V_data_6_V_full_n : IN STD_LOGIC;
        resized_V_data_6_V_write : OUT STD_LOGIC;
        resized_V_data_7_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        resized_V_data_7_V_full_n : IN STD_LOGIC;
        resized_V_data_7_V_write : OUT STD_LOGIC );
    end component;


    component zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_4_V_empty_n : IN STD_LOGIC;
        data_V_data_4_V_read : OUT STD_LOGIC;
        data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_5_V_empty_n : IN STD_LOGIC;
        data_V_data_5_V_read : OUT STD_LOGIC;
        data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_6_V_empty_n : IN STD_LOGIC;
        data_V_data_6_V_read : OUT STD_LOGIC;
        data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_7_V_empty_n : IN STD_LOGIC;
        data_V_data_7_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC;
        res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_4_V_full_n : IN STD_LOGIC;
        res_V_data_4_V_write : OUT STD_LOGIC;
        res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_5_V_full_n : IN STD_LOGIC;
        res_V_data_5_V_write : OUT STD_LOGIC;
        res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_6_V_full_n : IN STD_LOGIC;
        res_V_data_6_V_write : OUT STD_LOGIC;
        res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_7_V_full_n : IN STD_LOGIC;
        res_V_data_7_V_write : OUT STD_LOGIC );
    end component;


    component conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        data_V_data_4_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_4_V_empty_n : IN STD_LOGIC;
        data_V_data_4_V_read : OUT STD_LOGIC;
        data_V_data_5_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_5_V_empty_n : IN STD_LOGIC;
        data_V_data_5_V_read : OUT STD_LOGIC;
        data_V_data_6_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_6_V_empty_n : IN STD_LOGIC;
        data_V_data_6_V_read : OUT STD_LOGIC;
        data_V_data_7_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_7_V_empty_n : IN STD_LOGIC;
        data_V_data_7_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data1_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_V_data_0_V_empty_n : IN STD_LOGIC;
        data1_V_data_0_V_read : OUT STD_LOGIC;
        data1_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_V_data_1_V_empty_n : IN STD_LOGIC;
        data1_V_data_1_V_read : OUT STD_LOGIC;
        data1_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_V_data_2_V_empty_n : IN STD_LOGIC;
        data1_V_data_2_V_read : OUT STD_LOGIC;
        data1_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data1_V_data_3_V_empty_n : IN STD_LOGIC;
        data1_V_data_3_V_read : OUT STD_LOGIC;
        data2_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_V_data_0_V_empty_n : IN STD_LOGIC;
        data2_V_data_0_V_read : OUT STD_LOGIC;
        data2_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_V_data_1_V_empty_n : IN STD_LOGIC;
        data2_V_data_1_V_read : OUT STD_LOGIC;
        data2_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_V_data_2_V_empty_n : IN STD_LOGIC;
        data2_V_data_2_V_read : OUT STD_LOGIC;
        data2_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data2_V_data_3_V_empty_n : IN STD_LOGIC;
        data2_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_0_V_full_n : IN STD_LOGIC;
        res_V_data_0_V_write : OUT STD_LOGIC;
        res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_1_V_full_n : IN STD_LOGIC;
        res_V_data_1_V_write : OUT STD_LOGIC;
        res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_2_V_full_n : IN STD_LOGIC;
        res_V_data_2_V_write : OUT STD_LOGIC;
        res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_3_V_full_n : IN STD_LOGIC;
        res_V_data_3_V_write : OUT STD_LOGIC );
    end component;


    component pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_0_V_empty_n : IN STD_LOGIC;
        data_V_data_0_V_read : OUT STD_LOGIC;
        data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_1_V_empty_n : IN STD_LOGIC;
        data_V_data_1_V_read : OUT STD_LOGIC;
        data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_2_V_empty_n : IN STD_LOGIC;
        data_V_data_2_V_read : OUT STD_LOGIC;
        data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_3_V_empty_n : IN STD_LOGIC;
        data_V_data_3_V_read : OUT STD_LOGIC;
        res_V_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_V_full_n : IN STD_LOGIC;
        res_V_data_V_write : OUT STD_LOGIC );
    end component;


    component relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        data_V_data_V_empty_n : IN STD_LOGIC;
        data_V_data_V_read : OUT STD_LOGIC;
        res_V_data_V_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        res_V_data_V_TVALID : OUT STD_LOGIC;
        res_V_data_V_TREADY : IN STD_LOGIC );
    end component;


    component fifo_w8_d4096_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d4356_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d4225_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d1024_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w8_d1156_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0 : component clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_start,
        start_full_n => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_full_n,
        ap_done => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_done,
        ap_continue => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_continue,
        ap_idle => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_idle,
        ap_ready => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready,
        start_out => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_out,
        start_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_write,
        data_V_data_0_V_TDATA => pos_enc_main_V_data_0_V_TDATA,
        data_V_data_0_V_TVALID => pos_enc_main_V_data_0_V_TVALID,
        data_V_data_0_V_TREADY => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_0_V_TREADY,
        data_V_data_1_V_TDATA => pos_enc_main_V_data_1_V_TDATA,
        data_V_data_1_V_TVALID => pos_enc_main_V_data_1_V_TVALID,
        data_V_data_1_V_TREADY => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_1_V_TREADY,
        data_V_data_2_V_TDATA => pos_enc_main_V_data_2_V_TDATA,
        data_V_data_2_V_TVALID => pos_enc_main_V_data_2_V_TVALID,
        data_V_data_2_V_TREADY => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_2_V_TREADY,
        data_V_data_3_V_TDATA => pos_enc_main_V_data_3_V_TDATA,
        data_V_data_3_V_TVALID => pos_enc_main_V_data_3_V_TVALID,
        data_V_data_3_V_TREADY => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_3_V_TREADY,
        res1_V_data_0_V_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_din,
        res1_V_data_0_V_full_n => layer52_cpy1_V_data_0_V_full_n,
        res1_V_data_0_V_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_write,
        res1_V_data_1_V_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_din,
        res1_V_data_1_V_full_n => layer52_cpy1_V_data_1_V_full_n,
        res1_V_data_1_V_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_write,
        res1_V_data_2_V_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_din,
        res1_V_data_2_V_full_n => layer52_cpy1_V_data_2_V_full_n,
        res1_V_data_2_V_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_write,
        res1_V_data_3_V_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_din,
        res1_V_data_3_V_full_n => layer52_cpy1_V_data_3_V_full_n,
        res1_V_data_3_V_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_write,
        res2_V_data_0_V_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_din,
        res2_V_data_0_V_full_n => layer52_cpy2_V_data_0_V_full_n,
        res2_V_data_0_V_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_write,
        res2_V_data_1_V_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_din,
        res2_V_data_1_V_full_n => layer52_cpy2_V_data_1_V_full_n,
        res2_V_data_1_V_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_write,
        res2_V_data_2_V_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_din,
        res2_V_data_2_V_full_n => layer52_cpy2_V_data_2_V_full_n,
        res2_V_data_2_V_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_write,
        res2_V_data_3_V_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_din,
        res2_V_data_3_V_full_n => layer52_cpy2_V_data_3_V_full_n,
        res2_V_data_3_V_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_write);

    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0 : component pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_start,
        ap_done => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_done,
        ap_continue => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_continue,
        ap_idle => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_idle,
        ap_ready => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_ready,
        data_V_data_0_V_dout => layer52_cpy1_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer52_cpy1_V_data_0_V_empty_n,
        data_V_data_0_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer52_cpy1_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer52_cpy1_V_data_1_V_empty_n,
        data_V_data_1_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer52_cpy1_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer52_cpy1_V_data_2_V_empty_n,
        data_V_data_2_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer52_cpy1_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer52_cpy1_V_data_3_V_empty_n,
        data_V_data_3_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_3_V_read,
        res_V_data_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_din,
        res_V_data_V_full_n => layer49_out_V_data_0_V_full_n,
        res_V_data_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_write);

    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0 : component add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_full_n,
        ap_done => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_done,
        ap_continue => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_continue,
        ap_idle => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_idle,
        ap_ready => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready,
        start_out => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_out,
        start_write => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_write,
        data1_V_data_V_TDATA => input_images_V_data_0_V_TDATA,
        data1_V_data_V_TVALID => input_images_V_data_0_V_TVALID,
        data1_V_data_V_TREADY => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data1_V_data_V_TREADY,
        data2_V_data_V_dout => layer49_out_V_data_0_V_dout,
        data2_V_data_V_empty_n => layer49_out_V_data_0_V_empty_n,
        data2_V_data_V_read => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data2_V_data_V_read,
        res_V_data_V_din => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_din,
        res_V_data_V_full_n => layer5_out_V_data_0_V_full_n,
        res_V_data_V_write => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_write);

    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0 : component zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_write,
        data_V_data_V_dout => layer5_out_V_data_0_V_dout,
        data_V_data_V_empty_n => layer5_out_V_data_0_V_empty_n,
        data_V_data_V_read => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_data_V_data_V_read,
        res_V_data_V_din => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_din,
        res_V_data_V_full_n => layer53_out_V_data_0_V_full_n,
        res_V_data_V_write => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_write);

    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0 : component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_write,
        data_V_data_V_dout => layer53_out_V_data_0_V_dout,
        data_V_data_V_empty_n => layer53_out_V_data_0_V_empty_n,
        data_V_data_V_read => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_data_V_data_V_read,
        res_V_data_0_V_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer6_out_V_data_0_V_full_n,
        res_V_data_0_V_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer6_out_V_data_1_V_full_n,
        res_V_data_1_V_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer6_out_V_data_2_V_full_n,
        res_V_data_2_V_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer6_out_V_data_3_V_full_n,
        res_V_data_3_V_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_write);

    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0 : component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_full_n,
        ap_done => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_done,
        ap_continue => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_ready,
        start_out => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_out,
        start_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_write,
        data_V_data_0_V_dout => layer6_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer6_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer6_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer6_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer6_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer6_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer6_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer6_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer9_out_V_data_0_V_full_n,
        res_V_data_0_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer9_out_V_data_1_V_full_n,
        res_V_data_1_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer9_out_V_data_2_V_full_n,
        res_V_data_2_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer9_out_V_data_3_V_full_n,
        res_V_data_3_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_write);

    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0 : component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_write,
        data_V_data_0_V_dout => layer9_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer9_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer9_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer9_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer9_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer9_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer9_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer9_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer54_out_V_data_0_V_full_n,
        res_V_data_0_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer54_out_V_data_1_V_full_n,
        res_V_data_1_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer54_out_V_data_2_V_full_n,
        res_V_data_2_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer54_out_V_data_3_V_full_n,
        res_V_data_3_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_write);

    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0 : component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_write,
        data_V_data_0_V_dout => layer54_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer54_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer54_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer54_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer54_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer54_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer54_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer54_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer10_out_V_data_0_V_full_n,
        res_V_data_0_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer10_out_V_data_1_V_full_n,
        res_V_data_1_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer10_out_V_data_2_V_full_n,
        res_V_data_2_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer10_out_V_data_3_V_full_n,
        res_V_data_3_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_write);

    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0 : component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_full_n,
        ap_done => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_done,
        ap_continue => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_ready,
        start_out => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_out,
        start_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_write,
        data_V_data_0_V_dout => layer10_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer10_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer10_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer10_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer10_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer10_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer10_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer10_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer13_out_V_data_0_V_full_n,
        res_V_data_0_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer13_out_V_data_1_V_full_n,
        res_V_data_1_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer13_out_V_data_2_V_full_n,
        res_V_data_2_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer13_out_V_data_3_V_full_n,
        res_V_data_3_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_write);

    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0 : component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_write,
        data_V_data_0_V_dout => layer13_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer13_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer13_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer13_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer13_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer13_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer13_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer13_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer55_out_V_data_0_V_full_n,
        res_V_data_0_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer55_out_V_data_1_V_full_n,
        res_V_data_1_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer55_out_V_data_2_V_full_n,
        res_V_data_2_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer55_out_V_data_3_V_full_n,
        res_V_data_3_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_write);

    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0 : component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_write,
        data_V_data_0_V_dout => layer55_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer55_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer55_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer55_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer55_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer55_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer55_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer55_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer14_out_V_data_0_V_full_n,
        res_V_data_0_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer14_out_V_data_1_V_full_n,
        res_V_data_1_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer14_out_V_data_2_V_full_n,
        res_V_data_2_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer14_out_V_data_3_V_full_n,
        res_V_data_3_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_write);

    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0 : component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_start,
        ap_done => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_done,
        ap_continue => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_ready,
        data_V_data_0_V_dout => layer14_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer14_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer14_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer14_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer14_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer14_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer14_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer14_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer18_out_V_data_0_V_full_n,
        res_V_data_0_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer18_out_V_data_1_V_full_n,
        res_V_data_1_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer18_out_V_data_2_V_full_n,
        res_V_data_2_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer18_out_V_data_3_V_full_n,
        res_V_data_3_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_write);

    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0 : component pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_start,
        start_full_n => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_full_n,
        ap_done => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_done,
        ap_continue => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_continue,
        ap_idle => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_idle,
        ap_ready => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready,
        start_out => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_out,
        start_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_write,
        data_V_data_0_V_TDATA => pos_enc_bottleneck_V_data_0_V_TDATA,
        data_V_data_0_V_TVALID => pos_enc_bottleneck_V_data_0_V_TVALID,
        data_V_data_0_V_TREADY => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_0_V_TREADY,
        data_V_data_1_V_TDATA => pos_enc_bottleneck_V_data_1_V_TDATA,
        data_V_data_1_V_TVALID => pos_enc_bottleneck_V_data_1_V_TVALID,
        data_V_data_1_V_TREADY => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_1_V_TREADY,
        data_V_data_2_V_TDATA => pos_enc_bottleneck_V_data_2_V_TDATA,
        data_V_data_2_V_TVALID => pos_enc_bottleneck_V_data_2_V_TVALID,
        data_V_data_2_V_TREADY => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_2_V_TREADY,
        data_V_data_3_V_TDATA => pos_enc_bottleneck_V_data_3_V_TDATA,
        data_V_data_3_V_TVALID => pos_enc_bottleneck_V_data_3_V_TVALID,
        data_V_data_3_V_TREADY => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_3_V_TREADY,
        res_V_data_0_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer50_out_V_data_0_V_full_n,
        res_V_data_0_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer50_out_V_data_1_V_full_n,
        res_V_data_1_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer50_out_V_data_2_V_full_n,
        res_V_data_2_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer50_out_V_data_3_V_full_n,
        res_V_data_3_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_write);

    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0 : component add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_full_n,
        ap_done => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_done,
        ap_continue => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_continue,
        ap_idle => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_idle,
        ap_ready => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_ready,
        start_out => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_out,
        start_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_write,
        data1_V_data_0_V_dout => layer18_out_V_data_0_V_dout,
        data1_V_data_0_V_empty_n => layer18_out_V_data_0_V_empty_n,
        data1_V_data_0_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_0_V_read,
        data1_V_data_1_V_dout => layer18_out_V_data_1_V_dout,
        data1_V_data_1_V_empty_n => layer18_out_V_data_1_V_empty_n,
        data1_V_data_1_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_1_V_read,
        data1_V_data_2_V_dout => layer18_out_V_data_2_V_dout,
        data1_V_data_2_V_empty_n => layer18_out_V_data_2_V_empty_n,
        data1_V_data_2_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_2_V_read,
        data1_V_data_3_V_dout => layer18_out_V_data_3_V_dout,
        data1_V_data_3_V_empty_n => layer18_out_V_data_3_V_empty_n,
        data1_V_data_3_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_3_V_read,
        data2_V_data_0_V_dout => layer50_out_V_data_0_V_dout,
        data2_V_data_0_V_empty_n => layer50_out_V_data_0_V_empty_n,
        data2_V_data_0_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_0_V_read,
        data2_V_data_1_V_dout => layer50_out_V_data_1_V_dout,
        data2_V_data_1_V_empty_n => layer50_out_V_data_1_V_empty_n,
        data2_V_data_1_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_1_V_read,
        data2_V_data_2_V_dout => layer50_out_V_data_2_V_dout,
        data2_V_data_2_V_empty_n => layer50_out_V_data_2_V_empty_n,
        data2_V_data_2_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_2_V_read,
        data2_V_data_3_V_dout => layer50_out_V_data_3_V_dout,
        data2_V_data_3_V_empty_n => layer50_out_V_data_3_V_empty_n,
        data2_V_data_3_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_3_V_read,
        res_V_data_0_V_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer21_out_V_data_0_V_full_n,
        res_V_data_0_V_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer21_out_V_data_1_V_full_n,
        res_V_data_1_V_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer21_out_V_data_2_V_full_n,
        res_V_data_2_V_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer21_out_V_data_3_V_full_n,
        res_V_data_3_V_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_write);

    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0 : component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_write,
        data_V_data_0_V_dout => layer21_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer21_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer21_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer21_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer21_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer21_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer21_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer21_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer56_out_V_data_0_V_full_n,
        res_V_data_0_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer56_out_V_data_1_V_full_n,
        res_V_data_1_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer56_out_V_data_2_V_full_n,
        res_V_data_2_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer56_out_V_data_3_V_full_n,
        res_V_data_3_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_write);

    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0 : component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_write,
        data_V_data_0_V_dout => layer56_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer56_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer56_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer56_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer56_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer56_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer56_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer56_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer22_out_V_data_0_V_full_n,
        res_V_data_0_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer22_out_V_data_1_V_full_n,
        res_V_data_1_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer22_out_V_data_2_V_full_n,
        res_V_data_2_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer22_out_V_data_3_V_full_n,
        res_V_data_3_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_write,
        res_V_data_4_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_din,
        res_V_data_4_V_full_n => layer22_out_V_data_4_V_full_n,
        res_V_data_4_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_write,
        res_V_data_5_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_din,
        res_V_data_5_V_full_n => layer22_out_V_data_5_V_full_n,
        res_V_data_5_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_write,
        res_V_data_6_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_din,
        res_V_data_6_V_full_n => layer22_out_V_data_6_V_full_n,
        res_V_data_6_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_write,
        res_V_data_7_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_din,
        res_V_data_7_V_full_n => layer22_out_V_data_7_V_full_n,
        res_V_data_7_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_write);

    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0 : component relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_full_n,
        ap_done => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_done,
        ap_continue => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_ready,
        start_out => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_out,
        start_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_write,
        data_V_data_0_V_dout => layer22_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer22_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer22_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer22_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer22_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer22_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer22_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer22_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_3_V_read,
        data_V_data_4_V_dout => layer22_out_V_data_4_V_dout,
        data_V_data_4_V_empty_n => layer22_out_V_data_4_V_empty_n,
        data_V_data_4_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_4_V_read,
        data_V_data_5_V_dout => layer22_out_V_data_5_V_dout,
        data_V_data_5_V_empty_n => layer22_out_V_data_5_V_empty_n,
        data_V_data_5_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_5_V_read,
        data_V_data_6_V_dout => layer22_out_V_data_6_V_dout,
        data_V_data_6_V_empty_n => layer22_out_V_data_6_V_empty_n,
        data_V_data_6_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_6_V_read,
        data_V_data_7_V_dout => layer22_out_V_data_7_V_dout,
        data_V_data_7_V_empty_n => layer22_out_V_data_7_V_empty_n,
        data_V_data_7_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_7_V_read,
        res_V_data_0_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer25_out_V_data_0_V_full_n,
        res_V_data_0_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer25_out_V_data_1_V_full_n,
        res_V_data_1_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer25_out_V_data_2_V_full_n,
        res_V_data_2_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer25_out_V_data_3_V_full_n,
        res_V_data_3_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_write,
        res_V_data_4_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_din,
        res_V_data_4_V_full_n => layer25_out_V_data_4_V_full_n,
        res_V_data_4_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_write,
        res_V_data_5_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_din,
        res_V_data_5_V_full_n => layer25_out_V_data_5_V_full_n,
        res_V_data_5_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_write,
        res_V_data_6_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_din,
        res_V_data_6_V_full_n => layer25_out_V_data_6_V_full_n,
        res_V_data_6_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_write,
        res_V_data_7_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_din,
        res_V_data_7_V_full_n => layer25_out_V_data_7_V_full_n,
        res_V_data_7_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_write);

    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0 : component zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_write,
        data_V_data_0_V_dout => layer25_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer25_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer25_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer25_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer25_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer25_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer25_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer25_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_3_V_read,
        data_V_data_4_V_dout => layer25_out_V_data_4_V_dout,
        data_V_data_4_V_empty_n => layer25_out_V_data_4_V_empty_n,
        data_V_data_4_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_4_V_read,
        data_V_data_5_V_dout => layer25_out_V_data_5_V_dout,
        data_V_data_5_V_empty_n => layer25_out_V_data_5_V_empty_n,
        data_V_data_5_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_5_V_read,
        data_V_data_6_V_dout => layer25_out_V_data_6_V_dout,
        data_V_data_6_V_empty_n => layer25_out_V_data_6_V_empty_n,
        data_V_data_6_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_6_V_read,
        data_V_data_7_V_dout => layer25_out_V_data_7_V_dout,
        data_V_data_7_V_empty_n => layer25_out_V_data_7_V_empty_n,
        data_V_data_7_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_7_V_read,
        res_V_data_0_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer57_out_V_data_0_V_full_n,
        res_V_data_0_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer57_out_V_data_1_V_full_n,
        res_V_data_1_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer57_out_V_data_2_V_full_n,
        res_V_data_2_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer57_out_V_data_3_V_full_n,
        res_V_data_3_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_write,
        res_V_data_4_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_din,
        res_V_data_4_V_full_n => layer57_out_V_data_4_V_full_n,
        res_V_data_4_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_write,
        res_V_data_5_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_din,
        res_V_data_5_V_full_n => layer57_out_V_data_5_V_full_n,
        res_V_data_5_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_write,
        res_V_data_6_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_din,
        res_V_data_6_V_full_n => layer57_out_V_data_6_V_full_n,
        res_V_data_6_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_write,
        res_V_data_7_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_din,
        res_V_data_7_V_full_n => layer57_out_V_data_7_V_full_n,
        res_V_data_7_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_write);

    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0 : component conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_write,
        data_V_data_0_V_dout => layer57_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer57_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer57_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer57_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer57_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer57_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer57_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer57_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_3_V_read,
        data_V_data_4_V_dout => layer57_out_V_data_4_V_dout,
        data_V_data_4_V_empty_n => layer57_out_V_data_4_V_empty_n,
        data_V_data_4_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_4_V_read,
        data_V_data_5_V_dout => layer57_out_V_data_5_V_dout,
        data_V_data_5_V_empty_n => layer57_out_V_data_5_V_empty_n,
        data_V_data_5_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_5_V_read,
        data_V_data_6_V_dout => layer57_out_V_data_6_V_dout,
        data_V_data_6_V_empty_n => layer57_out_V_data_6_V_empty_n,
        data_V_data_6_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_6_V_read,
        data_V_data_7_V_dout => layer57_out_V_data_7_V_dout,
        data_V_data_7_V_empty_n => layer57_out_V_data_7_V_empty_n,
        data_V_data_7_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_7_V_read,
        res_V_data_0_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer26_out_V_data_0_V_full_n,
        res_V_data_0_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer26_out_V_data_1_V_full_n,
        res_V_data_1_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer26_out_V_data_2_V_full_n,
        res_V_data_2_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer26_out_V_data_3_V_full_n,
        res_V_data_3_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_write,
        res_V_data_4_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_din,
        res_V_data_4_V_full_n => layer26_out_V_data_4_V_full_n,
        res_V_data_4_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_write,
        res_V_data_5_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_din,
        res_V_data_5_V_full_n => layer26_out_V_data_5_V_full_n,
        res_V_data_5_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_write,
        res_V_data_6_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_din,
        res_V_data_6_V_full_n => layer26_out_V_data_6_V_full_n,
        res_V_data_6_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_write,
        res_V_data_7_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_din,
        res_V_data_7_V_full_n => layer26_out_V_data_7_V_full_n,
        res_V_data_7_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_write);

    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0 : component relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_start,
        start_full_n => start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_full_n,
        ap_done => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_done,
        ap_continue => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_ready,
        start_out => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_out,
        start_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_write,
        data_V_data_0_V_dout => layer26_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer26_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer26_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer26_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer26_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer26_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer26_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer26_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_3_V_read,
        data_V_data_4_V_dout => layer26_out_V_data_4_V_dout,
        data_V_data_4_V_empty_n => layer26_out_V_data_4_V_empty_n,
        data_V_data_4_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_4_V_read,
        data_V_data_5_V_dout => layer26_out_V_data_5_V_dout,
        data_V_data_5_V_empty_n => layer26_out_V_data_5_V_empty_n,
        data_V_data_5_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_5_V_read,
        data_V_data_6_V_dout => layer26_out_V_data_6_V_dout,
        data_V_data_6_V_empty_n => layer26_out_V_data_6_V_empty_n,
        data_V_data_6_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_6_V_read,
        data_V_data_7_V_dout => layer26_out_V_data_7_V_dout,
        data_V_data_7_V_empty_n => layer26_out_V_data_7_V_empty_n,
        data_V_data_7_V_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_7_V_read,
        res_V_data_0_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer29_out_V_data_0_V_full_n,
        res_V_data_0_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer29_out_V_data_1_V_full_n,
        res_V_data_1_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer29_out_V_data_2_V_full_n,
        res_V_data_2_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer29_out_V_data_3_V_full_n,
        res_V_data_3_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_write,
        res_V_data_4_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_din,
        res_V_data_4_V_full_n => layer29_out_V_data_4_V_full_n,
        res_V_data_4_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_write,
        res_V_data_5_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_din,
        res_V_data_5_V_full_n => layer29_out_V_data_5_V_full_n,
        res_V_data_5_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_write,
        res_V_data_6_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_din,
        res_V_data_6_V_full_n => layer29_out_V_data_6_V_full_n,
        res_V_data_6_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_write,
        res_V_data_7_V_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_din,
        res_V_data_7_V_full_n => layer29_out_V_data_7_V_full_n,
        res_V_data_7_V_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_write);

    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0 : component resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_full_n,
        ap_done => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_done,
        ap_continue => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_continue,
        ap_idle => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_idle,
        ap_ready => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_ready,
        start_out => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_out,
        start_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_write,
        image_V_data_0_V_dout => layer29_out_V_data_0_V_dout,
        image_V_data_0_V_empty_n => layer29_out_V_data_0_V_empty_n,
        image_V_data_0_V_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_0_V_read,
        image_V_data_1_V_dout => layer29_out_V_data_1_V_dout,
        image_V_data_1_V_empty_n => layer29_out_V_data_1_V_empty_n,
        image_V_data_1_V_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_1_V_read,
        image_V_data_2_V_dout => layer29_out_V_data_2_V_dout,
        image_V_data_2_V_empty_n => layer29_out_V_data_2_V_empty_n,
        image_V_data_2_V_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_2_V_read,
        image_V_data_3_V_dout => layer29_out_V_data_3_V_dout,
        image_V_data_3_V_empty_n => layer29_out_V_data_3_V_empty_n,
        image_V_data_3_V_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_3_V_read,
        image_V_data_4_V_dout => layer29_out_V_data_4_V_dout,
        image_V_data_4_V_empty_n => layer29_out_V_data_4_V_empty_n,
        image_V_data_4_V_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_4_V_read,
        image_V_data_5_V_dout => layer29_out_V_data_5_V_dout,
        image_V_data_5_V_empty_n => layer29_out_V_data_5_V_empty_n,
        image_V_data_5_V_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_5_V_read,
        image_V_data_6_V_dout => layer29_out_V_data_6_V_dout,
        image_V_data_6_V_empty_n => layer29_out_V_data_6_V_empty_n,
        image_V_data_6_V_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_6_V_read,
        image_V_data_7_V_dout => layer29_out_V_data_7_V_dout,
        image_V_data_7_V_empty_n => layer29_out_V_data_7_V_empty_n,
        image_V_data_7_V_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_7_V_read,
        resized_V_data_0_V_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_din,
        resized_V_data_0_V_full_n => layer30_out_V_data_0_V_full_n,
        resized_V_data_0_V_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_write,
        resized_V_data_1_V_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_din,
        resized_V_data_1_V_full_n => layer30_out_V_data_1_V_full_n,
        resized_V_data_1_V_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_write,
        resized_V_data_2_V_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_din,
        resized_V_data_2_V_full_n => layer30_out_V_data_2_V_full_n,
        resized_V_data_2_V_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_write,
        resized_V_data_3_V_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_din,
        resized_V_data_3_V_full_n => layer30_out_V_data_3_V_full_n,
        resized_V_data_3_V_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_write,
        resized_V_data_4_V_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_din,
        resized_V_data_4_V_full_n => layer30_out_V_data_4_V_full_n,
        resized_V_data_4_V_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_write,
        resized_V_data_5_V_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_din,
        resized_V_data_5_V_full_n => layer30_out_V_data_5_V_full_n,
        resized_V_data_5_V_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_write,
        resized_V_data_6_V_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_din,
        resized_V_data_6_V_full_n => layer30_out_V_data_6_V_full_n,
        resized_V_data_6_V_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_write,
        resized_V_data_7_V_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_din,
        resized_V_data_7_V_full_n => layer30_out_V_data_7_V_full_n,
        resized_V_data_7_V_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_write);

    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0 : component zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_write,
        data_V_data_0_V_dout => layer30_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer30_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer30_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer30_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer30_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer30_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer30_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer30_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_3_V_read,
        data_V_data_4_V_dout => layer30_out_V_data_4_V_dout,
        data_V_data_4_V_empty_n => layer30_out_V_data_4_V_empty_n,
        data_V_data_4_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_4_V_read,
        data_V_data_5_V_dout => layer30_out_V_data_5_V_dout,
        data_V_data_5_V_empty_n => layer30_out_V_data_5_V_empty_n,
        data_V_data_5_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_5_V_read,
        data_V_data_6_V_dout => layer30_out_V_data_6_V_dout,
        data_V_data_6_V_empty_n => layer30_out_V_data_6_V_empty_n,
        data_V_data_6_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_6_V_read,
        data_V_data_7_V_dout => layer30_out_V_data_7_V_dout,
        data_V_data_7_V_empty_n => layer30_out_V_data_7_V_empty_n,
        data_V_data_7_V_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_7_V_read,
        res_V_data_0_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer58_out_V_data_0_V_full_n,
        res_V_data_0_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer58_out_V_data_1_V_full_n,
        res_V_data_1_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer58_out_V_data_2_V_full_n,
        res_V_data_2_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer58_out_V_data_3_V_full_n,
        res_V_data_3_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_write,
        res_V_data_4_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_din,
        res_V_data_4_V_full_n => layer58_out_V_data_4_V_full_n,
        res_V_data_4_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_write,
        res_V_data_5_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_din,
        res_V_data_5_V_full_n => layer58_out_V_data_5_V_full_n,
        res_V_data_5_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_write,
        res_V_data_6_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_din,
        res_V_data_6_V_full_n => layer58_out_V_data_6_V_full_n,
        res_V_data_6_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_write,
        res_V_data_7_V_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_din,
        res_V_data_7_V_full_n => layer58_out_V_data_7_V_full_n,
        res_V_data_7_V_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_write);

    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0 : component conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_write,
        data_V_data_0_V_dout => layer58_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer58_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer58_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer58_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer58_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer58_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer58_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer58_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_3_V_read,
        data_V_data_4_V_dout => layer58_out_V_data_4_V_dout,
        data_V_data_4_V_empty_n => layer58_out_V_data_4_V_empty_n,
        data_V_data_4_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_4_V_read,
        data_V_data_5_V_dout => layer58_out_V_data_5_V_dout,
        data_V_data_5_V_empty_n => layer58_out_V_data_5_V_empty_n,
        data_V_data_5_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_5_V_read,
        data_V_data_6_V_dout => layer58_out_V_data_6_V_dout,
        data_V_data_6_V_empty_n => layer58_out_V_data_6_V_empty_n,
        data_V_data_6_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_6_V_read,
        data_V_data_7_V_dout => layer58_out_V_data_7_V_dout,
        data_V_data_7_V_empty_n => layer58_out_V_data_7_V_empty_n,
        data_V_data_7_V_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_7_V_read,
        res_V_data_0_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer31_out_V_data_0_V_full_n,
        res_V_data_0_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer31_out_V_data_1_V_full_n,
        res_V_data_1_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer31_out_V_data_2_V_full_n,
        res_V_data_2_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer31_out_V_data_3_V_full_n,
        res_V_data_3_V_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_write);

    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0 : component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_start,
        ap_done => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_done,
        ap_continue => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_ready,
        data_V_data_0_V_dout => layer31_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer31_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer31_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer31_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer31_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer31_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer31_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer31_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer34_out_V_data_0_V_full_n,
        res_V_data_0_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer34_out_V_data_1_V_full_n,
        res_V_data_1_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer34_out_V_data_2_V_full_n,
        res_V_data_2_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer34_out_V_data_3_V_full_n,
        res_V_data_3_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_write);

    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0 : component pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_start,
        start_full_n => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_full_n,
        ap_done => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_done,
        ap_continue => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_continue,
        ap_idle => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_idle,
        ap_ready => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_ready,
        start_out => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_out,
        start_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_write,
        data_V_data_0_V_dout => layer52_cpy2_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer52_cpy2_V_data_0_V_empty_n,
        data_V_data_0_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer52_cpy2_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer52_cpy2_V_data_1_V_empty_n,
        data_V_data_1_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer52_cpy2_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer52_cpy2_V_data_2_V_empty_n,
        data_V_data_2_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer52_cpy2_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer52_cpy2_V_data_3_V_empty_n,
        data_V_data_3_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer51_out_V_data_0_V_full_n,
        res_V_data_0_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer51_out_V_data_1_V_full_n,
        res_V_data_1_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer51_out_V_data_2_V_full_n,
        res_V_data_2_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer51_out_V_data_3_V_full_n,
        res_V_data_3_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_write);

    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0 : component add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_full_n,
        ap_done => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_done,
        ap_continue => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_continue,
        ap_idle => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_idle,
        ap_ready => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_ready,
        start_out => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_out,
        start_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_write,
        data1_V_data_0_V_dout => layer34_out_V_data_0_V_dout,
        data1_V_data_0_V_empty_n => layer34_out_V_data_0_V_empty_n,
        data1_V_data_0_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_0_V_read,
        data1_V_data_1_V_dout => layer34_out_V_data_1_V_dout,
        data1_V_data_1_V_empty_n => layer34_out_V_data_1_V_empty_n,
        data1_V_data_1_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_1_V_read,
        data1_V_data_2_V_dout => layer34_out_V_data_2_V_dout,
        data1_V_data_2_V_empty_n => layer34_out_V_data_2_V_empty_n,
        data1_V_data_2_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_2_V_read,
        data1_V_data_3_V_dout => layer34_out_V_data_3_V_dout,
        data1_V_data_3_V_empty_n => layer34_out_V_data_3_V_empty_n,
        data1_V_data_3_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_3_V_read,
        data2_V_data_0_V_dout => layer51_out_V_data_0_V_dout,
        data2_V_data_0_V_empty_n => layer51_out_V_data_0_V_empty_n,
        data2_V_data_0_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_0_V_read,
        data2_V_data_1_V_dout => layer51_out_V_data_1_V_dout,
        data2_V_data_1_V_empty_n => layer51_out_V_data_1_V_empty_n,
        data2_V_data_1_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_1_V_read,
        data2_V_data_2_V_dout => layer51_out_V_data_2_V_dout,
        data2_V_data_2_V_empty_n => layer51_out_V_data_2_V_empty_n,
        data2_V_data_2_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_2_V_read,
        data2_V_data_3_V_dout => layer51_out_V_data_3_V_dout,
        data2_V_data_3_V_empty_n => layer51_out_V_data_3_V_empty_n,
        data2_V_data_3_V_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_3_V_read,
        res_V_data_0_V_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer37_out_V_data_0_V_full_n,
        res_V_data_0_V_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer37_out_V_data_1_V_full_n,
        res_V_data_1_V_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer37_out_V_data_2_V_full_n,
        res_V_data_2_V_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer37_out_V_data_3_V_full_n,
        res_V_data_3_V_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_write);

    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0 : component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_write,
        data_V_data_0_V_dout => layer37_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer37_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer37_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer37_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer37_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer37_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer37_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer37_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer59_out_V_data_0_V_full_n,
        res_V_data_0_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer59_out_V_data_1_V_full_n,
        res_V_data_1_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer59_out_V_data_2_V_full_n,
        res_V_data_2_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer59_out_V_data_3_V_full_n,
        res_V_data_3_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_write);

    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0 : component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_write,
        data_V_data_0_V_dout => layer59_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer59_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer59_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer59_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer59_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer59_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer59_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer59_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer38_out_V_data_0_V_full_n,
        res_V_data_0_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer38_out_V_data_1_V_full_n,
        res_V_data_1_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer38_out_V_data_2_V_full_n,
        res_V_data_2_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer38_out_V_data_3_V_full_n,
        res_V_data_3_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_write);

    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0 : component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_full_n,
        ap_done => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_done,
        ap_continue => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_ready,
        start_out => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_out,
        start_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_write,
        data_V_data_0_V_dout => layer38_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer38_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer38_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer38_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer38_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer38_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer38_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer38_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer41_out_V_data_0_V_full_n,
        res_V_data_0_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer41_out_V_data_1_V_full_n,
        res_V_data_1_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer41_out_V_data_2_V_full_n,
        res_V_data_2_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer41_out_V_data_3_V_full_n,
        res_V_data_3_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_write);

    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0 : component zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_write,
        data_V_data_0_V_dout => layer41_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer41_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer41_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer41_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer41_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer41_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer41_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer41_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer60_out_V_data_0_V_full_n,
        res_V_data_0_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer60_out_V_data_1_V_full_n,
        res_V_data_1_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer60_out_V_data_2_V_full_n,
        res_V_data_2_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer60_out_V_data_3_V_full_n,
        res_V_data_3_V_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_write);

    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0 : component conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_write,
        data_V_data_0_V_dout => layer60_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer60_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer60_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer60_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer60_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer60_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer60_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer60_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer42_out_V_data_0_V_full_n,
        res_V_data_0_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer42_out_V_data_1_V_full_n,
        res_V_data_1_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer42_out_V_data_2_V_full_n,
        res_V_data_2_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer42_out_V_data_3_V_full_n,
        res_V_data_3_V_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_write);

    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0 : component relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_start,
        start_full_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_full_n,
        ap_done => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_done,
        ap_continue => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_ready,
        start_out => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_out,
        start_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_write,
        data_V_data_0_V_dout => layer42_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer42_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer42_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer42_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer42_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer42_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer42_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer42_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_3_V_read,
        res_V_data_0_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_din,
        res_V_data_0_V_full_n => layer45_out_V_data_0_V_full_n,
        res_V_data_0_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_write,
        res_V_data_1_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_din,
        res_V_data_1_V_full_n => layer45_out_V_data_1_V_full_n,
        res_V_data_1_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_write,
        res_V_data_2_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_din,
        res_V_data_2_V_full_n => layer45_out_V_data_2_V_full_n,
        res_V_data_2_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_write,
        res_V_data_3_V_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_din,
        res_V_data_3_V_full_n => layer45_out_V_data_3_V_full_n,
        res_V_data_3_V_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_write);

    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0 : component pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_full_n,
        ap_done => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_done,
        ap_continue => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_continue,
        ap_idle => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_idle,
        ap_ready => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_ready,
        start_out => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_out,
        start_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_write,
        data_V_data_0_V_dout => layer45_out_V_data_0_V_dout,
        data_V_data_0_V_empty_n => layer45_out_V_data_0_V_empty_n,
        data_V_data_0_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_0_V_read,
        data_V_data_1_V_dout => layer45_out_V_data_1_V_dout,
        data_V_data_1_V_empty_n => layer45_out_V_data_1_V_empty_n,
        data_V_data_1_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_1_V_read,
        data_V_data_2_V_dout => layer45_out_V_data_2_V_dout,
        data_V_data_2_V_empty_n => layer45_out_V_data_2_V_empty_n,
        data_V_data_2_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_2_V_read,
        data_V_data_3_V_dout => layer45_out_V_data_3_V_dout,
        data_V_data_3_V_empty_n => layer45_out_V_data_3_V_empty_n,
        data_V_data_3_V_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_3_V_read,
        res_V_data_V_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_din,
        res_V_data_V_full_n => layer61_out_V_data_0_V_full_n,
        res_V_data_V_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_write);

    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0 : component relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_start,
        ap_done => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_done,
        ap_continue => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_ready,
        data_V_data_V_dout => layer61_out_V_data_0_V_dout,
        data_V_data_V_empty_n => layer61_out_V_data_0_V_empty_n,
        data_V_data_V_read => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_data_V_data_V_read,
        res_V_data_V_TDATA => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TDATA,
        res_V_data_V_TVALID => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TVALID,
        res_V_data_V_TREADY => layer48_out_V_data_0_V_TREADY);

    layer52_cpy1_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_din,
        if_full_n => layer52_cpy1_V_data_0_V_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_0_V_write,
        if_dout => layer52_cpy1_V_data_0_V_dout,
        if_empty_n => layer52_cpy1_V_data_0_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_0_V_read);

    layer52_cpy1_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_din,
        if_full_n => layer52_cpy1_V_data_1_V_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_1_V_write,
        if_dout => layer52_cpy1_V_data_1_V_dout,
        if_empty_n => layer52_cpy1_V_data_1_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_1_V_read);

    layer52_cpy1_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_din,
        if_full_n => layer52_cpy1_V_data_2_V_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_2_V_write,
        if_dout => layer52_cpy1_V_data_2_V_dout,
        if_empty_n => layer52_cpy1_V_data_2_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_2_V_read);

    layer52_cpy1_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_din,
        if_full_n => layer52_cpy1_V_data_3_V_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res1_V_data_3_V_write,
        if_dout => layer52_cpy1_V_data_3_V_dout,
        if_empty_n => layer52_cpy1_V_data_3_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_data_V_data_3_V_read);

    layer52_cpy2_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_din,
        if_full_n => layer52_cpy2_V_data_0_V_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_0_V_write,
        if_dout => layer52_cpy2_V_data_0_V_dout,
        if_empty_n => layer52_cpy2_V_data_0_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_0_V_read);

    layer52_cpy2_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_din,
        if_full_n => layer52_cpy2_V_data_1_V_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_1_V_write,
        if_dout => layer52_cpy2_V_data_1_V_dout,
        if_empty_n => layer52_cpy2_V_data_1_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_1_V_read);

    layer52_cpy2_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_din,
        if_full_n => layer52_cpy2_V_data_2_V_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_2_V_write,
        if_dout => layer52_cpy2_V_data_2_V_dout,
        if_empty_n => layer52_cpy2_V_data_2_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_2_V_read);

    layer52_cpy2_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_din,
        if_full_n => layer52_cpy2_V_data_3_V_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_res2_V_data_3_V_write,
        if_dout => layer52_cpy2_V_data_3_V_dout,
        if_empty_n => layer52_cpy2_V_data_3_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_data_V_data_3_V_read);

    layer49_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_din,
        if_full_n => layer49_out_V_data_0_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_res_V_data_V_write,
        if_dout => layer49_out_V_data_0_V_dout,
        if_empty_n => layer49_out_V_data_0_V_empty_n,
        if_read => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data2_V_data_V_read);

    layer5_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_din,
        if_full_n => layer5_out_V_data_0_V_full_n,
        if_write => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_res_V_data_V_write,
        if_dout => layer5_out_V_data_0_V_dout,
        if_empty_n => layer5_out_V_data_0_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_data_V_data_V_read);

    layer53_out_V_data_0_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_din,
        if_full_n => layer53_out_V_data_0_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_res_V_data_V_write,
        if_dout => layer53_out_V_data_0_V_dout,
        if_empty_n => layer53_out_V_data_0_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_data_V_data_V_read);

    layer6_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_din,
        if_full_n => layer6_out_V_data_0_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_0_V_write,
        if_dout => layer6_out_V_data_0_V_dout,
        if_empty_n => layer6_out_V_data_0_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_0_V_read);

    layer6_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_din,
        if_full_n => layer6_out_V_data_1_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_1_V_write,
        if_dout => layer6_out_V_data_1_V_dout,
        if_empty_n => layer6_out_V_data_1_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_1_V_read);

    layer6_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_din,
        if_full_n => layer6_out_V_data_2_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_2_V_write,
        if_dout => layer6_out_V_data_2_V_dout,
        if_empty_n => layer6_out_V_data_2_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_2_V_read);

    layer6_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_din,
        if_full_n => layer6_out_V_data_3_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_res_V_data_3_V_write,
        if_dout => layer6_out_V_data_3_V_dout,
        if_empty_n => layer6_out_V_data_3_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_data_V_data_3_V_read);

    layer9_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_din,
        if_full_n => layer9_out_V_data_0_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_0_V_write,
        if_dout => layer9_out_V_data_0_V_dout,
        if_empty_n => layer9_out_V_data_0_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_0_V_read);

    layer9_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_din,
        if_full_n => layer9_out_V_data_1_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_1_V_write,
        if_dout => layer9_out_V_data_1_V_dout,
        if_empty_n => layer9_out_V_data_1_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_1_V_read);

    layer9_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_din,
        if_full_n => layer9_out_V_data_2_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_2_V_write,
        if_dout => layer9_out_V_data_2_V_dout,
        if_empty_n => layer9_out_V_data_2_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_2_V_read);

    layer9_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_din,
        if_full_n => layer9_out_V_data_3_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_res_V_data_3_V_write,
        if_dout => layer9_out_V_data_3_V_dout,
        if_empty_n => layer9_out_V_data_3_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_data_V_data_3_V_read);

    layer54_out_V_data_0_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_din,
        if_full_n => layer54_out_V_data_0_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_0_V_write,
        if_dout => layer54_out_V_data_0_V_dout,
        if_empty_n => layer54_out_V_data_0_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_0_V_read);

    layer54_out_V_data_1_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_din,
        if_full_n => layer54_out_V_data_1_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_1_V_write,
        if_dout => layer54_out_V_data_1_V_dout,
        if_empty_n => layer54_out_V_data_1_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_1_V_read);

    layer54_out_V_data_2_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_din,
        if_full_n => layer54_out_V_data_2_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_2_V_write,
        if_dout => layer54_out_V_data_2_V_dout,
        if_empty_n => layer54_out_V_data_2_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_2_V_read);

    layer54_out_V_data_3_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_din,
        if_full_n => layer54_out_V_data_3_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_res_V_data_3_V_write,
        if_dout => layer54_out_V_data_3_V_dout,
        if_empty_n => layer54_out_V_data_3_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_data_V_data_3_V_read);

    layer10_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_din,
        if_full_n => layer10_out_V_data_0_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_0_V_write,
        if_dout => layer10_out_V_data_0_V_dout,
        if_empty_n => layer10_out_V_data_0_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_0_V_read);

    layer10_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_din,
        if_full_n => layer10_out_V_data_1_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_1_V_write,
        if_dout => layer10_out_V_data_1_V_dout,
        if_empty_n => layer10_out_V_data_1_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_1_V_read);

    layer10_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_din,
        if_full_n => layer10_out_V_data_2_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_2_V_write,
        if_dout => layer10_out_V_data_2_V_dout,
        if_empty_n => layer10_out_V_data_2_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_2_V_read);

    layer10_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_din,
        if_full_n => layer10_out_V_data_3_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_res_V_data_3_V_write,
        if_dout => layer10_out_V_data_3_V_dout,
        if_empty_n => layer10_out_V_data_3_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_data_V_data_3_V_read);

    layer13_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_din,
        if_full_n => layer13_out_V_data_0_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_0_V_write,
        if_dout => layer13_out_V_data_0_V_dout,
        if_empty_n => layer13_out_V_data_0_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_0_V_read);

    layer13_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_din,
        if_full_n => layer13_out_V_data_1_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_1_V_write,
        if_dout => layer13_out_V_data_1_V_dout,
        if_empty_n => layer13_out_V_data_1_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_1_V_read);

    layer13_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_din,
        if_full_n => layer13_out_V_data_2_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_2_V_write,
        if_dout => layer13_out_V_data_2_V_dout,
        if_empty_n => layer13_out_V_data_2_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_2_V_read);

    layer13_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_din,
        if_full_n => layer13_out_V_data_3_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_res_V_data_3_V_write,
        if_dout => layer13_out_V_data_3_V_dout,
        if_empty_n => layer13_out_V_data_3_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_data_V_data_3_V_read);

    layer55_out_V_data_0_V_U : component fifo_w8_d4225_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_din,
        if_full_n => layer55_out_V_data_0_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_0_V_write,
        if_dout => layer55_out_V_data_0_V_dout,
        if_empty_n => layer55_out_V_data_0_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_0_V_read);

    layer55_out_V_data_1_V_U : component fifo_w8_d4225_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_din,
        if_full_n => layer55_out_V_data_1_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_1_V_write,
        if_dout => layer55_out_V_data_1_V_dout,
        if_empty_n => layer55_out_V_data_1_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_1_V_read);

    layer55_out_V_data_2_V_U : component fifo_w8_d4225_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_din,
        if_full_n => layer55_out_V_data_2_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_2_V_write,
        if_dout => layer55_out_V_data_2_V_dout,
        if_empty_n => layer55_out_V_data_2_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_2_V_read);

    layer55_out_V_data_3_V_U : component fifo_w8_d4225_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_din,
        if_full_n => layer55_out_V_data_3_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_res_V_data_3_V_write,
        if_dout => layer55_out_V_data_3_V_dout,
        if_empty_n => layer55_out_V_data_3_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_data_V_data_3_V_read);

    layer14_out_V_data_0_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_din,
        if_full_n => layer14_out_V_data_0_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_0_V_write,
        if_dout => layer14_out_V_data_0_V_dout,
        if_empty_n => layer14_out_V_data_0_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_0_V_read);

    layer14_out_V_data_1_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_din,
        if_full_n => layer14_out_V_data_1_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_1_V_write,
        if_dout => layer14_out_V_data_1_V_dout,
        if_empty_n => layer14_out_V_data_1_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_1_V_read);

    layer14_out_V_data_2_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_din,
        if_full_n => layer14_out_V_data_2_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_2_V_write,
        if_dout => layer14_out_V_data_2_V_dout,
        if_empty_n => layer14_out_V_data_2_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_2_V_read);

    layer14_out_V_data_3_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_din,
        if_full_n => layer14_out_V_data_3_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_res_V_data_3_V_write,
        if_dout => layer14_out_V_data_3_V_dout,
        if_empty_n => layer14_out_V_data_3_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_data_V_data_3_V_read);

    layer18_out_V_data_0_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_din,
        if_full_n => layer18_out_V_data_0_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_0_V_write,
        if_dout => layer18_out_V_data_0_V_dout,
        if_empty_n => layer18_out_V_data_0_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_0_V_read);

    layer18_out_V_data_1_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_din,
        if_full_n => layer18_out_V_data_1_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_1_V_write,
        if_dout => layer18_out_V_data_1_V_dout,
        if_empty_n => layer18_out_V_data_1_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_1_V_read);

    layer18_out_V_data_2_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_din,
        if_full_n => layer18_out_V_data_2_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_2_V_write,
        if_dout => layer18_out_V_data_2_V_dout,
        if_empty_n => layer18_out_V_data_2_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_2_V_read);

    layer18_out_V_data_3_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_din,
        if_full_n => layer18_out_V_data_3_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_res_V_data_3_V_write,
        if_dout => layer18_out_V_data_3_V_dout,
        if_empty_n => layer18_out_V_data_3_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data1_V_data_3_V_read);

    layer50_out_V_data_0_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_din,
        if_full_n => layer50_out_V_data_0_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_0_V_write,
        if_dout => layer50_out_V_data_0_V_dout,
        if_empty_n => layer50_out_V_data_0_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_0_V_read);

    layer50_out_V_data_1_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_din,
        if_full_n => layer50_out_V_data_1_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_1_V_write,
        if_dout => layer50_out_V_data_1_V_dout,
        if_empty_n => layer50_out_V_data_1_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_1_V_read);

    layer50_out_V_data_2_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_din,
        if_full_n => layer50_out_V_data_2_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_2_V_write,
        if_dout => layer50_out_V_data_2_V_dout,
        if_empty_n => layer50_out_V_data_2_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_2_V_read);

    layer50_out_V_data_3_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_din,
        if_full_n => layer50_out_V_data_3_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_res_V_data_3_V_write,
        if_dout => layer50_out_V_data_3_V_dout,
        if_empty_n => layer50_out_V_data_3_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_data2_V_data_3_V_read);

    layer21_out_V_data_0_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_din,
        if_full_n => layer21_out_V_data_0_V_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_0_V_write,
        if_dout => layer21_out_V_data_0_V_dout,
        if_empty_n => layer21_out_V_data_0_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_0_V_read);

    layer21_out_V_data_1_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_din,
        if_full_n => layer21_out_V_data_1_V_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_1_V_write,
        if_dout => layer21_out_V_data_1_V_dout,
        if_empty_n => layer21_out_V_data_1_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_1_V_read);

    layer21_out_V_data_2_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_din,
        if_full_n => layer21_out_V_data_2_V_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_2_V_write,
        if_dout => layer21_out_V_data_2_V_dout,
        if_empty_n => layer21_out_V_data_2_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_2_V_read);

    layer21_out_V_data_3_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_din,
        if_full_n => layer21_out_V_data_3_V_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_res_V_data_3_V_write,
        if_dout => layer21_out_V_data_3_V_dout,
        if_empty_n => layer21_out_V_data_3_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_data_V_data_3_V_read);

    layer56_out_V_data_0_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_din,
        if_full_n => layer56_out_V_data_0_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_0_V_write,
        if_dout => layer56_out_V_data_0_V_dout,
        if_empty_n => layer56_out_V_data_0_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_0_V_read);

    layer56_out_V_data_1_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_din,
        if_full_n => layer56_out_V_data_1_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_1_V_write,
        if_dout => layer56_out_V_data_1_V_dout,
        if_empty_n => layer56_out_V_data_1_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_1_V_read);

    layer56_out_V_data_2_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_din,
        if_full_n => layer56_out_V_data_2_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_2_V_write,
        if_dout => layer56_out_V_data_2_V_dout,
        if_empty_n => layer56_out_V_data_2_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_2_V_read);

    layer56_out_V_data_3_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_din,
        if_full_n => layer56_out_V_data_3_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_res_V_data_3_V_write,
        if_dout => layer56_out_V_data_3_V_dout,
        if_empty_n => layer56_out_V_data_3_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_data_V_data_3_V_read);

    layer22_out_V_data_0_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_din,
        if_full_n => layer22_out_V_data_0_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_0_V_write,
        if_dout => layer22_out_V_data_0_V_dout,
        if_empty_n => layer22_out_V_data_0_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_0_V_read);

    layer22_out_V_data_1_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_din,
        if_full_n => layer22_out_V_data_1_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_1_V_write,
        if_dout => layer22_out_V_data_1_V_dout,
        if_empty_n => layer22_out_V_data_1_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_1_V_read);

    layer22_out_V_data_2_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_din,
        if_full_n => layer22_out_V_data_2_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_2_V_write,
        if_dout => layer22_out_V_data_2_V_dout,
        if_empty_n => layer22_out_V_data_2_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_2_V_read);

    layer22_out_V_data_3_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_din,
        if_full_n => layer22_out_V_data_3_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_3_V_write,
        if_dout => layer22_out_V_data_3_V_dout,
        if_empty_n => layer22_out_V_data_3_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_3_V_read);

    layer22_out_V_data_4_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_din,
        if_full_n => layer22_out_V_data_4_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_4_V_write,
        if_dout => layer22_out_V_data_4_V_dout,
        if_empty_n => layer22_out_V_data_4_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_4_V_read);

    layer22_out_V_data_5_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_din,
        if_full_n => layer22_out_V_data_5_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_5_V_write,
        if_dout => layer22_out_V_data_5_V_dout,
        if_empty_n => layer22_out_V_data_5_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_5_V_read);

    layer22_out_V_data_6_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_din,
        if_full_n => layer22_out_V_data_6_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_6_V_write,
        if_dout => layer22_out_V_data_6_V_dout,
        if_empty_n => layer22_out_V_data_6_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_6_V_read);

    layer22_out_V_data_7_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_din,
        if_full_n => layer22_out_V_data_7_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_res_V_data_7_V_write,
        if_dout => layer22_out_V_data_7_V_dout,
        if_empty_n => layer22_out_V_data_7_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_data_V_data_7_V_read);

    layer25_out_V_data_0_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_din,
        if_full_n => layer25_out_V_data_0_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_0_V_write,
        if_dout => layer25_out_V_data_0_V_dout,
        if_empty_n => layer25_out_V_data_0_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_0_V_read);

    layer25_out_V_data_1_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_din,
        if_full_n => layer25_out_V_data_1_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_1_V_write,
        if_dout => layer25_out_V_data_1_V_dout,
        if_empty_n => layer25_out_V_data_1_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_1_V_read);

    layer25_out_V_data_2_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_din,
        if_full_n => layer25_out_V_data_2_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_2_V_write,
        if_dout => layer25_out_V_data_2_V_dout,
        if_empty_n => layer25_out_V_data_2_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_2_V_read);

    layer25_out_V_data_3_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_din,
        if_full_n => layer25_out_V_data_3_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_3_V_write,
        if_dout => layer25_out_V_data_3_V_dout,
        if_empty_n => layer25_out_V_data_3_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_3_V_read);

    layer25_out_V_data_4_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_din,
        if_full_n => layer25_out_V_data_4_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_4_V_write,
        if_dout => layer25_out_V_data_4_V_dout,
        if_empty_n => layer25_out_V_data_4_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_4_V_read);

    layer25_out_V_data_5_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_din,
        if_full_n => layer25_out_V_data_5_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_5_V_write,
        if_dout => layer25_out_V_data_5_V_dout,
        if_empty_n => layer25_out_V_data_5_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_5_V_read);

    layer25_out_V_data_6_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_din,
        if_full_n => layer25_out_V_data_6_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_6_V_write,
        if_dout => layer25_out_V_data_6_V_dout,
        if_empty_n => layer25_out_V_data_6_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_6_V_read);

    layer25_out_V_data_7_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_din,
        if_full_n => layer25_out_V_data_7_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_res_V_data_7_V_write,
        if_dout => layer25_out_V_data_7_V_dout,
        if_empty_n => layer25_out_V_data_7_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_data_V_data_7_V_read);

    layer57_out_V_data_0_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_din,
        if_full_n => layer57_out_V_data_0_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_0_V_write,
        if_dout => layer57_out_V_data_0_V_dout,
        if_empty_n => layer57_out_V_data_0_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_0_V_read);

    layer57_out_V_data_1_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_din,
        if_full_n => layer57_out_V_data_1_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_1_V_write,
        if_dout => layer57_out_V_data_1_V_dout,
        if_empty_n => layer57_out_V_data_1_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_1_V_read);

    layer57_out_V_data_2_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_din,
        if_full_n => layer57_out_V_data_2_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_2_V_write,
        if_dout => layer57_out_V_data_2_V_dout,
        if_empty_n => layer57_out_V_data_2_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_2_V_read);

    layer57_out_V_data_3_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_din,
        if_full_n => layer57_out_V_data_3_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_3_V_write,
        if_dout => layer57_out_V_data_3_V_dout,
        if_empty_n => layer57_out_V_data_3_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_3_V_read);

    layer57_out_V_data_4_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_din,
        if_full_n => layer57_out_V_data_4_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_4_V_write,
        if_dout => layer57_out_V_data_4_V_dout,
        if_empty_n => layer57_out_V_data_4_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_4_V_read);

    layer57_out_V_data_5_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_din,
        if_full_n => layer57_out_V_data_5_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_5_V_write,
        if_dout => layer57_out_V_data_5_V_dout,
        if_empty_n => layer57_out_V_data_5_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_5_V_read);

    layer57_out_V_data_6_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_din,
        if_full_n => layer57_out_V_data_6_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_6_V_write,
        if_dout => layer57_out_V_data_6_V_dout,
        if_empty_n => layer57_out_V_data_6_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_6_V_read);

    layer57_out_V_data_7_V_U : component fifo_w8_d1156_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_din,
        if_full_n => layer57_out_V_data_7_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_res_V_data_7_V_write,
        if_dout => layer57_out_V_data_7_V_dout,
        if_empty_n => layer57_out_V_data_7_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_data_V_data_7_V_read);

    layer26_out_V_data_0_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_din,
        if_full_n => layer26_out_V_data_0_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_0_V_write,
        if_dout => layer26_out_V_data_0_V_dout,
        if_empty_n => layer26_out_V_data_0_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_0_V_read);

    layer26_out_V_data_1_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_din,
        if_full_n => layer26_out_V_data_1_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_1_V_write,
        if_dout => layer26_out_V_data_1_V_dout,
        if_empty_n => layer26_out_V_data_1_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_1_V_read);

    layer26_out_V_data_2_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_din,
        if_full_n => layer26_out_V_data_2_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_2_V_write,
        if_dout => layer26_out_V_data_2_V_dout,
        if_empty_n => layer26_out_V_data_2_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_2_V_read);

    layer26_out_V_data_3_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_din,
        if_full_n => layer26_out_V_data_3_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_3_V_write,
        if_dout => layer26_out_V_data_3_V_dout,
        if_empty_n => layer26_out_V_data_3_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_3_V_read);

    layer26_out_V_data_4_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_din,
        if_full_n => layer26_out_V_data_4_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_4_V_write,
        if_dout => layer26_out_V_data_4_V_dout,
        if_empty_n => layer26_out_V_data_4_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_4_V_read);

    layer26_out_V_data_5_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_din,
        if_full_n => layer26_out_V_data_5_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_5_V_write,
        if_dout => layer26_out_V_data_5_V_dout,
        if_empty_n => layer26_out_V_data_5_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_5_V_read);

    layer26_out_V_data_6_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_din,
        if_full_n => layer26_out_V_data_6_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_6_V_write,
        if_dout => layer26_out_V_data_6_V_dout,
        if_empty_n => layer26_out_V_data_6_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_6_V_read);

    layer26_out_V_data_7_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_din,
        if_full_n => layer26_out_V_data_7_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_res_V_data_7_V_write,
        if_dout => layer26_out_V_data_7_V_dout,
        if_empty_n => layer26_out_V_data_7_V_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_data_V_data_7_V_read);

    layer29_out_V_data_0_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_din,
        if_full_n => layer29_out_V_data_0_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_0_V_write,
        if_dout => layer29_out_V_data_0_V_dout,
        if_empty_n => layer29_out_V_data_0_V_empty_n,
        if_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_0_V_read);

    layer29_out_V_data_1_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_din,
        if_full_n => layer29_out_V_data_1_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_1_V_write,
        if_dout => layer29_out_V_data_1_V_dout,
        if_empty_n => layer29_out_V_data_1_V_empty_n,
        if_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_1_V_read);

    layer29_out_V_data_2_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_din,
        if_full_n => layer29_out_V_data_2_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_2_V_write,
        if_dout => layer29_out_V_data_2_V_dout,
        if_empty_n => layer29_out_V_data_2_V_empty_n,
        if_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_2_V_read);

    layer29_out_V_data_3_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_din,
        if_full_n => layer29_out_V_data_3_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_3_V_write,
        if_dout => layer29_out_V_data_3_V_dout,
        if_empty_n => layer29_out_V_data_3_V_empty_n,
        if_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_3_V_read);

    layer29_out_V_data_4_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_din,
        if_full_n => layer29_out_V_data_4_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_4_V_write,
        if_dout => layer29_out_V_data_4_V_dout,
        if_empty_n => layer29_out_V_data_4_V_empty_n,
        if_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_4_V_read);

    layer29_out_V_data_5_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_din,
        if_full_n => layer29_out_V_data_5_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_5_V_write,
        if_dout => layer29_out_V_data_5_V_dout,
        if_empty_n => layer29_out_V_data_5_V_empty_n,
        if_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_5_V_read);

    layer29_out_V_data_6_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_din,
        if_full_n => layer29_out_V_data_6_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_6_V_write,
        if_dout => layer29_out_V_data_6_V_dout,
        if_empty_n => layer29_out_V_data_6_V_empty_n,
        if_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_6_V_read);

    layer29_out_V_data_7_V_U : component fifo_w8_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_din,
        if_full_n => layer29_out_V_data_7_V_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_res_V_data_7_V_write,
        if_dout => layer29_out_V_data_7_V_dout,
        if_empty_n => layer29_out_V_data_7_V_empty_n,
        if_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_image_V_data_7_V_read);

    layer30_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_din,
        if_full_n => layer30_out_V_data_0_V_full_n,
        if_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_0_V_write,
        if_dout => layer30_out_V_data_0_V_dout,
        if_empty_n => layer30_out_V_data_0_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_0_V_read);

    layer30_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_din,
        if_full_n => layer30_out_V_data_1_V_full_n,
        if_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_1_V_write,
        if_dout => layer30_out_V_data_1_V_dout,
        if_empty_n => layer30_out_V_data_1_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_1_V_read);

    layer30_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_din,
        if_full_n => layer30_out_V_data_2_V_full_n,
        if_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_2_V_write,
        if_dout => layer30_out_V_data_2_V_dout,
        if_empty_n => layer30_out_V_data_2_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_2_V_read);

    layer30_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_din,
        if_full_n => layer30_out_V_data_3_V_full_n,
        if_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_3_V_write,
        if_dout => layer30_out_V_data_3_V_dout,
        if_empty_n => layer30_out_V_data_3_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_3_V_read);

    layer30_out_V_data_4_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_din,
        if_full_n => layer30_out_V_data_4_V_full_n,
        if_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_4_V_write,
        if_dout => layer30_out_V_data_4_V_dout,
        if_empty_n => layer30_out_V_data_4_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_4_V_read);

    layer30_out_V_data_5_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_din,
        if_full_n => layer30_out_V_data_5_V_full_n,
        if_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_5_V_write,
        if_dout => layer30_out_V_data_5_V_dout,
        if_empty_n => layer30_out_V_data_5_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_5_V_read);

    layer30_out_V_data_6_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_din,
        if_full_n => layer30_out_V_data_6_V_full_n,
        if_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_6_V_write,
        if_dout => layer30_out_V_data_6_V_dout,
        if_empty_n => layer30_out_V_data_6_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_6_V_read);

    layer30_out_V_data_7_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_din,
        if_full_n => layer30_out_V_data_7_V_full_n,
        if_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_resized_V_data_7_V_write,
        if_dout => layer30_out_V_data_7_V_dout,
        if_empty_n => layer30_out_V_data_7_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_data_V_data_7_V_read);

    layer58_out_V_data_0_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_din,
        if_full_n => layer58_out_V_data_0_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_0_V_write,
        if_dout => layer58_out_V_data_0_V_dout,
        if_empty_n => layer58_out_V_data_0_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_0_V_read);

    layer58_out_V_data_1_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_din,
        if_full_n => layer58_out_V_data_1_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_1_V_write,
        if_dout => layer58_out_V_data_1_V_dout,
        if_empty_n => layer58_out_V_data_1_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_1_V_read);

    layer58_out_V_data_2_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_din,
        if_full_n => layer58_out_V_data_2_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_2_V_write,
        if_dout => layer58_out_V_data_2_V_dout,
        if_empty_n => layer58_out_V_data_2_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_2_V_read);

    layer58_out_V_data_3_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_din,
        if_full_n => layer58_out_V_data_3_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_3_V_write,
        if_dout => layer58_out_V_data_3_V_dout,
        if_empty_n => layer58_out_V_data_3_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_3_V_read);

    layer58_out_V_data_4_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_din,
        if_full_n => layer58_out_V_data_4_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_4_V_write,
        if_dout => layer58_out_V_data_4_V_dout,
        if_empty_n => layer58_out_V_data_4_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_4_V_read);

    layer58_out_V_data_5_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_din,
        if_full_n => layer58_out_V_data_5_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_5_V_write,
        if_dout => layer58_out_V_data_5_V_dout,
        if_empty_n => layer58_out_V_data_5_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_5_V_read);

    layer58_out_V_data_6_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_din,
        if_full_n => layer58_out_V_data_6_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_6_V_write,
        if_dout => layer58_out_V_data_6_V_dout,
        if_empty_n => layer58_out_V_data_6_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_6_V_read);

    layer58_out_V_data_7_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_din,
        if_full_n => layer58_out_V_data_7_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_res_V_data_7_V_write,
        if_dout => layer58_out_V_data_7_V_dout,
        if_empty_n => layer58_out_V_data_7_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_data_V_data_7_V_read);

    layer31_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_din,
        if_full_n => layer31_out_V_data_0_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_0_V_write,
        if_dout => layer31_out_V_data_0_V_dout,
        if_empty_n => layer31_out_V_data_0_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_0_V_read);

    layer31_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_din,
        if_full_n => layer31_out_V_data_1_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_1_V_write,
        if_dout => layer31_out_V_data_1_V_dout,
        if_empty_n => layer31_out_V_data_1_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_1_V_read);

    layer31_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_din,
        if_full_n => layer31_out_V_data_2_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_2_V_write,
        if_dout => layer31_out_V_data_2_V_dout,
        if_empty_n => layer31_out_V_data_2_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_2_V_read);

    layer31_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_din,
        if_full_n => layer31_out_V_data_3_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_res_V_data_3_V_write,
        if_dout => layer31_out_V_data_3_V_dout,
        if_empty_n => layer31_out_V_data_3_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_data_V_data_3_V_read);

    layer34_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_din,
        if_full_n => layer34_out_V_data_0_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_0_V_write,
        if_dout => layer34_out_V_data_0_V_dout,
        if_empty_n => layer34_out_V_data_0_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_0_V_read);

    layer34_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_din,
        if_full_n => layer34_out_V_data_1_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_1_V_write,
        if_dout => layer34_out_V_data_1_V_dout,
        if_empty_n => layer34_out_V_data_1_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_1_V_read);

    layer34_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_din,
        if_full_n => layer34_out_V_data_2_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_2_V_write,
        if_dout => layer34_out_V_data_2_V_dout,
        if_empty_n => layer34_out_V_data_2_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_2_V_read);

    layer34_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_din,
        if_full_n => layer34_out_V_data_3_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_res_V_data_3_V_write,
        if_dout => layer34_out_V_data_3_V_dout,
        if_empty_n => layer34_out_V_data_3_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data1_V_data_3_V_read);

    layer51_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_din,
        if_full_n => layer51_out_V_data_0_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_0_V_write,
        if_dout => layer51_out_V_data_0_V_dout,
        if_empty_n => layer51_out_V_data_0_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_0_V_read);

    layer51_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_din,
        if_full_n => layer51_out_V_data_1_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_1_V_write,
        if_dout => layer51_out_V_data_1_V_dout,
        if_empty_n => layer51_out_V_data_1_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_1_V_read);

    layer51_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_din,
        if_full_n => layer51_out_V_data_2_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_2_V_write,
        if_dout => layer51_out_V_data_2_V_dout,
        if_empty_n => layer51_out_V_data_2_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_2_V_read);

    layer51_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_din,
        if_full_n => layer51_out_V_data_3_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_res_V_data_3_V_write,
        if_dout => layer51_out_V_data_3_V_dout,
        if_empty_n => layer51_out_V_data_3_V_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_data2_V_data_3_V_read);

    layer37_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_din,
        if_full_n => layer37_out_V_data_0_V_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_0_V_write,
        if_dout => layer37_out_V_data_0_V_dout,
        if_empty_n => layer37_out_V_data_0_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_0_V_read);

    layer37_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_din,
        if_full_n => layer37_out_V_data_1_V_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_1_V_write,
        if_dout => layer37_out_V_data_1_V_dout,
        if_empty_n => layer37_out_V_data_1_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_1_V_read);

    layer37_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_din,
        if_full_n => layer37_out_V_data_2_V_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_2_V_write,
        if_dout => layer37_out_V_data_2_V_dout,
        if_empty_n => layer37_out_V_data_2_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_2_V_read);

    layer37_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_din,
        if_full_n => layer37_out_V_data_3_V_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_res_V_data_3_V_write,
        if_dout => layer37_out_V_data_3_V_dout,
        if_empty_n => layer37_out_V_data_3_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_data_V_data_3_V_read);

    layer59_out_V_data_0_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_din,
        if_full_n => layer59_out_V_data_0_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_0_V_write,
        if_dout => layer59_out_V_data_0_V_dout,
        if_empty_n => layer59_out_V_data_0_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_0_V_read);

    layer59_out_V_data_1_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_din,
        if_full_n => layer59_out_V_data_1_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_1_V_write,
        if_dout => layer59_out_V_data_1_V_dout,
        if_empty_n => layer59_out_V_data_1_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_1_V_read);

    layer59_out_V_data_2_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_din,
        if_full_n => layer59_out_V_data_2_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_2_V_write,
        if_dout => layer59_out_V_data_2_V_dout,
        if_empty_n => layer59_out_V_data_2_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_2_V_read);

    layer59_out_V_data_3_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_din,
        if_full_n => layer59_out_V_data_3_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_res_V_data_3_V_write,
        if_dout => layer59_out_V_data_3_V_dout,
        if_empty_n => layer59_out_V_data_3_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_data_V_data_3_V_read);

    layer38_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_din,
        if_full_n => layer38_out_V_data_0_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_0_V_write,
        if_dout => layer38_out_V_data_0_V_dout,
        if_empty_n => layer38_out_V_data_0_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_0_V_read);

    layer38_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_din,
        if_full_n => layer38_out_V_data_1_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_1_V_write,
        if_dout => layer38_out_V_data_1_V_dout,
        if_empty_n => layer38_out_V_data_1_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_1_V_read);

    layer38_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_din,
        if_full_n => layer38_out_V_data_2_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_2_V_write,
        if_dout => layer38_out_V_data_2_V_dout,
        if_empty_n => layer38_out_V_data_2_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_2_V_read);

    layer38_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_din,
        if_full_n => layer38_out_V_data_3_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_res_V_data_3_V_write,
        if_dout => layer38_out_V_data_3_V_dout,
        if_empty_n => layer38_out_V_data_3_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_data_V_data_3_V_read);

    layer41_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_din,
        if_full_n => layer41_out_V_data_0_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_0_V_write,
        if_dout => layer41_out_V_data_0_V_dout,
        if_empty_n => layer41_out_V_data_0_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_0_V_read);

    layer41_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_din,
        if_full_n => layer41_out_V_data_1_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_1_V_write,
        if_dout => layer41_out_V_data_1_V_dout,
        if_empty_n => layer41_out_V_data_1_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_1_V_read);

    layer41_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_din,
        if_full_n => layer41_out_V_data_2_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_2_V_write,
        if_dout => layer41_out_V_data_2_V_dout,
        if_empty_n => layer41_out_V_data_2_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_2_V_read);

    layer41_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_din,
        if_full_n => layer41_out_V_data_3_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_res_V_data_3_V_write,
        if_dout => layer41_out_V_data_3_V_dout,
        if_empty_n => layer41_out_V_data_3_V_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_data_V_data_3_V_read);

    layer60_out_V_data_0_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_din,
        if_full_n => layer60_out_V_data_0_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_0_V_write,
        if_dout => layer60_out_V_data_0_V_dout,
        if_empty_n => layer60_out_V_data_0_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_0_V_read);

    layer60_out_V_data_1_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_din,
        if_full_n => layer60_out_V_data_1_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_1_V_write,
        if_dout => layer60_out_V_data_1_V_dout,
        if_empty_n => layer60_out_V_data_1_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_1_V_read);

    layer60_out_V_data_2_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_din,
        if_full_n => layer60_out_V_data_2_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_2_V_write,
        if_dout => layer60_out_V_data_2_V_dout,
        if_empty_n => layer60_out_V_data_2_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_2_V_read);

    layer60_out_V_data_3_V_U : component fifo_w8_d4356_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_din,
        if_full_n => layer60_out_V_data_3_V_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_res_V_data_3_V_write,
        if_dout => layer60_out_V_data_3_V_dout,
        if_empty_n => layer60_out_V_data_3_V_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_data_V_data_3_V_read);

    layer42_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_din,
        if_full_n => layer42_out_V_data_0_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_0_V_write,
        if_dout => layer42_out_V_data_0_V_dout,
        if_empty_n => layer42_out_V_data_0_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_0_V_read);

    layer42_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_din,
        if_full_n => layer42_out_V_data_1_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_1_V_write,
        if_dout => layer42_out_V_data_1_V_dout,
        if_empty_n => layer42_out_V_data_1_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_1_V_read);

    layer42_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_din,
        if_full_n => layer42_out_V_data_2_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_2_V_write,
        if_dout => layer42_out_V_data_2_V_dout,
        if_empty_n => layer42_out_V_data_2_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_2_V_read);

    layer42_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_din,
        if_full_n => layer42_out_V_data_3_V_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_res_V_data_3_V_write,
        if_dout => layer42_out_V_data_3_V_dout,
        if_empty_n => layer42_out_V_data_3_V_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_data_V_data_3_V_read);

    layer45_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_din,
        if_full_n => layer45_out_V_data_0_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_0_V_write,
        if_dout => layer45_out_V_data_0_V_dout,
        if_empty_n => layer45_out_V_data_0_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_0_V_read);

    layer45_out_V_data_1_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_din,
        if_full_n => layer45_out_V_data_1_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_1_V_write,
        if_dout => layer45_out_V_data_1_V_dout,
        if_empty_n => layer45_out_V_data_1_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_1_V_read);

    layer45_out_V_data_2_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_din,
        if_full_n => layer45_out_V_data_2_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_2_V_write,
        if_dout => layer45_out_V_data_2_V_dout,
        if_empty_n => layer45_out_V_data_2_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_2_V_read);

    layer45_out_V_data_3_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_din,
        if_full_n => layer45_out_V_data_3_V_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_res_V_data_3_V_write,
        if_dout => layer45_out_V_data_3_V_dout,
        if_empty_n => layer45_out_V_data_3_V_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_data_V_data_3_V_read);

    layer61_out_V_data_0_V_U : component fifo_w8_d4096_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_din,
        if_full_n => layer61_out_V_data_0_V_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_res_V_data_V_write,
        if_dout => layer61_out_V_data_0_V_dout,
        if_empty_n => layer61_out_V_data_0_V_empty_n,
        if_read => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_data_V_data_V_read);

    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_U : component start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_din,
        if_full_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_write,
        if_dout => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_dout,
        if_empty_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_ready);

    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_U : component start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_din,
        if_full_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_full_n,
        if_write => clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_write,
        if_dout => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_dout,
        if_empty_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_ready);

    start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml_U : component start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_full_n,
        if_write => add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_U : component start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_ready);

    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_U : component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_ready);

    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm_U : component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_U : component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_ready);

    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_U : component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_ready);

    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom_U : component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_U : component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_ready);

    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_U : component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_ready);

    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_U : component start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_din,
        if_full_n => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_start_write,
        if_dout => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_dout,
        if_empty_n => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_ready);

    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm_U : component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_U : component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_ready);

    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_U : component start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_ready);

    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm_U : component start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_U : component start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_ready);

    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_U : component start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_empty_n,
        if_read => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_ready);

    start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_U : component start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_din,
        if_full_n => start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_full_n,
        if_write => relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_start_write,
        if_dout => start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_dout,
        if_empty_n => start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_empty_n,
        if_read => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_ready);

    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm_U : component start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_full_n,
        if_write => resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_U : component start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_ready);

    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_U : component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_ready);

    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_U : component start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_din,
        if_full_n => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_start_write,
        if_dout => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_dout,
        if_empty_n => start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_empty_n,
        if_read => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_ready);

    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm_U : component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_full_n,
        if_write => add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_U : component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_ready);

    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_U : component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_ready);

    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn_U : component start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_U : component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_ready);

    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_U : component start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_ready);

    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_U : component start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_din,
        if_full_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_start_write,
        if_dout => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_dout,
        if_empty_n => start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_empty_n,
        if_read => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_ready);

    start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_U : component start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_full_n,
        if_write => pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_empty_n,
        if_read => relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_ready);





    ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready <= ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready <= ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready <= ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready))) then 
                add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count <= std_logic_vector(unsigned(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_1 = add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready) and (ap_sync_ready = ap_const_logic_0))) then 
                add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count <= std_logic_vector(unsigned(add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready = ap_const_logic_0))) then 
                clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count <= std_logic_vector(unsigned(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready = ap_const_logic_1))) then 
                clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count <= std_logic_vector(unsigned(clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready = ap_const_logic_0))) then 
                pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count <= std_logic_vector(unsigned(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready = ap_const_logic_1) and (ap_sync_ready = ap_const_logic_0))) then 
                pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count <= std_logic_vector(unsigned(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_continue <= ap_const_logic_1;
    add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_start <= ((ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready xor ap_const_logic_1) and ap_start);
    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_continue <= ap_const_logic_1;
    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_start <= start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_empty_n;
    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_continue <= ap_const_logic_1;
    add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_start <= start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_empty_n;
    ap_done <= relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_done;
    ap_idle <= (zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_idle and zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_idle and zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_idle and zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_idle and zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_idle and zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_idle and zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_idle and zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_idle and resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_idle and relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_idle and relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_idle and relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_idle and relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_idle and relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_idle and relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_idle and relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_idle and relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_idle and relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_idle and pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_idle and pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_idle and pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_idle and pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_idle and conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_idle and conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_idle and conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_idle and conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_idle and conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_idle and conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_idle and conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_idle and conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_idle and clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_idle and add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_ap_idle and add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_ap_idle and add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready <= (ap_sync_reg_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready or add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready);
    ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready <= (clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready or ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready);
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_done;
    ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready <= (pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready or ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready);
    ap_sync_ready <= (ap_sync_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready and ap_sync_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready and ap_sync_add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_ap_ready);
    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_continue <= ap_const_logic_1;
    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_start <= ((ap_sync_reg_clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_ap_ready xor ap_const_logic_1) and ap_start);
    clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_start_full_n <= (start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_full_n and start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_full_n);
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_empty_n;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_empty_n;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_empty_n;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_empty_n;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_empty_n;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_empty_n;
    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_empty_n;
    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_empty_n;
    input_images_V_data_0_V_TREADY <= add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_U0_data1_V_data_V_TREADY;
    layer48_out_V_data_0_V_TDATA <= relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TDATA;
    layer48_out_V_data_0_V_TVALID <= relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_res_V_data_V_TVALID;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_continue <= ap_const_logic_1;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_ap_start <= start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_empty_n;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_full_n <= ap_const_logic_1;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_start_write <= ap_const_logic_0;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_continue <= ap_const_logic_1;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_ap_start <= start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_empty_n;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_continue <= ap_const_logic_1;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_start <= ((ap_sync_reg_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_ap_ready xor ap_const_logic_1) and ap_start);
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_continue <= ap_const_logic_1;
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_ap_start <= start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_empty_n;
    pos_enc_bottleneck_V_data_0_V_TREADY <= pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_0_V_TREADY;
    pos_enc_bottleneck_V_data_1_V_TREADY <= pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_1_V_TREADY;
    pos_enc_bottleneck_V_data_2_V_TREADY <= pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_2_V_TREADY;
    pos_enc_bottleneck_V_data_3_V_TREADY <= pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_U0_data_V_data_3_V_TREADY;
    pos_enc_main_V_data_0_V_TREADY <= clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_0_V_TREADY;
    pos_enc_main_V_data_1_V_TREADY <= clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_1_V_TREADY;
    pos_enc_main_V_data_2_V_TREADY <= clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_2_V_TREADY;
    pos_enc_main_V_data_3_V_TREADY <= clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_U0_data_V_data_3_V_TREADY;
    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_ap_start <= start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_empty_n;
    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_full_n <= ap_const_logic_1;
    relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_start_write <= ap_const_logic_0;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_ap_start <= start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_empty_n;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_ap_start <= start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_empty_n;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_full_n <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_start_write <= ap_const_logic_0;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_ap_start <= start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_empty_n;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_full_n <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_start_write <= ap_const_logic_0;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_ap_start <= start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_empty_n;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_ap_start <= start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_empty_n;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_ap_start <= start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_empty_n;
    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_ap_start <= start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_empty_n;
    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_ap_start <= start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_empty_n;
    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_continue <= ap_const_logic_1;
    resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_ap_start <= start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_empty_n;
    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_din <= (0=>ap_const_logic_1, others=>'-');
    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_ap_start <= start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_U0_empty_n;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_ap_start <= start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_U0_empty_n;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_ap_start <= start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_U0_empty_n;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_ap_start <= start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_U0_empty_n;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_ap_start <= start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_U0_empty_n;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_ap_start <= start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_U0_empty_n;
    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_ap_start <= start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_U0_empty_n;
    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_ap_start <= start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_U0_empty_n;
end behav;
