Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/samarth/Desktop/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_17 -L zynq_ultra_ps_e_vip_v1_0_17 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_10 -L lib_fifo_v1_0_19 -L lib_srl_fifo_v1_0_4 -L lib_cdc_v1_0_3 -L axi_datamover_v5_1_33 -L axi_sg_v4_1_18 -L axi_dma_v7_1_32 -L proc_sys_reset_v5_0_15 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_register_slice_v2_1_31 -L generic_baseblocks_v2_1_2 -L axi_data_fifo_v2_1_30 -L axi_protocol_converter_v2_1_31 -L axis_infrastructure_v1_1_1 -L axis_data_fifo_v2_0_13 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot thz_pipeline_top_wrapper_behav xil_defaultlib.thz_pipeline_top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:328]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:332]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:368]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2WDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:393]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'MAXIGP2WSTRB' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:401]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:413]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP0RACOUNT' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP0WACOUNT' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:420]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP0RCOUNT' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:421]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP0WCOUNT' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:422]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:448]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:449]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:486]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:489]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:493]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:494]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:497]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:500]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:531]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:534]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:538]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:539]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:542]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:545]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:576]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:583]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:584]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:587]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:590]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:621]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:624]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:628]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:629]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:632]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:635]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:666]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:680]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:682]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:711]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:714]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:718]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:719]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:722]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:725]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:727]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:748]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:753]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:755]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:758]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:761]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:764]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:766]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:767]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2024.1_0522_2023/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_17_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/sim/thz_pipeline_top.v:433]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/sim/thz_pipeline_top.v:635]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_axi_smc_0/bd_0/sim/bd_fc49.v:991]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4855]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5110]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [/home/samarth/Desktop/6g_ai_ran/project_1/project_1.ip_user_files/bd/thz_pipeline_top/ip/thz_pipeline_top_zynq_ultra_ps_e_0_0/sim/thz_pipeline_top_zynq_ultra_ps_e_0_0_vip_wrapper.v:265]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_acp' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3714]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_ace' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3728]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3776]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3790]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp6' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3838]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp3' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3888]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp4' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3902]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_acp' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3004]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ace' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3018]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp0' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3052]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp1' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3066]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp3' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3115]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_gp4' [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3129]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
