

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue Jan 24 15:41:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matrixmul
* Solution:       non_pipelined (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.646 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       30|       30|         7|          3|          3|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.64>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [matrixmul.cpp:5]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln11 = store i4 0, i4 %indvar_flatten" [matrixmul.cpp:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln11 = store i2 0, i2 %i" [matrixmul.cpp:11]   --->   Operation 21 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln11 = store i2 0, i2 %j" [matrixmul.cpp:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [matrixmul.cpp:11]   --->   Operation 23 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [matrixmul.cpp:11]   --->   Operation 24 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [matrixmul.cpp:11]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_1" [matrixmul.cpp:11]   --->   Operation 26 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0" [matrixmul.cpp:11]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%empty = sub i4 %tmp, i4 %i_cast" [matrixmul.cpp:11]   --->   Operation 28 'sub' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp_eq  i4 %indvar_flatten_load, i4 9" [matrixmul.cpp:11]   --->   Operation 29 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln11_3 = add i4 %indvar_flatten_load, i4 1" [matrixmul.cpp:11]   --->   Operation 30 'add' 'add_ln11_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc29, void %for.end31" [matrixmul.cpp:11]   --->   Operation 31 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [matrixmul.cpp:13]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.56ns)   --->   "%add_ln11 = add i2 %i_1, i2 1" [matrixmul.cpp:11]   --->   Operation 33 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.95ns)   --->   "%icmp_ln13 = icmp_eq  i2 %j_load, i2 3" [matrixmul.cpp:13]   --->   Operation 34 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%select_ln11 = select i1 %icmp_ln13, i2 0, i2 %j_load" [matrixmul.cpp:11]   --->   Operation 35 'select' 'select_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln11_cast = zext i2 %add_ln11" [matrixmul.cpp:11]   --->   Operation 36 'zext' 'add_ln11_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln11, i2 0" [matrixmul.cpp:11]   --->   Operation 37 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%empty_7 = sub i4 %tmp_1, i4 %add_ln11_cast" [matrixmul.cpp:11]   --->   Operation 38 'sub' 'empty_7' <Predicate = (!icmp_ln11)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln11_1 = select i1 %icmp_ln13, i2 %add_ln11, i2 %i_1" [matrixmul.cpp:11]   --->   Operation 39 'select' 'select_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %select_ln11_1" [matrixmul.cpp:21]   --->   Operation 40 'zext' 'zext_ln21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln11_1, i2 0" [matrixmul.cpp:21]   --->   Operation 41 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln21 = sub i4 %tmp_2, i4 %zext_ln21" [matrixmul.cpp:21]   --->   Operation 42 'sub' 'sub_ln21' <Predicate = (!icmp_ln11)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (1.02ns)   --->   "%select_ln11_2 = select i1 %icmp_ln13, i4 %empty_7, i4 %empty" [matrixmul.cpp:11]   --->   Operation 43 'select' 'select_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%select_ln11_2_cast = zext i4 %select_ln11_2" [matrixmul.cpp:11]   --->   Operation 44 'zext' 'select_ln11_2_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %select_ln11_2_cast" [matrixmul.cpp:11]   --->   Operation 45 'getelementptr' 'a_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:11]   --->   Operation 46 'load' 'a_load' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %select_ln11" [matrixmul.cpp:13]   --->   Operation 47 'zext' 'zext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %select_ln11" [matrixmul.cpp:21]   --->   Operation 48 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln13" [matrixmul.cpp:21]   --->   Operation 49 'getelementptr' 'b_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln21_3 = add i4 %zext_ln21_1, i4 6" [matrixmul.cpp:21]   --->   Operation 50 'add' 'add_ln21_3' <Predicate = (!icmp_ln11)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i4 %add_ln21_3" [matrixmul.cpp:21]   --->   Operation 51 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln21_4" [matrixmul.cpp:21]   --->   Operation 52 'getelementptr' 'b_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln21_4 = add i4 %sub_ln21, i4 %zext_ln21_1" [matrixmul.cpp:21]   --->   Operation 53 'add' 'add_ln21_4' <Predicate = (!icmp_ln11)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:21]   --->   Operation 54 'load' 'b_load' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [matrixmul.cpp:21]   --->   Operation 55 'load' 'b_load_2' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 56 [1/1] (1.56ns)   --->   "%add_ln13 = add i2 %select_ln11, i2 1" [matrixmul.cpp:13]   --->   Operation 56 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln13 = store i4 %add_ln11_3, i4 %indvar_flatten" [matrixmul.cpp:13]   --->   Operation 57 'store' 'store_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln13 = store i2 %select_ln11_1, i2 %i" [matrixmul.cpp:13]   --->   Operation 58 'store' 'store_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln13 = store i2 %add_ln13, i2 %j" [matrixmul.cpp:13]   --->   Operation 59 'store' 'store_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 60 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [matrixmul.cpp:11]   --->   Operation 60 'load' 'a_load' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln11_1 = add i4 %select_ln11_2, i4 1" [matrixmul.cpp:11]   --->   Operation 61 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%add_ln11_1_cast = zext i4 %add_ln11_1" [matrixmul.cpp:11]   --->   Operation 62 'zext' 'add_ln11_1_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %add_ln11_1_cast" [matrixmul.cpp:11]   --->   Operation 63 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [matrixmul.cpp:11]   --->   Operation 64 'load' 'a_load_1' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 65 [1/1] (1.73ns)   --->   "%add_ln11_2 = add i4 %select_ln11_2, i4 2" [matrixmul.cpp:11]   --->   Operation 65 'add' 'add_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%add_ln11_2_cast = zext i4 %add_ln11_2" [matrixmul.cpp:11]   --->   Operation 66 'zext' 'add_ln11_2_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %add_ln11_2_cast" [matrixmul.cpp:11]   --->   Operation 67 'getelementptr' 'a_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [matrixmul.cpp:11]   --->   Operation 68 'load' 'a_load_2' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %select_ln11" [matrixmul.cpp:21]   --->   Operation 69 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.65ns)   --->   "%add_ln21_2 = add i3 %zext_ln21_2, i3 3" [matrixmul.cpp:21]   --->   Operation 70 'add' 'add_ln21_2' <Predicate = (!icmp_ln11)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i3 %add_ln21_2" [matrixmul.cpp:21]   --->   Operation 71 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln21_3" [matrixmul.cpp:21]   --->   Operation 72 'getelementptr' 'b_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [matrixmul.cpp:21]   --->   Operation 73 'load' 'b_load' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [matrixmul.cpp:21]   --->   Operation 74 'load' 'b_load_1' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 75 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [matrixmul.cpp:21]   --->   Operation 75 'load' 'b_load_2' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 76 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [matrixmul.cpp:11]   --->   Operation 76 'load' 'a_load_1' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [matrixmul.cpp:11]   --->   Operation 77 'load' 'a_load_2' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln11_2 = sext i8 %a_load_2" [matrixmul.cpp:11]   --->   Operation 78 'sext' 'sext_ln11_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [matrixmul.cpp:21]   --->   Operation 79 'load' 'b_load_1' <Predicate = (!icmp_ln11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln21_2 = sext i8 %b_load_2" [matrixmul.cpp:21]   --->   Operation 80 'sext' 'sext_ln21_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 81 [3/3] (1.05ns) (grouped into DSP with root node add_ln21)   --->   "%mul_ln21_2 = mul i16 %sext_ln21_2, i16 %sext_ln11_2" [matrixmul.cpp:21]   --->   Operation 81 'mul' 'mul_ln21_2' <Predicate = (!icmp_ln11)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i8 %a_load_1" [matrixmul.cpp:11]   --->   Operation 82 'sext' 'sext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i8 %b_load_1" [matrixmul.cpp:21]   --->   Operation 83 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node add_ln21_1)   --->   "%mul_ln21_1 = mul i16 %sext_ln21_1, i16 %sext_ln11_1" [matrixmul.cpp:21]   --->   Operation 84 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [2/3] (1.05ns) (grouped into DSP with root node add_ln21)   --->   "%mul_ln21_2 = mul i16 %sext_ln21_2, i16 %sext_ln11_2" [matrixmul.cpp:21]   --->   Operation 85 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [matrixmul.cpp:25]   --->   Operation 104 'ret' 'ret_ln25' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i8 %a_load" [matrixmul.cpp:11]   --->   Operation 86 'sext' 'sext_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i8 %b_load" [matrixmul.cpp:21]   --->   Operation 87 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (4.17ns)   --->   "%mul_ln21 = mul i16 %sext_ln21, i16 %sext_ln11" [matrixmul.cpp:21]   --->   Operation 88 'mul' 'mul_ln21' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/3] (1.05ns) (grouped into DSP with root node add_ln21_1)   --->   "%mul_ln21_1 = mul i16 %sext_ln21_1, i16 %sext_ln11_1" [matrixmul.cpp:21]   --->   Operation 89 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln21)   --->   "%mul_ln21_2 = mul i16 %sext_ln21_2, i16 %sext_ln11_2" [matrixmul.cpp:21]   --->   Operation 90 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln21 = add i16 %mul_ln21, i16 %mul_ln21_2" [matrixmul.cpp:21]   --->   Operation 91 'add' 'add_ln21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_1)   --->   "%mul_ln21_1 = mul i16 %sext_ln21_1, i16 %sext_ln11_1" [matrixmul.cpp:21]   --->   Operation 92 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln21 = add i16 %mul_ln21, i16 %mul_ln21_2" [matrixmul.cpp:21]   --->   Operation 93 'add' 'add_ln21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln21_1 = add i16 %add_ln21, i16 %mul_ln21_1" [matrixmul.cpp:21]   --->   Operation 94 'add' 'add_ln21_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 96 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i4 %add_ln21_4" [matrixmul.cpp:21]   --->   Operation 97 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln21_5" [matrixmul.cpp:21]   --->   Operation 98 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [matrixmul.cpp:16]   --->   Operation 99 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrixmul.cpp:13]   --->   Operation 100 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln21_1 = add i16 %add_ln21, i16 %mul_ln21_1" [matrixmul.cpp:21]   --->   Operation 101 'add' 'add_ln21_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln21 = store i16 %add_ln21_1, i4 %res_addr" [matrixmul.cpp:21]   --->   Operation 102 'store' 'store_ln21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [matrixmul.cpp:13]   --->   Operation 103 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 01000000]
i                   (alloca           ) [ 01000000]
indvar_flatten      (alloca           ) [ 01000000]
spectopmodule_ln5   (spectopmodule    ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specinterface_ln0   (specinterface    ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
store_ln11          (store            ) [ 00000000]
store_ln11          (store            ) [ 00000000]
store_ln11          (store            ) [ 00000000]
br_ln11             (br               ) [ 00000000]
i_1                 (load             ) [ 00000000]
indvar_flatten_load (load             ) [ 00000000]
i_cast              (zext             ) [ 00000000]
tmp                 (bitconcatenate   ) [ 00000000]
empty               (sub              ) [ 00000000]
icmp_ln11           (icmp             ) [ 01111000]
add_ln11_3          (add              ) [ 00000000]
br_ln11             (br               ) [ 00000000]
j_load              (load             ) [ 00000000]
add_ln11            (add              ) [ 00000000]
icmp_ln13           (icmp             ) [ 00000000]
select_ln11         (select           ) [ 00100000]
add_ln11_cast       (zext             ) [ 00000000]
tmp_1               (bitconcatenate   ) [ 00000000]
empty_7             (sub              ) [ 00000000]
select_ln11_1       (select           ) [ 00000000]
zext_ln21           (zext             ) [ 00000000]
tmp_2               (bitconcatenate   ) [ 00000000]
sub_ln21            (sub              ) [ 00000000]
select_ln11_2       (select           ) [ 00100000]
select_ln11_2_cast  (zext             ) [ 00000000]
a_addr              (getelementptr    ) [ 00100000]
zext_ln13           (zext             ) [ 00000000]
zext_ln21_1         (zext             ) [ 00000000]
b_addr              (getelementptr    ) [ 00100000]
add_ln21_3          (add              ) [ 00000000]
zext_ln21_4         (zext             ) [ 00000000]
b_addr_2            (getelementptr    ) [ 00100000]
add_ln21_4          (add              ) [ 01111111]
add_ln13            (add              ) [ 00000000]
store_ln13          (store            ) [ 00000000]
store_ln13          (store            ) [ 00000000]
store_ln13          (store            ) [ 00000000]
a_load              (load             ) [ 01111100]
add_ln11_1          (add              ) [ 00000000]
add_ln11_1_cast     (zext             ) [ 00000000]
a_addr_1            (getelementptr    ) [ 00010000]
add_ln11_2          (add              ) [ 00000000]
add_ln11_2_cast     (zext             ) [ 00000000]
a_addr_2            (getelementptr    ) [ 00010000]
zext_ln21_2         (zext             ) [ 00000000]
add_ln21_2          (add              ) [ 00000000]
zext_ln21_3         (zext             ) [ 00000000]
b_addr_1            (getelementptr    ) [ 00010000]
b_load              (load             ) [ 01111100]
b_load_2            (load             ) [ 00010000]
a_load_1            (load             ) [ 01001000]
a_load_2            (load             ) [ 00000000]
sext_ln11_2         (sext             ) [ 01101100]
b_load_1            (load             ) [ 01001000]
sext_ln21_2         (sext             ) [ 01101100]
sext_ln11_1         (sext             ) [ 00110110]
sext_ln21_1         (sext             ) [ 00110110]
sext_ln11           (sext             ) [ 00000000]
sext_ln21           (sext             ) [ 00000000]
mul_ln21            (mul              ) [ 00010010]
mul_ln21_2          (mul              ) [ 00010010]
mul_ln21_1          (mul              ) [ 01000001]
add_ln21            (add              ) [ 01000001]
specloopname_ln0    (specloopname     ) [ 00000000]
empty_6             (speclooptripcount) [ 00000000]
zext_ln21_5         (zext             ) [ 00000000]
res_addr            (getelementptr    ) [ 00000000]
specpipeline_ln16   (specpipeline     ) [ 00000000]
specloopname_ln13   (specloopname     ) [ 00000000]
add_ln21_1          (add              ) [ 00000000]
store_ln21          (store            ) [ 00000000]
br_ln13             (br               ) [ 00000000]
ret_ln25            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="a_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
<pin id="120" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/2 a_load_2/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="b_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="2" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_addr_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="8" slack="1"/>
<pin id="107" dir="1" index="7" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_2/1 b_load_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="a_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="res_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln21_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/7 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load_2 b_load_1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln11_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln11_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln11_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="2" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_1_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="empty_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln11_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="j_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln11_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln13_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln11_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln11_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln11_cast/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="empty_7_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln11_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="2" slack="0"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln21_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln21_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln11_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln11_2_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln11_2_cast/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln13_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln21_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln21_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_3/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln21_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_4/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln21_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_4/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln13_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln13_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln13_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln13_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln11_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln11_1_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln11_1_cast/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln11_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln11_2_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln11_2_cast/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln21_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="1"/>
<pin id="355" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln21_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="3" slack="0"/>
<pin id="359" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln21_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_3/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln11_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln21_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_2/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln11_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_1/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln21_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln11_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="3"/>
<pin id="384" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln21_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="3"/>
<pin id="387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="mul_ln21_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln21/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln21_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="6"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_5/7 "/>
</bind>
</comp>

<comp id="398" class="1007" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="16" slack="0"/>
<pin id="402" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln21_2/3 add_ln21/5 "/>
</bind>
</comp>

<comp id="406" class="1007" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="0" index="2" bw="16" slack="0"/>
<pin id="410" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln21_1/4 add_ln21_1/6 "/>
</bind>
</comp>

<comp id="415" class="1005" name="j_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="422" class="1005" name="i_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="429" class="1005" name="indvar_flatten_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="436" class="1005" name="icmp_ln11_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="440" class="1005" name="select_ln11_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="1"/>
<pin id="442" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="445" class="1005" name="select_ln11_2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="a_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="1"/>
<pin id="453" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="b_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="b_addr_2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln21_4_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="6"/>
<pin id="468" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="add_ln21_4 "/>
</bind>
</comp>

<comp id="471" class="1005" name="a_load_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="3"/>
<pin id="473" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="476" class="1005" name="a_addr_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="a_addr_2_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="1"/>
<pin id="483" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="486" class="1005" name="b_addr_1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="b_load_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="3"/>
<pin id="493" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="496" class="1005" name="a_load_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="1"/>
<pin id="498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="sext_ln11_2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="1"/>
<pin id="503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11_2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="sext_ln21_2_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="1"/>
<pin id="508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21_2 "/>
</bind>
</comp>

<comp id="511" class="1005" name="sext_ln11_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln11_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="sext_ln21_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="1"/>
<pin id="518" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="mul_ln21_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln21 "/>
</bind>
</comp>

<comp id="526" class="1005" name="add_ln21_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="1"/>
<pin id="528" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="38" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="85" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="79" pin=2"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="99" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="170" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="176" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="173" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="173" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="170" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="206" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="209" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="209" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="229" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="215" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="209" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="170" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="247" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="255" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="215" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="241" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="188" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="289"><net_src comp="221" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="294"><net_src comp="221" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="310"><net_src comp="267" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="291" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="221" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="200" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="247" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="312" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="370"><net_src comp="79" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="151" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="151" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="403"><net_src comp="371" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="367" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="388" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="411"><net_src comp="378" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="375" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="398" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="406" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="418"><net_src comp="60" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="425"><net_src comp="64" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="432"><net_src comp="68" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="439"><net_src comp="194" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="221" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="448"><net_src comp="273" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="454"><net_src comp="72" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="459"><net_src comp="85" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="464"><net_src comp="92" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="469"><net_src comp="306" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="474"><net_src comp="79" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="479"><net_src comp="110" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="484"><net_src comp="122" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="489"><net_src comp="130" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="494"><net_src comp="99" pin="7"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="499"><net_src comp="79" pin="7"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="504"><net_src comp="367" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="509"><net_src comp="371" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="514"><net_src comp="375" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="519"><net_src comp="378" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="524"><net_src comp="388" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="529"><net_src comp="398" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="406" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {7 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 }
	Port: matrixmul : b | {1 2 3 }
  - Chain level:
	State 1
		store_ln11 : 1
		store_ln11 : 1
		store_ln11 : 1
		i_1 : 1
		indvar_flatten_load : 1
		i_cast : 2
		tmp : 2
		empty : 3
		icmp_ln11 : 2
		add_ln11_3 : 2
		br_ln11 : 3
		j_load : 1
		add_ln11 : 2
		icmp_ln13 : 2
		select_ln11 : 3
		add_ln11_cast : 3
		tmp_1 : 3
		empty_7 : 4
		select_ln11_1 : 3
		zext_ln21 : 4
		tmp_2 : 4
		sub_ln21 : 5
		select_ln11_2 : 5
		select_ln11_2_cast : 6
		a_addr : 7
		a_load : 8
		zext_ln13 : 4
		zext_ln21_1 : 4
		b_addr : 5
		add_ln21_3 : 5
		zext_ln21_4 : 6
		b_addr_2 : 7
		add_ln21_4 : 6
		b_load : 6
		b_load_2 : 8
		add_ln13 : 4
		store_ln13 : 3
		store_ln13 : 4
		store_ln13 : 5
	State 2
		add_ln11_1_cast : 1
		a_addr_1 : 2
		a_load_1 : 3
		add_ln11_2_cast : 1
		a_addr_2 : 2
		a_load_2 : 3
		add_ln21_2 : 1
		zext_ln21_3 : 2
		b_addr_1 : 3
		b_load_1 : 4
	State 3
		sext_ln11_2 : 1
		mul_ln21_2 : 2
	State 4
		mul_ln21_1 : 1
	State 5
		mul_ln21 : 1
		add_ln21 : 2
	State 6
		add_ln21_1 : 1
	State 7
		res_addr : 1
		store_ln21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln11_3_fu_200     |    0    |    0    |    13   |
|          |      add_ln11_fu_209      |    0    |    0    |    10   |
|          |     add_ln21_3_fu_295     |    0    |    0    |    13   |
|    add   |     add_ln21_4_fu_306     |    0    |    0    |    7    |
|          |      add_ln13_fu_312      |    0    |    0    |    10   |
|          |     add_ln11_1_fu_333     |    0    |    0    |    13   |
|          |     add_ln11_2_fu_343     |    0    |    0    |    13   |
|          |     add_ln21_2_fu_356     |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln21_fu_388      |    0    |    0    |    41   |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_188       |    0    |    0    |    13   |
|    sub   |       empty_7_fu_241      |    0    |    0    |    13   |
|          |      sub_ln21_fu_267      |    0    |    0    |    7    |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln11_fu_194     |    0    |    0    |    9    |
|          |      icmp_ln13_fu_215     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln11_fu_221    |    0    |    0    |    2    |
|  select  |    select_ln11_1_fu_247   |    0    |    0    |    2    |
|          |    select_ln11_2_fu_273   |    0    |    0    |    4    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_398        |    1    |    0    |    0    |
|          |         grp_fu_406        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       i_cast_fu_176       |    0    |    0    |    0    |
|          |    add_ln11_cast_fu_229   |    0    |    0    |    0    |
|          |      zext_ln21_fu_255     |    0    |    0    |    0    |
|          | select_ln11_2_cast_fu_281 |    0    |    0    |    0    |
|          |      zext_ln13_fu_286     |    0    |    0    |    0    |
|   zext   |     zext_ln21_1_fu_291    |    0    |    0    |    0    |
|          |     zext_ln21_4_fu_301    |    0    |    0    |    0    |
|          |   add_ln11_1_cast_fu_338  |    0    |    0    |    0    |
|          |   add_ln11_2_cast_fu_348  |    0    |    0    |    0    |
|          |     zext_ln21_2_fu_353    |    0    |    0    |    0    |
|          |     zext_ln21_3_fu_362    |    0    |    0    |    0    |
|          |     zext_ln21_5_fu_394    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_180        |    0    |    0    |    0    |
|bitconcatenate|        tmp_1_fu_233       |    0    |    0    |    0    |
|          |        tmp_2_fu_259       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln11_2_fu_367    |    0    |    0    |    0    |
|          |     sext_ln21_2_fu_371    |    0    |    0    |    0    |
|   sext   |     sext_ln11_1_fu_375    |    0    |    0    |    0    |
|          |     sext_ln21_1_fu_378    |    0    |    0    |    0    |
|          |      sext_ln11_fu_382     |    0    |    0    |    0    |
|          |      sext_ln21_fu_385     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   189   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_476   |    4   |
|   a_addr_2_reg_481   |    4   |
|    a_addr_reg_451    |    4   |
|   a_load_1_reg_496   |    8   |
|    a_load_reg_471    |    8   |
|  add_ln21_4_reg_466  |    4   |
|   add_ln21_reg_526   |   16   |
|   b_addr_1_reg_486   |    4   |
|   b_addr_2_reg_461   |    4   |
|    b_addr_reg_456    |    4   |
|    b_load_reg_491    |    8   |
|       i_reg_422      |    2   |
|   icmp_ln11_reg_436  |    1   |
|indvar_flatten_reg_429|    4   |
|       j_reg_415      |    2   |
|   mul_ln21_reg_521   |   16   |
|        reg_151       |    8   |
| select_ln11_2_reg_445|    4   |
|  select_ln11_reg_440 |    2   |
|  sext_ln11_1_reg_511 |   16   |
|  sext_ln11_2_reg_501 |   16   |
|  sext_ln21_1_reg_516 |   16   |
|  sext_ln21_2_reg_506 |   16   |
+----------------------+--------+
|         Total        |   171  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_79 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_99 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_398    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_398    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_406    |  p0  |   3  |   8  |   24   ||    14   |
|    grp_fu_406    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   112  || 13.4198 ||   104   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   189  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   104  |
|  Register |    -   |    -   |   171  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   13   |   171  |   293  |
+-----------+--------+--------+--------+--------+
