# This makefrag is sourced by each board's subdirectory

ROOT_DIR = $(abspath ..)
COMMON_DIR = $(ROOT_DIR)/common
ROCKET_DIR = $(ROOT_DIR)/rocket-chip
PROJECT := freechips.rocketchip.uintr
CONFIG := $(PROJECT).UintrConfig

# Initialize submodules and packages
init:
	cd $(ROOT_DIR) && git submodule update --init --recursive
	rm -rf $(ROCKET_DIR)/src/main/scala/uintr
	ln -rs $(COMMON_DIR)/src/main/scala $(ROCKET_DIR)/src/main/scala/uintr

# Build rocket tools: tests, spike
build-tools:
	./build.sh

$(ROCKET_DIR)/emulator/generated-src/$(CONFIG).v:
	make -C $(ROCKET_DIR)/emulator/ \
		PROJECT=$(PROJECT) CONFIG=$(CONFIG) MODEL=Top \
		verilog

src/rtl/$(CONFIG).v: $(ROCKET_DIR)/emulator/generated-src/$(CONFIG).v
	cp $< $@

# Build with custom generator and SoC configurations
build: src/rtl/$(CONFIG).v
	cp $(COMMON_DIR)/rocketchip_wrapper.v ./src/rtl/

# Testbench generated and simulated by default configurations of rocket chip
test:
	make -C $(ROCKET_DIR)/emulator/ \
		CONFIG=$(CONFIG) \
		timeout_cycles=50000 \
		output/rv64sn-p-uipi.vcd
	
clean:
	rm -f *.log *.jou *.str
	make -C $(ROCKET_DIR)/emulator/ clean
	rm -f $(ROCKET_DIR)/rocketchip.jar