{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 02:11:14 2021 " "Info: Processing started: Fri Apr 16 02:11:14 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off buffer -c buffer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off buffer -c buffer --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "buffer.v" "" { Text "Z:/lab27/buffer.v" 3 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register buff\[6\] buff\[5\] 422.12 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 422.12 MHz between source register \"buff\[6\]\" and destination register \"buff\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.001 ns + Longest register register " "Info: + Longest register to register delay is 1.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buff\[6\] 1 REG LC_X41_Y3_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y3_N8; Fanout = 2; REG Node = 'buff\[6\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { buff[6] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.458 ns) 1.001 ns buff\[5\] 2 REG LC_X40_Y3_N8 2 " "Info: 2: + IC(0.543 ns) + CELL(0.458 ns) = 1.001 ns; Loc. = LC_X40_Y3_N8; Fanout = 2; REG Node = 'buff\[5\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "1.001 ns" { buff[6] buff[5] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.458 ns 45.75 % " "Info: Total cell delay = 0.458 ns ( 45.75 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.543 ns 54.25 % " "Info: Total interconnect delay = 0.543 ns ( 54.25 % )" {  } {  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "1.001 ns" { buff[6] buff[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "1.001 ns" { buff[6] buff[5] } { 0.000ns 0.543ns } { 0.000ns 0.458ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.911 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 16; CLK Node = 'clk'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.542 ns) 2.911 ns buff\[5\] 2 REG LC_X40_Y3_N8 2 " "Info: 2: + IC(1.644 ns) + CELL(0.542 ns) = 2.911 ns; Loc. = LC_X40_Y3_N8; Fanout = 2; REG Node = 'buff\[5\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.186 ns" { clk buff[5] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.52 % " "Info: Total cell delay = 1.267 ns ( 43.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns 56.48 % " "Info: Total interconnect delay = 1.644 ns ( 56.48 % )" {  } {  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[5] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.911 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 16; CLK Node = 'clk'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.542 ns) 2.911 ns buff\[6\] 2 REG LC_X41_Y3_N8 2 " "Info: 2: + IC(1.644 ns) + CELL(0.542 ns) = 2.911 ns; Loc. = LC_X41_Y3_N8; Fanout = 2; REG Node = 'buff\[6\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.186 ns" { clk buff[6] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.52 % " "Info: Total cell delay = 1.267 ns ( 43.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns 56.48 % " "Info: Total interconnect delay = 1.644 ns ( 56.48 % )" {  } {  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[6] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[5] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[6] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "1.001 ns" { buff[6] buff[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "1.001 ns" { buff[6] buff[5] } { 0.000ns 0.543ns } { 0.000ns 0.458ns } } } { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[5] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[6] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[6] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { buff[5] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { buff[5] } {  } {  } } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "buff\[0\] write clk 3.307 ns register " "Info: tsu for register \"buff\[0\]\" (data pin = \"write\", clock pin = \"clk\") is 3.307 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.208 ns + Longest pin register " "Info: + Longest pin to register delay is 6.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns write 1 PIN PIN_AB8 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_AB8; Fanout = 1; PIN Node = 'write'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { write } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.872 ns) + CELL(0.075 ns) 5.034 ns buff\[0\]~117 2 COMB LC_X41_Y3_N7 8 " "Info: 2: + IC(3.872 ns) + CELL(0.075 ns) = 5.034 ns; Loc. = LC_X41_Y3_N7; Fanout = 8; COMB Node = 'buff\[0\]~117'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "3.947 ns" { write buff[0]~117 } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.705 ns) 6.208 ns buff\[0\] 3 REG LC_X40_Y3_N6 1 " "Info: 3: + IC(0.469 ns) + CELL(0.705 ns) = 6.208 ns; Loc. = LC_X40_Y3_N6; Fanout = 1; REG Node = 'buff\[0\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "1.174 ns" { buff[0]~117 buff[0] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.867 ns 30.07 % " "Info: Total cell delay = 1.867 ns ( 30.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.341 ns 69.93 % " "Info: Total interconnect delay = 4.341 ns ( 69.93 % )" {  } {  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "6.208 ns" { write buff[0]~117 buff[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.208 ns" { write write~out0 buff[0]~117 buff[0] } { 0.000ns 0.000ns 3.872ns 0.469ns } { 0.000ns 1.087ns 0.075ns 0.705ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.911 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 16; CLK Node = 'clk'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.542 ns) 2.911 ns buff\[0\] 2 REG LC_X40_Y3_N6 1 " "Info: 2: + IC(1.644 ns) + CELL(0.542 ns) = 2.911 ns; Loc. = LC_X40_Y3_N6; Fanout = 1; REG Node = 'buff\[0\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.186 ns" { clk buff[0] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.52 % " "Info: Total cell delay = 1.267 ns ( 43.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns 56.48 % " "Info: Total interconnect delay = 1.644 ns ( 56.48 % )" {  } {  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[0] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "6.208 ns" { write buff[0]~117 buff[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.208 ns" { write write~out0 buff[0]~117 buff[0] } { 0.000ns 0.000ns 3.872ns 0.469ns } { 0.000ns 1.087ns 0.075ns 0.705ns } } } { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[0] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[0] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[4\] outVar\[3\] 6.976 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[4\]\" through register \"outVar\[3\]\" is 6.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.911 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 16; CLK Node = 'clk'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.542 ns) 2.911 ns outVar\[3\] 2 REG LC_X40_Y3_N1 1 " "Info: 2: + IC(1.644 ns) + CELL(0.542 ns) = 2.911 ns; Loc. = LC_X40_Y3_N1; Fanout = 1; REG Node = 'outVar\[3\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.186 ns" { clk outVar[3] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 9 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.52 % " "Info: Total cell delay = 1.267 ns ( 43.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns 56.48 % " "Info: Total interconnect delay = 1.644 ns ( 56.48 % )" {  } {  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk outVar[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 outVar[3] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "buffer.v" "" { Text "Z:/lab27/buffer.v" 9 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.909 ns + Longest register pin " "Info: + Longest register to pin delay is 3.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outVar\[3\] 1 REG LC_X40_Y3_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y3_N1; Fanout = 1; REG Node = 'outVar\[3\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { outVar[3] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(2.404 ns) 3.909 ns out\[4\] 2 PIN PIN_P8 0 " "Info: 2: + IC(1.505 ns) + CELL(2.404 ns) = 3.909 ns; Loc. = PIN_P8; Fanout = 0; PIN Node = 'out\[4\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "3.909 ns" { outVar[3] out[4] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 5 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns 61.50 % " "Info: Total cell delay = 2.404 ns ( 61.50 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.505 ns 38.50 % " "Info: Total interconnect delay = 1.505 ns ( 38.50 % )" {  } {  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "3.909 ns" { outVar[3] out[4] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.909 ns" { outVar[3] out[4] } { 0.000ns 1.505ns } { 0.000ns 2.404ns } } }  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk outVar[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 outVar[3] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "3.909 ns" { outVar[3] out[4] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.909 ns" { outVar[3] out[4] } { 0.000ns 1.505ns } { 0.000ns 2.404ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "buff\[1\] reset clk -2.092 ns register " "Info: th for register \"buff\[1\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.092 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.911 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 16; CLK Node = 'clk'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { clk } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.542 ns) 2.911 ns buff\[1\] 2 REG LC_X40_Y3_N4 2 " "Info: 2: + IC(1.644 ns) + CELL(0.542 ns) = 2.911 ns; Loc. = LC_X40_Y3_N4; Fanout = 2; REG Node = 'buff\[1\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.186 ns" { clk buff[1] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.52 % " "Info: Total cell delay = 1.267 ns ( 43.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns 56.48 % " "Info: Total interconnect delay = 1.644 ns ( 56.48 % )" {  } {  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[1] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.103 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns reset 1 PIN PIN_U8 9 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_U8; Fanout = 9; PIN Node = 'reset'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "" { reset } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 3 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.793 ns) + CELL(0.223 ns) 5.103 ns buff\[1\] 2 REG LC_X40_Y3_N4 2 " "Info: 2: + IC(3.793 ns) + CELL(0.223 ns) = 5.103 ns; Loc. = LC_X40_Y3_N4; Fanout = 2; REG Node = 'buff\[1\]'" {  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "4.016 ns" { reset buff[1] } "NODE_NAME" } "" } } { "buffer.v" "" { Text "Z:/lab27/buffer.v" 8 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns 25.67 % " "Info: Total cell delay = 1.310 ns ( 25.67 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.793 ns 74.33 % " "Info: Total interconnect delay = 3.793 ns ( 74.33 % )" {  } {  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "5.103 ns" { reset buff[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.103 ns" { reset reset~out0 buff[1] } { 0.000ns 0.000ns 3.793ns } { 0.000ns 1.087ns 0.223ns } } }  } 0}  } { { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "2.911 ns" { clk buff[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "2.911 ns" { clk clk~out0 buff[1] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.725ns 0.542ns } } } { "Z:/lab27/db/buffer_cmp.qrpt" "" { Report "Z:/lab27/db/buffer_cmp.qrpt" Compiler "buffer" "UNKNOWN" "V1" "Z:/lab27/db/buffer.quartus_db" { Floorplan "Z:/lab27/" "" "5.103 ns" { reset buff[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.103 ns" { reset reset~out0 buff[1] } { 0.000ns 0.000ns 3.793ns } { 0.000ns 1.087ns 0.223ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 02:11:15 2021 " "Info: Processing ended: Fri Apr 16 02:11:15 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
