#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Apr 22 16:21:09 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:gmii_rx_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports gmii_rx_clk
Executing : get_ports gmii_rx_clk successfully.
Executing : create_clock -name udp_re|gmii_rx_clk [get_ports gmii_rx_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name udp_re|gmii_rx_clk [get_ports gmii_rx_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group udp_re|gmii_rx_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group udp_re|gmii_rx_clk successfully.
C: SDC-2025: Clock source 'n:gmii_tx_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports gmii_tx_clk
Executing : get_ports gmii_tx_clk successfully.
Executing : create_clock -name udp_re|gmii_tx_clk [get_ports gmii_tx_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name udp_re|gmii_tx_clk [get_ports gmii_tx_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group udp_re|gmii_tx_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group udp_re|gmii_tx_clk successfully.
Start pre-mapping.
I: Encoding type of FSM 'cur_state_fsm[6:0]' is: onehot.
I: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/UDP/udp/udp_rx_re.v(line number:59)] The user initial state for regs on FSM cur_state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'cur_state_fsm[6:0]':
I: from  u_udp_rx/cur_state[6] u_udp_rx/cur_state[5] u_udp_rx/cur_state[4] u_udp_rx/cur_state[3] u_udp_rx/cur_state[2] u_udp_rx/cur_state[1] u_udp_rx/cur_state[0]
I: to  u_udp_rx/cur_state_6 u_udp_rx/cur_state_5 u_udp_rx/cur_state_4 u_udp_rx/cur_state_3 u_udp_rx/cur_state_2 u_udp_rx/cur_state_1 u_udp_rx/cur_state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Encoding type of FSM 'cur_state_fsm[6:0]' is: onehot.
I: [C:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/UDP/udp/udp_tx_re.v(line number:121)] The user initial state for regs on FSM cur_state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'cur_state_fsm[6:0]':
I: from  u_udp_tx/cur_state[6] u_udp_tx/cur_state[5] u_udp_tx/cur_state[4] u_udp_tx/cur_state[3] u_udp_tx/cur_state[2] u_udp_tx/cur_state[1] u_udp_tx/cur_state[0]
I: to  u_udp_tx/cur_state_6 u_udp_tx/cur_state_5 u_udp_tx/cur_state_4 u_udp_tx/cur_state_3 u_udp_tx/cur_state_2 u_udp_tx/cur_state_1 u_udp_tx/cur_state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
I: Constant propagation done on u_udp_rx/N47 (bmsWIDEINV).
I: Constant propagation done on u_udp_rx/N48 (bmsPMUX).
I: Constant propagation done on u_udp_tx/N70 (bmsWIDEINV).
I: Constant propagation done on u_udp_tx/N71 (bmsPMUX).
I: Constant propagation done on u_udp_tx/N915_2 (bmsWIDEMUX).
I: Constant propagation done on u_udp_tx/N915_3 (bmsWIDEMUX).
W: Removed bmsWIDEDFFCPE inst ip_head_byte_num[5:0] at 0 that is stuck at constant 0.
I: Constant propagation done on u_udp_rx/ip_head_byte_num[5:0] (bmsWIDEDFFCPE).
W: Removed bmsWIDEDFFCPE inst check_buffer[31:0] at 20 that is stuck at constant 0.
I: Constant propagation done on u_udp_tx/check_buffer[31:0] (bmsWIDEDFFCPE).
Executing : pre-mapping successfully. Time elapsed: 0.055s wall, 0.047s user + 0.000s system = 0.047s CPU (85.8%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Removed inst u_udp_tx/preamble[1][7:0] which is redundant to u_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_udp_tx/preamble[2][7:0] which is redundant to u_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_udp_tx/preamble[3][7:0] which is redundant to u_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_udp_tx/preamble[4][7:0] which is redundant to u_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_udp_tx/preamble[5][7:0] which is redundant to u_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_udp_tx/preamble[6][7:0] which is redundant to u_udp_tx/preamble[0][7:0] (type bmsWIDEDFFPATCE)
I: Removed inst u_udp_tx/eth_head[11][7:0] which is redundant to u_udp_tx/eth_head[10][7:0] (type bmsWIDEDFFPATCE)
Executing : mod-gen successfully. Time elapsed: 0.134s wall, 0.141s user + 0.000s system = 0.141s CPU (104.7%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_udp_tx/eth_head[13][7:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_udp_tx/eth_head[13][7:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_udp_tx/eth_head[13][7:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_udp_tx/eth_head[13][7:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_udp_tx/eth_head[13][7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_udp_tx/eth_head[13][7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_udp_tx/eth_head[13][7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_udp_tx/eth_head[13][7:0] at 7 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.508s wall, 0.469s user + 0.031s system = 0.500s CPU (98.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_udp_rx/des_ip[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_rx/des_ip[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_rx/des_ip[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_rx/des_ip[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_rx/des_ip[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_rx/des_ip[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_rx/des_ip[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_rx/des_ip[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_rx/ip_head_byte_num[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_rx/ip_head_byte_num[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[28]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[29]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[30]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_udp_tx/check_buffer[31]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[8][4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[8][5] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[8][6] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[8][7] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[9][0] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[9][1] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[9][2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[9][3] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[9][4] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[9][5] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[9][6] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[9][7] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[10][0] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[10][1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[10][2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[10][3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[10][4] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[10][5] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[10][6] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[10][7] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[12][0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[12][1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[12][2] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[12][3] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[12][4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[12][5] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[12][6] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[12][7] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[6][0] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[6][1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[6][2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[6][3] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[6][4] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[6][5] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[6][6] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[6][7] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/preamble[0][0] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/preamble[0][1] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/preamble[0][2] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/preamble[0][3] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/preamble[0][4] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/preamble[0][5] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/preamble[0][6] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/preamble[0][7] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/preamble[7][0] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/preamble[7][1] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/preamble[7][2] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/preamble[7][3] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/preamble[7][4] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/preamble[7][5] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/preamble[7][6] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/preamble[7][7] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[7][0] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[7][1] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[7][2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[7][3] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[7][4] that is stuck at constant 1.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[7][5] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[7][6] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[7][7] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[8][0] that is stuck at constant 0.
W: Removed GTP_DFF_P inst u_udp_tx/eth_head[8][1] that is stuck at constant 1.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[8][2] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_udp_tx/eth_head[8][3] that is stuck at constant 0.
I: Removed GTP_DFF_CE inst u_udp_tx/tx_data_num[0] that is redundant to u_udp_tx/total_num[0]
I: Removed GTP_DFF_CE inst u_udp_tx/udp_num[0] that is redundant to u_udp_tx/total_num[0]
I: Removed GTP_DFF_CE inst u_udp_tx/tx_data_num[1] that is redundant to u_udp_tx/total_num[1]
I: Removed GTP_DFF_CE inst u_udp_tx/udp_num[1] that is redundant to u_udp_tx/total_num[1]
I: Removed GTP_DFF_CE inst u_udp_tx/udp_num[2] that is redundant to u_udp_tx/tx_data_num[2]
I: Removed GTP_DFF_E inst u_udp_tx/ip_head[6][16] that is redundant to u_udp_tx/ip_head[0][0]
I: Removed GTP_DFF_E inst u_udp_tx/ip_head[6][17] that is redundant to u_udp_tx/ip_head[0][1]
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.057s wall, 0.047s user + 0.000s system = 0.047s CPU (82.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.664s wall, 0.672s user + 0.000s system = 0.672s CPU (101.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.066s wall, 0.062s user + 0.000s system = 0.062s CPU (95.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.023s wall, 0.016s user + 0.016s system = 0.031s CPU (134.0%)


Cell Usage:
GTP_DFF_C                    24 uses
GTP_DFF_CE                  313 uses
GTP_DFF_E                    46 uses
GTP_DFF_P                     2 uses
GTP_DFF_PE                   54 uses
GTP_DFF_RE                   13 uses
GTP_DFF_SE                   19 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                     32 uses
GTP_LUT3                     49 uses
GTP_LUT4                     61 uses
GTP_LUT5                    159 uses
GTP_LUT5CARRY               312 uses
GTP_LUT5M                    94 uses
GTP_MUX2LUT6                 17 uses
GTP_MUX2LUT7                  7 uses

I/O ports: 170
GTP_INBUF                 125 uses
GTP_OUTBUF                 45 uses

Mapping Summary:
Total LUTs: 711 of 10400 (6.84%)
	LUTs as dram: 0 of 2640 (0.00%)
	LUTs as logic: 711
Total Registers: 471 of 15600 (3.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 30 (0.00%)

APMs:
Total APMs = 0.00 of 20 (0.00%)

Total I/O ports = 170 of 160 (106.25%)

W: The design has 170 I/O, but only 160 available in the device

Overview of Control Sets:

Number of unique control sets : 29

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 4        | 0                 4
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 6        | 0                 6
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 15       | 3                 12
--------------------------------------------------------------
  The maximum fanout: 48
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                26
  NO              YES               NO                 0
  YES             NO                NO                 46
  YES             NO                YES                367
  YES             YES               NO                 32
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'udp_re' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to udp_re_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'gmii_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gmii_txd[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gmii_txd[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gmii_txd[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gmii_txd[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gmii_txd[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gmii_txd[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gmii_txd[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'gmii_txd[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_byte_num[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rec_pkt_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_req' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'des_ip[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_ip[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[32]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[33]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[34]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[35]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[36]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[37]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[38]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[39]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[40]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[41]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[42]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[43]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[44]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[45]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[46]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'des_mac[47]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmii_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmii_rxd[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmii_rxd[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmii_rxd[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmii_rxd[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmii_rxd[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmii_rxd[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmii_rxd[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gmii_rxd[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_byte_num[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'tx_start_en' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Apr 22 16:21:12 2024
Action synthesize: Peak memory pool usage is 177 MB
