Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 21 04:44:34 2016
| Host         : yshyang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Record_mode_control_sets_placed.rpt
| Design       : Record_mode
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            6 |
| No           | No                    | Yes                    |             128 |           50 |
| No           | Yes                   | No                     |              11 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              89 |           35 |
| Yes          | Yes                   | No                     |              57 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------------------+----------------------------+------------------+----------------+
|      Clock Signal     |                      Enable Signal                     |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG        | keyboardDEC/inst/inst/Ps2Interface_i/bits_count        | reset_IBUF                 |                2 |              4 |
|  clk16_divider/out[0] |                                                        |                            |                1 |              6 |
|  clk_IBUF_BUFG        | keyboardDEC/inst/inst/Ps2Interface_i/rx_valid          | reset_IBUF                 |                2 |              8 |
|  clk_IBUF_BUFG        | keyboardDEC/inst/inst/Ps2Interface_i/rx_finish         | reset_IBUF                 |                1 |              8 |
|  beat                 | controler/REC/address[8]_i_1_n_0                       | pb_1p_reset/reset_onepulse |                3 |              9 |
|  clk_IBUF_BUFG        | keyboardDEC/key[9]_i_1_n_0                             | reset_IBUF                 |                2 |             10 |
|  beat                 |                                                        | pb_1p_reset/reset_onepulse |                5 |             11 |
|  clk_IBUF_BUFG        | keyboardDEC/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | reset_IBUF                 |                4 |             11 |
|  clk_IBUF_BUFG        |                                                        |                            |                5 |             18 |
|  beat                 | controler/REC/count_duty0                              |                            |               11 |             44 |
|  beat                 | controler/REC/count_duty0_11                           |                            |               11 |             44 |
|  clk_IBUF_BUFG        | keyboardDEC/op/E[0]                                    | reset_IBUF                 |               24 |             48 |
|  clk_IBUF_BUFG        | keyboardDEC/E[0]                                       | reset_IBUF                 |               25 |             48 |
|  clk_IBUF_BUFG        |                                                        | reset_IBUF                 |               32 |             62 |
|  clk_IBUF_BUFG        |                                                        | pb_1p_reset/reset_onepulse |               18 |             66 |
+-----------------------+--------------------------------------------------------+----------------------------+------------------+----------------+


