git clone --depth 1 --no-tags https://github.com/Jonathan684/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741181444
git clone --depth 1 --no-tags https://github.com/octavius41/Digital-System-Design-Laboratory-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741920367
git clone --depth 1 --no-tags https://github.com/tumax0512/NYCU-CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742006516
git clone --depth 1 --no-tags https://github.com/MeganTsou/Computer-Architecture-Final-Project-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742023038
git clone --depth 1 --no-tags https://github.com/clwe/vscode-verilog-workflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741614544
git clone --depth 1 --no-tags https://github.com/predrag-curcic-bitsolver/bitsolver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742171931
git clone --depth 1 --no-tags https://github.com/Aneesh-VS/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742291809
git clone --depth 1 --no-tags https://github.com/jagadishb12/Risc6pipeline-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742751718
git clone --depth 1 --no-tags https://github.com/wyping314/FPGA_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739838463
git clone --depth 1 --no-tags https://github.com/Hiro-Alter/Neural_Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742575764
git clone --depth 1 --no-tags https://github.com/Mingtse-Ma/MWCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739956433
git clone --depth 1 --no-tags https://github.com/BRIANMMARI10/Princeton-University-Computer-PUnC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742701766
git clone --depth 1 --no-tags https://github.com/xchinmaydh/Physical-Design-of-Approximate-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743159007
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743259164
git clone --depth 1 --no-tags https://github.com/Sriram7720/vlsi_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744046483
git clone --depth 1 --no-tags https://github.com/pranavanantharam/TAMU-ECEN651.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744741368
git clone --depth 1 --no-tags https://github.com/KumarPujala/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745415587
git clone --depth 1 --no-tags https://github.com/rishabh4749/Lemmings_Game1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745021663
git clone --depth 1 --no-tags https://github.com/NedimDzelilovic/Waste-sorting-using-sensors-on-FPGA-Cyclone-IV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745551277
git clone --depth 1 --no-tags https://github.com/HoangTu910/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745842126
git clone --depth 1 --no-tags https://github.com/NedimDzelilovic/Bottle-filling-line-using-FPGA-and-Raspberry-Pi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745886021
git clone --depth 1 --no-tags https://github.com/SabaEmamjomeh/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746358824
git clone --depth 1 --no-tags https://github.com/omarzalahh/Automatic-Garage-Door-Controller-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746220462
git clone --depth 1 --no-tags https://github.com/mambahuang/ZedBoard_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744042542
git clone --depth 1 --no-tags https://github.com/IonutBirjovanu/RISC-V-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747718880
git clone --depth 1 --no-tags https://github.com/xmy01/scan-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742016339
git clone --depth 1 --no-tags https://github.com/srikala-reddi/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740410931
git clone --depth 1 --no-tags https://github.com/Vmykfmp/NYCU_CAD_2023F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747570210
git clone --depth 1 --no-tags https://github.com/wengloon/FPGA_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744013232
git clone --depth 1 --no-tags https://github.com/ManjuLanjewar/vsd-hdp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745773269
git clone --depth 1 --no-tags https://github.com/matixmaj100/FPGA-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748297995
git clone --depth 1 --no-tags https://github.com/ucrdrk/Lab02-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748403636
git clone --depth 1 --no-tags https://github.com/Cengizhan18/caravel_f.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748118860
git clone --depth 1 --no-tags https://github.com/Miladbaf/CS303-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748102648
git clone --depth 1 --no-tags https://github.com/amr-elberry/Sequence-detector-using-FSM-finite-state-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741290403
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/FULL_SUBTRACTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746552995
git clone --depth 1 --no-tags https://github.com/hugodiasg/clock_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744198343
git clone --depth 1 --no-tags https://github.com/seyyedsinangh/Logic_Circuit_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747596999
git clone --depth 1 --no-tags https://github.com/lakpahana/32bit_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744902999
git clone --depth 1 --no-tags https://github.com/FlavioRobertoTavares/InfraH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742637341
git clone --depth 1 --no-tags https://github.com/Thomas180105/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743834393
git clone --depth 1 --no-tags https://github.com/moisesibanez17/Procesador_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740757088
git clone --depth 1 --no-tags https://github.com/pocper/112_SOC_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740096257
git clone --depth 1 --no-tags https://github.com/ahan10/EECS-3201-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740187894
git clone --depth 1 --no-tags https://github.com/SharathArvapally/Sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743023398
git clone --depth 1 --no-tags https://github.com/woni1213/KAERI-TRBDS100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741371749
git clone --depth 1 --no-tags https://github.com/adamrt27/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741578207
git clone --depth 1 --no-tags https://github.com/YousifEsmail/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741671089
git clone --depth 1 --no-tags https://github.com/andrewisawesomer/ECE25.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741615695
git clone --depth 1 --no-tags https://github.com/avdssrk/Restoring_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742279814
git clone --depth 1 --no-tags https://github.com/clanza21/VGA_TypingGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742149105
git clone --depth 1 --no-tags https://github.com/Trirosmos/adequate-risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742122569
git clone --depth 1 --no-tags https://github.com/N4g3stic/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742005245
git clone --depth 1 --no-tags https://github.com/BPang724/Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742012631
git clone --depth 1 --no-tags https://github.com/thhongee/SoC_fINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744323765
git clone --depth 1 --no-tags https://github.com/tangleiSA22219069/falcon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745455538
git clone --depth 1 --no-tags https://github.com/davidsiaw/cpudev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745828322
git clone --depth 1 --no-tags https://github.com/RithanyaN/HDLBits-Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745061870
git clone --depth 1 --no-tags https://github.com/sidd2423/Multifuctional-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746045216
git clone --depth 1 --no-tags https://github.com/thahail/RF-Transceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739825268
git clone --depth 1 --no-tags https://github.com/Justin-Henrotte/TFE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740600539
git clone --depth 1 --no-tags https://github.com/Smruti-2001/Design-and-verify-UART-master-and-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740831412
git clone --depth 1 --no-tags https://github.com/BellaYanWenqing/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740772908
git clone --depth 1 --no-tags https://github.com/VishalPV2004/MIPS32-RISC-V-Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745895147
git clone --depth 1 --no-tags https://github.com/DackJempsey/Simon32_64_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746349162
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/nexys_tb_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746949044
git clone --depth 1 --no-tags https://github.com/mj1069/dual-mode-puf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747189716
git clone --depth 1 --no-tags https://github.com/urish/tt06-simon-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747092681
git clone --depth 1 --no-tags https://github.com/steezyneo/vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747264221
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/nexys_keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747915014
git clone --depth 1 --no-tags https://github.com/BLAKBLAD/branchprediction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740052843
git clone --depth 1 --no-tags https://github.com/aloretocornidez/574-computer-aided-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741770557
git clone --depth 1 --no-tags https://github.com/aulonalivoreka/AK_CPU16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742203092
git clone --depth 1 --no-tags https://github.com/Jiawey1227/HDLBits_answer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740727464
git clone --depth 1 --no-tags https://github.com/mfkiwl/SuperScalar_RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742149943
git clone --depth 1 --no-tags https://github.com/shreyashi98/i2c_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747088831
git clone --depth 1 --no-tags https://github.com/kevin861222/SOC_Final_Proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739986821
git clone --depth 1 --no-tags https://github.com/del10208102/del.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739760023
git clone --depth 1 --no-tags https://github.com/quyenpro123/fifo_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740632052
git clone --depth 1 --no-tags https://github.com/Jonathan684/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741007764
git clone --depth 1 --no-tags https://github.com/zerosignal0101/Mores_Code_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741496056
git clone --depth 1 --no-tags https://github.com/Rahul-Cheruku/N-Bit-Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741057401
git clone --depth 1 --no-tags https://github.com/kelvin0207/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741838258
git clone --depth 1 --no-tags https://github.com/xunying123/nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741652229
git clone --depth 1 --no-tags https://github.com/TobiNguyen21/SOC_LAB_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740901733
git clone --depth 1 --no-tags https://github.com/MhkaPR/chanceLooper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742043846
git clone --depth 1 --no-tags https://github.com/martinowiczzz/uart-rxtx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742003238
git clone --depth 1 --no-tags https://github.com/Sushovanb22/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742544190
git clone --depth 1 --no-tags https://github.com/josedelarosados/ESCA_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742604136
git clone --depth 1 --no-tags https://github.com/faithfullk/Rover-5-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742634420
git clone --depth 1 --no-tags https://github.com/rishabh4749/3Input_LUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742886260
git clone --depth 1 --no-tags https://github.com/WilsNTHU/Paper-Tape-Music-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742819701
git clone --depth 1 --no-tags https://github.com/enrique-carbonel/16_bit_risc_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743822566
git clone --depth 1 --no-tags https://github.com/dpks2003/my_ulx3s_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743591378
git clone --depth 1 --no-tags https://github.com/YnuGuoLab/Approx_Mul_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740939760
git clone --depth 1 --no-tags https://github.com/rishabh4749/4State_1Input_Simple_Moore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744959054
git clone --depth 1 --no-tags https://github.com/Sheng08/SoC-Lab-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740187532
git clone --depth 1 --no-tags https://github.com/rishabh4749/Lemmings_Goes_AAAAH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745047486
git clone --depth 1 --no-tags https://github.com/sdakul19/Synchronous-Serial-Port.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744681353
