

================================================================
== Vivado HLS Report for 'aes_substitute_bytes'
================================================================
* Date:           Sat Dec 18 12:10:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.215|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- aes_substitute_bytes_label1  |   16|   16|         4|          4|          1|     4|    yes   |
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     88|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        -|      -|      25|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      25|    249|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln78_1_fu_253_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln78_2_fu_277_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln78_3_fu_291_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln78_fu_239_p2    |     +    |      0|  0|  13|          11|          11|
    |row_index_fu_173_p2   |     +    |      0|  0|  12|           3|           1|
    |icmp_ln48_fu_167_p2   |   icmp   |      0|  0|   9|           3|           4|
    |or_ln52_1_fu_207_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln52_2_fu_221_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln52_fu_192_p2     |    or    |      0|  0|   5|           5|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  88|          65|          54|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |row_index_0_reg_144      |   9|          2|    3|          6|
    |s_box_V_address0         |  15|          3|   10|         30|
    |s_box_V_address1         |  15|          3|   10|         30|
    |state_matrix_V_address0  |  27|          5|    4|         20|
    |state_matrix_V_address1  |  27|          5|    4|         20|
    |state_matrix_V_d0        |  15|          3|   16|         48|
    |state_matrix_V_d1        |  15|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 161|         31|   64|        209|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  6|   0|    6|          0|
    |row_index_0_reg_144            |  3|   0|    3|          0|
    |row_index_reg_322              |  3|   0|    3|          0|
    |state_matrix_V_addr_1_reg_338  |  2|   0|    4|          2|
    |state_matrix_V_addr_2_reg_343  |  2|   0|    4|          2|
    |state_matrix_V_addr_3_reg_348  |  2|   0|    4|          2|
    |state_matrix_V_addr_reg_333    |  2|   0|    4|          2|
    |tmp_5_reg_327                  |  3|   0|    5|          2|
    |zext_ln46_reg_311              |  2|   0|   11|          9|
    +-------------------------------+---+----+-----+-----------+
    |Total                          | 25|   0|   44|         19|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_substitute_bytes | return value |
|state_matrix_V_address0  | out |    4|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_ce0       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_we0       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_d0        | out |   16|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_q0        |  in |   16|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_address1  | out |    4|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_ce1       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_we1       | out |    1|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_d1        | out |   16|  ap_memory |    state_matrix_V    |     array    |
|state_matrix_V_q1        |  in |   16|  ap_memory |    state_matrix_V    |     array    |
|s_box_V_address0         | out |   10|  ap_memory |        s_box_V       |     array    |
|s_box_V_ce0              | out |    1|  ap_memory |        s_box_V       |     array    |
|s_box_V_q0               |  in |    8|  ap_memory |        s_box_V       |     array    |
|s_box_V_address1         | out |   10|  ap_memory |        s_box_V       |     array    |
|s_box_V_ce1              | out |    1|  ap_memory |        s_box_V       |     array    |
|s_box_V_q1               |  in |    8|  ap_memory |        s_box_V       |     array    |
|s_box_V_offset           |  in |    2|   ap_none  |    s_box_V_offset    |    scalar    |
+-------------------------+-----+-----+------------+----------------------+--------------+

