#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Oct 27 10:22:17 2021
# Process ID: 5504
# Log file: C:/usr/fpga4/Fadder3/planAhead_run_1/planAhead.log
# Journal file: C:/usr/fpga4/Fadder3/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/usr/fpga4/Fadder3/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P43 [get_ports A0]
endgroup
startgroup
set_property package_pin P41 [get_ports A1]
endgroup
startgroup
set_property package_pin P40 [get_ports A2]
endgroup
startgroup
set_property package_pin P46 [get_ports B0]
endgroup
startgroup
set_property package_pin P45 [get_ports B1]
endgroup
startgroup
set_property package_pin P44 [get_ports B2]
endgroup
startgroup
set_property package_pin P102 [get_ports ba]
endgroup
startgroup
set_property package_pin P101 [get_ports bb]
endgroup
startgroup
set_property package_pin P100 [get_ports bc]
endgroup
startgroup
set_property package_pin P99 [get_ports bd]
endgroup
startgroup
set_property package_pin P98 [get_ports be]
endgroup
startgroup
set_property package_pin P97 [get_ports bf]
endgroup
startgroup
set_property package_pin P95 [get_ports bg]
endgroup
save_constraints
