{"vcs1":{"timestamp_begin":1730986768.190714550, "rt":2.17, "ut":0.79, "st":0.25}}
{"vcselab":{"timestamp_begin":1730986770.442946639, "rt":1.20, "ut":0.29, "st":0.16}}
{"link":{"timestamp_begin":1730986771.712822756, "rt":0.34, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730986767.616954562}
{"VCS_COMP_START_TIME": 1730986767.616954562}
{"VCS_COMP_END_TIME": 1730986773.659195054}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332012}}
{"stitch_vcselab": {"peak_mem": 231524}}
