{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533305871928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533305871943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 03 11:17:51 2018 " "Processing started: Fri Aug 03 11:17:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533305871943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533305871943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533305871943 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533305872474 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processador.qsys " "Elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533305872630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:54 Progress: Loading NovoQuartusZero/processador.qsys " "2018.08.03.11:17:54 Progress: Loading NovoQuartusZero/processador.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305874455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:54 Progress: Reading input file " "2018.08.03.11:17:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305874736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:54 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.08.03.11:17:54 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305874782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:54 Progress: Parameterizing module clk_0 " "2018.08.03.11:17:54 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305874970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:54 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\] " "2018.08.03.11:17:54 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305874985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Parameterizing module nios2_qsys_0 " "2018.08.03.11:17:55 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.08.03.11:17:55 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Parameterizing module onchip_memory2_0 " "2018.08.03.11:17:55 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Adding leds \[altera_avalon_pio 13.1\] " "2018.08.03.11:17:55 Progress: Adding leds \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Parameterizing module leds " "2018.08.03.11:17:55 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Adding botao \[altera_avalon_pio 13.1\] " "2018.08.03.11:17:55 Progress: Adding botao \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Parameterizing module botao " "2018.08.03.11:17:55 Progress: Parameterizing module botao" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\] " "2018.08.03.11:17:55 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Parameterizing module jtag_uart_0 " "2018.08.03.11:17:55 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Building connections " "2018.08.03.11:17:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Parameterizing connections " "2018.08.03.11:17:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:55 Progress: Validating " "2018.08.03.11:17:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305875609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.03.11:17:56 Progress: Done reading input file " "2018.08.03.11:17:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305876188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305876418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Generating processador \"processador\" for QUARTUS_SYNTH " "Processador: Generating processador \"processador\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305877759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 6 modules, 20 connections " "Pipeline_bridge_swap_transform: After transform: 6 modules, 20 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305877978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305878013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections " "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305878109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 41 connections " "Merlin_translator_transform: After transform: 13 modules, 41 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305878456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 110 connections " "Merlin_domain_transform: After transform: 26 modules, 110 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305878972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 132 connections " "Merlin_router_transform: After transform: 33 modules, 132 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305879083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections " "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305879244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305879505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 7 modules, 23 connections " "Merlin_hierarchy_transform: After transform: 7 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305880443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 7 modules, 23 connections " "Merlin_mm_transform: After transform: 7 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305880443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 8 modules, 26 connections " "Merlin_interrupt_mapper_transform: After transform: 8 modules, 26 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305880475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 11 modules, 34 connections " "Reset_adaptation_transform: After transform: 11 modules, 34 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305880605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305881994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305881994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:02 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.08.03 11:18:02 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:02 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.08.03 11:18:02 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus " "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.08.03 11:18:03 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:05 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.08.03 11:18:05 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:05 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2018.08.03 11:18:05 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.03 11:18:06 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.08.03 11:18:06 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305886923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'processador_leds' " "Leds: Starting RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'processador_leds' " "Leds: Done RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"processador\" instantiated altera_avalon_pio \"leds\" " "Leds: \"processador\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Starting RTL generation for module 'processador_botao' " "Botao: Starting RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \] " "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Done RTL generation for module 'processador_botao' " "Botao: Done RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: \"processador\" instantiated altera_avalon_pio \"botao\" " "Botao: \"processador\" instantiated altera_avalon_pio \"botao\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7746_8194177336715576294.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305887922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections " "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305888996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\" " "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\" " "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\" " "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Done \"processador\" with 26 modules, 39 files, 810564 bytes " "Processador: Done \"processador\" with 26 modules, 39 files, 810564 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533305889926 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processador.qsys " "Finished elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533305890955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "controlador_ram.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891080 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "controlador_ram controlador_ram_bb.v(34) " "Verilog HDL error at controlador_ram_bb.v(34): module \"controlador_ram\" cannot be declared more than once" {  } { { "controlador_ram_bb.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram_bb.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1533305891096 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "controlador_ram controlador_ram.v(39) " "HDL info at controlador_ram.v(39): see declaration for object \"controlador_ram\"" {  } { { "controlador_ram.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533305891096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_ram_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file controlador_ram_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hsync_generator.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.v 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "VGADemo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux_001 " "Found entity 1: processador_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux " "Found entity 1: processador_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_003 " "Found entity 1: processador_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_002 " "Found entity 1: processador_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux " "Found entity 1: processador_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_pio_0 " "Found entity 1: processador_pio_0" {  } { { "processador/synthesis/submodules/processador_pio_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_mult_cell " "Found entity 1: processador_nios2_qsys_0_mult_cell" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891486 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891501 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_002 " "Found entity 2: processador_mm_interconnect_0_id_router_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891517 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891595 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891611 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "processador/synthesis/submodules/processador_leds.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891673 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891673 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891673 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891673 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "processador/synthesis/submodules/processador_irq_mapper.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_003_default_decode " "Found entity 1: processador_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891704 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_003 " "Found entity 2: processador_id_router_003" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_002_default_decode " "Found entity 1: processador_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891720 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_002 " "Found entity 2: processador_id_router_002" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router.sv(48) " "Verilog HDL Declaration information at processador_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router.sv(49) " "Verilog HDL Declaration information at processador_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_default_decode " "Found entity 1: processador_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891735 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router " "Found entity 2: processador_id_router" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_mux " "Found entity 1: processador_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux_001 " "Found entity 1: processador_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux " "Found entity 1: processador_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "processador/synthesis/submodules/processador_botao.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_001_default_decode " "Found entity 1: processador_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891798 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router_001 " "Found entity 2: processador_addr_router_001" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router.sv(48) " "Verilog HDL Declaration information at processador_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router.sv(49) " "Verilog HDL Declaration information at processador_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305891798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_default_decode " "Found entity 1: processador_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891813 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router " "Found entity 2: processador_addr_router" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891891 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891954 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305891985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305891985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador/synthesis/processador.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "novoquartus.v 1 1 " "Found 1 design units, including 1 entities, in source file novoquartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 NovoQuartus " "Found entity 1: NovoQuartus" {  } { { "NovoQuartus.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "db/ip/processador/processador.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/processador/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892063 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/processador/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/processador/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/processador/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/processador/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/processador/submodules/altera_reset_controller.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/processador/submodules/altera_reset_synchronizer.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "db/ip/processador/submodules/processador_botao.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "db/ip/processador/submodules/processador_irq_mapper.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/processador/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892235 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892235 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892235 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892235 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "db/ip/processador/submodules/processador_leds.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305892281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305892297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892297 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305892313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305892313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892313 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305892391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305892391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892391 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305892406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533305892406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892406 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "db/ip/processador/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533305892640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533305892640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.map.smsg " "Generated suppressed messages file Y:/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533305892718 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533305892905 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 03 11:18:12 2018 " "Processing ended: Fri Aug 03 11:18:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533305892905 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533305892905 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533305892905 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533305892905 ""}
