#!/bin/bash

iverilog ../../../../tools/yosys/techlibs/ice40/cells_sim.v ../verilog/adder_dsp.v adder_sim.v
vvp a.out
gtkwave adder.vcd
