// Seed: 942091683
module module_0;
  wire [-1  -  -1 : 1] id_1;
endmodule
module module_1 #(
    parameter id_9 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  inout wire _id_9;
  output wire id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  output logic [7:0] id_2;
  output wire id_1;
  generate
    assign id_3[1] = -1;
    if (1) begin : LABEL_0
      assign id_2[id_9] = id_7;
    end
  endgenerate
endmodule
