#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe61cd0dc70 .scope module, "top" "top" 2 1;
 .timescale 0 0;
v0x7fe61cd27730_0 .var "clk", 0 0;
v0x7fe61cd285c0_0 .var "dir", 1 0;
RS_0x7fe61ce33208 .resolv tri, L_0x7fe61cd2c9e0, L_0x7fe61cd30e20;
v0x7fe61cd28650_0 .net8 "fx", 4 0, RS_0x7fe61ce33208;  2 drivers
RS_0x7fe61ce34588 .resolv tri, L_0x7fe61cd307a0, L_0x7fe61cd31520;
v0x7fe61cd28720_0 .net8 "fy", 4 0, RS_0x7fe61ce34588;  2 drivers
v0x7fe61cd287f0_0 .var "steps", 1 0;
v0x7fe61cd288c0_0 .var "x", 4 0;
v0x7fe61cd28990_0 .var "y", 4 0;
E_0x7fe61cd0ac80 .event negedge, v0x7fe61cd27cb0_0;
S_0x7fe61cd0dde0 .scope module, "d" "dir" 2 10, 3 1 0, S_0x7fe61cd0dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 5 "y";
    .port_info 2 /INPUT 2 "steps";
    .port_info 3 /INPUT 2 "dir";
    .port_info 4 /OUTPUT 5 "fx";
    .port_info 5 /OUTPUT 5 "fy";
    .port_info 6 /INPUT 1 "clk";
L_0x7fe61ce630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe61cd30bd0 .functor XNOR 1, v0x7fe61cd27dd0_0, L_0x7fe61ce630e0, C4<0>, C4<0>;
L_0x7fe61ce63248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe61cd31330 .functor XNOR 1, v0x7fe61cd27f60_0, L_0x7fe61ce63248, C4<0>, C4<0>;
L_0x7fe61ce63008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fe61cd26b50_0 .net/2u *"_ivl_0", 2 0, L_0x7fe61ce63008;  1 drivers
L_0x7fe61ce63050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe61cd26bf0_0 .net *"_ivl_11", 30 0, L_0x7fe61ce63050;  1 drivers
L_0x7fe61ce63098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe61cd26c90_0 .net/2u *"_ivl_12", 31 0, L_0x7fe61ce63098;  1 drivers
v0x7fe61cd26d30_0 .net *"_ivl_14", 0 0, L_0x7fe61cd30a80;  1 drivers
v0x7fe61cd26dd0_0 .net/2u *"_ivl_16", 0 0, L_0x7fe61ce630e0;  1 drivers
v0x7fe61cd26ec0_0 .net *"_ivl_18", 0 0, L_0x7fe61cd30bd0;  1 drivers
v0x7fe61cd26f60_0 .net *"_ivl_2", 4 0, L_0x7fe61cd28a20;  1 drivers
L_0x7fe61ce63128 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x7fe61cd27010_0 .net/2u *"_ivl_20", 4 0, L_0x7fe61ce63128;  1 drivers
L_0x7fe61ce63170 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fe61cd270c0_0 .net/2u *"_ivl_22", 4 0, L_0x7fe61ce63170;  1 drivers
v0x7fe61cd271d0_0 .net *"_ivl_24", 4 0, L_0x7fe61cd30cc0;  1 drivers
v0x7fe61cd27280_0 .net *"_ivl_29", 0 0, L_0x7fe61cd30f80;  1 drivers
v0x7fe61cd27330_0 .net *"_ivl_30", 31 0, L_0x7fe61cd310a0;  1 drivers
L_0x7fe61ce631b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe61cd273e0_0 .net *"_ivl_33", 30 0, L_0x7fe61ce631b8;  1 drivers
L_0x7fe61ce63200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe61cd27490_0 .net/2u *"_ivl_34", 31 0, L_0x7fe61ce63200;  1 drivers
v0x7fe61cd27540_0 .net *"_ivl_36", 0 0, L_0x7fe61cd31190;  1 drivers
v0x7fe61cd275e0_0 .net/2u *"_ivl_38", 0 0, L_0x7fe61ce63248;  1 drivers
v0x7fe61cd27690_0 .net *"_ivl_40", 0 0, L_0x7fe61cd31330;  1 drivers
L_0x7fe61ce63290 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x7fe61cd27820_0 .net/2u *"_ivl_42", 4 0, L_0x7fe61ce63290;  1 drivers
L_0x7fe61ce632d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fe61cd278b0_0 .net/2u *"_ivl_44", 4 0, L_0x7fe61ce632d8;  1 drivers
v0x7fe61cd27950_0 .net *"_ivl_46", 4 0, L_0x7fe61cd313a0;  1 drivers
v0x7fe61cd27a00_0 .net *"_ivl_7", 0 0, L_0x7fe61cd30880;  1 drivers
v0x7fe61cd27ab0_0 .net *"_ivl_8", 31 0, L_0x7fe61cd309a0;  1 drivers
v0x7fe61cd27b60_0 .var "addx", 4 0;
v0x7fe61cd27c20_0 .var "addy", 4 0;
v0x7fe61cd27cb0_0 .net "clk", 0 0, v0x7fe61cd27730_0;  1 drivers
v0x7fe61cd27d40_0 .net "dir", 1 0, v0x7fe61cd285c0_0;  1 drivers
v0x7fe61cd27dd0_0 .var "dirx", 0 0;
v0x7fe61cd27f60_0 .var "diry", 0 0;
v0x7fe61cd280f0_0 .net8 "fx", 4 0, RS_0x7fe61ce33208;  alias, 2 drivers
v0x7fe61cd28180_0 .net8 "fy", 4 0, RS_0x7fe61ce34588;  alias, 2 drivers
RS_0x7fe61ce34b88 .resolv tri, L_0x7fe61cd28b40, v0x7fe61cd287f0_0;
v0x7fe61cd28210_0 .net8 "steps", 1 0, RS_0x7fe61ce34b88;  2 drivers
v0x7fe61cd282a0_0 .net "x", 4 0, v0x7fe61cd288c0_0;  1 drivers
v0x7fe61cd28330_0 .net "y", 4 0, v0x7fe61cd28990_0;  1 drivers
E_0x7fe61cd0d830 .event posedge, v0x7fe61cd27cb0_0;
L_0x7fe61cd28a20 .concat [ 2 3 0 0], RS_0x7fe61ce34b88, L_0x7fe61ce63008;
L_0x7fe61cd28b40 .part L_0x7fe61cd28a20, 0, 2;
L_0x7fe61cd30880 .part RS_0x7fe61ce33208, 4, 1;
L_0x7fe61cd309a0 .concat [ 1 31 0 0], L_0x7fe61cd30880, L_0x7fe61ce63050;
L_0x7fe61cd30a80 .cmp/eq 32, L_0x7fe61cd309a0, L_0x7fe61ce63098;
L_0x7fe61cd30cc0 .functor MUXZ 5, L_0x7fe61ce63170, L_0x7fe61ce63128, L_0x7fe61cd30bd0, C4<>;
L_0x7fe61cd30e20 .functor MUXZ 5, RS_0x7fe61ce33208, L_0x7fe61cd30cc0, L_0x7fe61cd30a80, C4<>;
L_0x7fe61cd30f80 .part RS_0x7fe61ce34588, 4, 1;
L_0x7fe61cd310a0 .concat [ 1 31 0 0], L_0x7fe61cd30f80, L_0x7fe61ce631b8;
L_0x7fe61cd31190 .cmp/eq 32, L_0x7fe61cd310a0, L_0x7fe61ce63200;
L_0x7fe61cd313a0 .functor MUXZ 5, L_0x7fe61ce632d8, L_0x7fe61ce63290, L_0x7fe61cd31330, C4<>;
L_0x7fe61cd31520 .functor MUXZ 5, RS_0x7fe61ce34588, L_0x7fe61cd313a0, L_0x7fe61cd31190, C4<>;
S_0x7fe61cd0df50 .scope module, "Fx" "five_bit" 3 20, 4 1 0, S_0x7fe61cd0dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 5 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 5 "sum";
v0x7fe61cd21f60_0 .net "carry_in", 0 0, v0x7fe61cd27dd0_0;  1 drivers
v0x7fe61cd21ff0_0 .net "carry_out", 0 0, L_0x7fe61cd2c440;  1 drivers
v0x7fe61cd22080_0 .net "intermediate_carry", 3 0, L_0x7fe61cd2bc30;  1 drivers
v0x7fe61cd22110_0 .net "opcode", 0 0, v0x7fe61cd27dd0_0;  alias, 1 drivers
v0x7fe61cd221a0_0 .net8 "sum", 4 0, RS_0x7fe61ce33208;  alias, 2 drivers
v0x7fe61cd22270_0 .net "x", 4 0, v0x7fe61cd288c0_0;  alias, 1 drivers
v0x7fe61cd22320_0 .net "y", 4 0, v0x7fe61cd27b60_0;  1 drivers
L_0x7fe61cd29490 .part v0x7fe61cd288c0_0, 0, 1;
L_0x7fe61cd295b0 .part v0x7fe61cd27b60_0, 0, 1;
L_0x7fe61cd2a060 .part v0x7fe61cd288c0_0, 1, 1;
L_0x7fe61cd2a200 .part v0x7fe61cd27b60_0, 1, 1;
L_0x7fe61cd2a320 .part L_0x7fe61cd2bc30, 0, 1;
L_0x7fe61cd2ac80 .part v0x7fe61cd288c0_0, 2, 1;
L_0x7fe61cd2ada0 .part v0x7fe61cd27b60_0, 2, 1;
L_0x7fe61cd2af40 .part L_0x7fe61cd2bc30, 1, 1;
L_0x7fe61cd2b880 .part v0x7fe61cd288c0_0, 3, 1;
L_0x7fe61cd2b9f0 .part v0x7fe61cd27b60_0, 3, 1;
L_0x7fe61cd2bb10 .part L_0x7fe61cd2bc30, 2, 1;
L_0x7fe61cd2bc30 .concat8 [ 1 1 1 1], L_0x7fe61cd293a0, L_0x7fe61cd29f90, L_0x7fe61cd2abb0, L_0x7fe61cd2b7b0;
L_0x7fe61cd2c590 .part v0x7fe61cd288c0_0, 4, 1;
L_0x7fe61cd2c720 .part v0x7fe61cd27b60_0, 4, 1;
L_0x7fe61cd2c840 .part L_0x7fe61cd2bc30, 3, 1;
LS_0x7fe61cd2c9e0_0_0 .concat8 [ 1 1 1 1], L_0x7fe61cd28dc0, L_0x7fe61cd29810, L_0x7fe61cd2a560, L_0x7fe61cd2b140;
LS_0x7fe61cd2c9e0_0_4 .concat8 [ 1 0 0 0], L_0x7fe61cd2be70;
L_0x7fe61cd2c9e0 .concat8 [ 4 1 0 0], LS_0x7fe61cd2c9e0_0_0, LS_0x7fe61cd2c9e0_0_4;
S_0x7fe61cd0e0c0 .scope module, "FA0" "one_bit" 4 15, 5 1 0, S_0x7fe61cd0df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd28c60 .functor XOR 1, L_0x7fe61cd295b0, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd28cd0 .functor XOR 1, L_0x7fe61cd29490, L_0x7fe61cd28c60, C4<0>, C4<0>;
L_0x7fe61cd28dc0 .functor XOR 1, v0x7fe61cd27dd0_0, L_0x7fe61cd28cd0, C4<0>, C4<0>;
L_0x7fe61cd28e90 .functor XOR 1, L_0x7fe61cd295b0, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd28f80 .functor AND 1, L_0x7fe61cd29490, L_0x7fe61cd28e90, C4<1>, C4<1>;
L_0x7fe61cd29070 .functor XOR 1, L_0x7fe61cd295b0, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd29100 .functor AND 1, L_0x7fe61cd29070, v0x7fe61cd27dd0_0, C4<1>, C4<1>;
L_0x7fe61cd291f0 .functor OR 1, L_0x7fe61cd28f80, L_0x7fe61cd29100, C4<0>, C4<0>;
L_0x7fe61cd292e0 .functor AND 1, L_0x7fe61cd29490, v0x7fe61cd27dd0_0, C4<1>, C4<1>;
L_0x7fe61cd293a0 .functor OR 1, L_0x7fe61cd291f0, L_0x7fe61cd292e0, C4<0>, C4<0>;
v0x7fe61cd0e230_0 .net *"_ivl_0", 0 0, L_0x7fe61cd28c60;  1 drivers
v0x7fe61cd1e2e0_0 .net *"_ivl_10", 0 0, L_0x7fe61cd29070;  1 drivers
v0x7fe61cd1e380_0 .net *"_ivl_12", 0 0, L_0x7fe61cd29100;  1 drivers
v0x7fe61cd1e430_0 .net *"_ivl_14", 0 0, L_0x7fe61cd291f0;  1 drivers
v0x7fe61cd1e4e0_0 .net *"_ivl_16", 0 0, L_0x7fe61cd292e0;  1 drivers
v0x7fe61cd1e5d0_0 .net *"_ivl_2", 0 0, L_0x7fe61cd28cd0;  1 drivers
v0x7fe61cd1e680_0 .net *"_ivl_6", 0 0, L_0x7fe61cd28e90;  1 drivers
v0x7fe61cd1e730_0 .net *"_ivl_8", 0 0, L_0x7fe61cd28f80;  1 drivers
v0x7fe61cd1e7e0_0 .net "a", 0 0, L_0x7fe61cd29490;  1 drivers
v0x7fe61cd1e8f0_0 .net "b", 0 0, L_0x7fe61cd295b0;  1 drivers
v0x7fe61cd1e980_0 .net "carry", 0 0, L_0x7fe61cd293a0;  1 drivers
v0x7fe61cd1ea20_0 .net "cin", 0 0, v0x7fe61cd27dd0_0;  alias, 1 drivers
v0x7fe61cd1eac0_0 .net "op", 0 0, v0x7fe61cd27dd0_0;  alias, 1 drivers
v0x7fe61cd1eb70_0 .net "sum", 0 0, L_0x7fe61cd28dc0;  1 drivers
S_0x7fe61cd1ec50 .scope module, "FA1" "one_bit" 4 16, 5 1 0, S_0x7fe61cd0df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd296d0 .functor XOR 1, L_0x7fe61cd2a200, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd29740 .functor XOR 1, L_0x7fe61cd2a060, L_0x7fe61cd296d0, C4<0>, C4<0>;
L_0x7fe61cd29810 .functor XOR 1, L_0x7fe61cd2a320, L_0x7fe61cd29740, C4<0>, C4<0>;
L_0x7fe61cd29900 .functor XOR 1, L_0x7fe61cd2a200, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd27e60 .functor AND 1, L_0x7fe61cd2a060, L_0x7fe61cd29900, C4<1>, C4<1>;
L_0x7fe61cd29c20 .functor XOR 1, L_0x7fe61cd2a200, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd29c90 .functor AND 1, L_0x7fe61cd29c20, L_0x7fe61cd2a320, C4<1>, C4<1>;
L_0x7fe61cd29de0 .functor OR 1, L_0x7fe61cd27e60, L_0x7fe61cd29c90, C4<0>, C4<0>;
L_0x7fe61cd29ed0 .functor AND 1, L_0x7fe61cd2a060, L_0x7fe61cd2a320, C4<1>, C4<1>;
L_0x7fe61cd29f90 .functor OR 1, L_0x7fe61cd29de0, L_0x7fe61cd29ed0, C4<0>, C4<0>;
v0x7fe61cd1eeb0_0 .net *"_ivl_0", 0 0, L_0x7fe61cd296d0;  1 drivers
v0x7fe61cd1ef60_0 .net *"_ivl_10", 0 0, L_0x7fe61cd29c20;  1 drivers
v0x7fe61cd1f010_0 .net *"_ivl_12", 0 0, L_0x7fe61cd29c90;  1 drivers
v0x7fe61cd1f0d0_0 .net *"_ivl_14", 0 0, L_0x7fe61cd29de0;  1 drivers
v0x7fe61cd1f180_0 .net *"_ivl_16", 0 0, L_0x7fe61cd29ed0;  1 drivers
v0x7fe61cd1f270_0 .net *"_ivl_2", 0 0, L_0x7fe61cd29740;  1 drivers
v0x7fe61cd1f320_0 .net *"_ivl_6", 0 0, L_0x7fe61cd29900;  1 drivers
v0x7fe61cd1f3d0_0 .net *"_ivl_8", 0 0, L_0x7fe61cd27e60;  1 drivers
v0x7fe61cd1f480_0 .net "a", 0 0, L_0x7fe61cd2a060;  1 drivers
v0x7fe61cd1f590_0 .net "b", 0 0, L_0x7fe61cd2a200;  1 drivers
v0x7fe61cd1f620_0 .net "carry", 0 0, L_0x7fe61cd29f90;  1 drivers
v0x7fe61cd1f6c0_0 .net "cin", 0 0, L_0x7fe61cd2a320;  1 drivers
v0x7fe61cd1f760_0 .net "op", 0 0, v0x7fe61cd27dd0_0;  alias, 1 drivers
v0x7fe61cd1f7f0_0 .net "sum", 0 0, L_0x7fe61cd29810;  1 drivers
S_0x7fe61cd1f920 .scope module, "FA2" "one_bit" 4 17, 5 1 0, S_0x7fe61cd0df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd2a440 .functor XOR 1, L_0x7fe61cd2ada0, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd2a4b0 .functor XOR 1, L_0x7fe61cd2ac80, L_0x7fe61cd2a440, C4<0>, C4<0>;
L_0x7fe61cd2a560 .functor XOR 1, L_0x7fe61cd2af40, L_0x7fe61cd2a4b0, C4<0>, C4<0>;
L_0x7fe61cd2a630 .functor XOR 1, L_0x7fe61cd2ada0, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd2a720 .functor AND 1, L_0x7fe61cd2ac80, L_0x7fe61cd2a630, C4<1>, C4<1>;
L_0x7fe61cd2a840 .functor XOR 1, L_0x7fe61cd2ada0, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd2a8b0 .functor AND 1, L_0x7fe61cd2a840, L_0x7fe61cd2af40, C4<1>, C4<1>;
L_0x7fe61cd2aa00 .functor OR 1, L_0x7fe61cd2a720, L_0x7fe61cd2a8b0, C4<0>, C4<0>;
L_0x7fe61cd2aaf0 .functor AND 1, L_0x7fe61cd2ac80, L_0x7fe61cd2af40, C4<1>, C4<1>;
L_0x7fe61cd2abb0 .functor OR 1, L_0x7fe61cd2aa00, L_0x7fe61cd2aaf0, C4<0>, C4<0>;
v0x7fe61cd1fb70_0 .net *"_ivl_0", 0 0, L_0x7fe61cd2a440;  1 drivers
v0x7fe61cd1fc20_0 .net *"_ivl_10", 0 0, L_0x7fe61cd2a840;  1 drivers
v0x7fe61cd1fcd0_0 .net *"_ivl_12", 0 0, L_0x7fe61cd2a8b0;  1 drivers
v0x7fe61cd1fd90_0 .net *"_ivl_14", 0 0, L_0x7fe61cd2aa00;  1 drivers
v0x7fe61cd1fe40_0 .net *"_ivl_16", 0 0, L_0x7fe61cd2aaf0;  1 drivers
v0x7fe61cd1ff30_0 .net *"_ivl_2", 0 0, L_0x7fe61cd2a4b0;  1 drivers
v0x7fe61cd1ffe0_0 .net *"_ivl_6", 0 0, L_0x7fe61cd2a630;  1 drivers
v0x7fe61cd20090_0 .net *"_ivl_8", 0 0, L_0x7fe61cd2a720;  1 drivers
v0x7fe61cd20140_0 .net "a", 0 0, L_0x7fe61cd2ac80;  1 drivers
v0x7fe61cd20250_0 .net "b", 0 0, L_0x7fe61cd2ada0;  1 drivers
v0x7fe61cd202e0_0 .net "carry", 0 0, L_0x7fe61cd2abb0;  1 drivers
v0x7fe61cd20380_0 .net "cin", 0 0, L_0x7fe61cd2af40;  1 drivers
v0x7fe61cd20420_0 .net "op", 0 0, v0x7fe61cd27dd0_0;  alias, 1 drivers
v0x7fe61cd204b0_0 .net "sum", 0 0, L_0x7fe61cd2a560;  1 drivers
S_0x7fe61cd205e0 .scope module, "FA3" "one_bit" 4 18, 5 1 0, S_0x7fe61cd0df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd2b060 .functor XOR 1, L_0x7fe61cd2b9f0, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd2b0d0 .functor XOR 1, L_0x7fe61cd2b880, L_0x7fe61cd2b060, C4<0>, C4<0>;
L_0x7fe61cd2b140 .functor XOR 1, L_0x7fe61cd2bb10, L_0x7fe61cd2b0d0, C4<0>, C4<0>;
L_0x7fe61cd2b230 .functor XOR 1, L_0x7fe61cd2b9f0, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd2b320 .functor AND 1, L_0x7fe61cd2b880, L_0x7fe61cd2b230, C4<1>, C4<1>;
L_0x7fe61cd2b440 .functor XOR 1, L_0x7fe61cd2b9f0, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd2b4b0 .functor AND 1, L_0x7fe61cd2b440, L_0x7fe61cd2bb10, C4<1>, C4<1>;
L_0x7fe61cd2b600 .functor OR 1, L_0x7fe61cd2b320, L_0x7fe61cd2b4b0, C4<0>, C4<0>;
L_0x7fe61cd2b6f0 .functor AND 1, L_0x7fe61cd2b880, L_0x7fe61cd2bb10, C4<1>, C4<1>;
L_0x7fe61cd2b7b0 .functor OR 1, L_0x7fe61cd2b600, L_0x7fe61cd2b6f0, C4<0>, C4<0>;
v0x7fe61cd20830_0 .net *"_ivl_0", 0 0, L_0x7fe61cd2b060;  1 drivers
v0x7fe61cd208c0_0 .net *"_ivl_10", 0 0, L_0x7fe61cd2b440;  1 drivers
v0x7fe61cd20960_0 .net *"_ivl_12", 0 0, L_0x7fe61cd2b4b0;  1 drivers
v0x7fe61cd20a20_0 .net *"_ivl_14", 0 0, L_0x7fe61cd2b600;  1 drivers
v0x7fe61cd20ad0_0 .net *"_ivl_16", 0 0, L_0x7fe61cd2b6f0;  1 drivers
v0x7fe61cd20bc0_0 .net *"_ivl_2", 0 0, L_0x7fe61cd2b0d0;  1 drivers
v0x7fe61cd20c70_0 .net *"_ivl_6", 0 0, L_0x7fe61cd2b230;  1 drivers
v0x7fe61cd20d20_0 .net *"_ivl_8", 0 0, L_0x7fe61cd2b320;  1 drivers
v0x7fe61cd20dd0_0 .net "a", 0 0, L_0x7fe61cd2b880;  1 drivers
v0x7fe61cd20ee0_0 .net "b", 0 0, L_0x7fe61cd2b9f0;  1 drivers
v0x7fe61cd20f70_0 .net "carry", 0 0, L_0x7fe61cd2b7b0;  1 drivers
v0x7fe61cd21010_0 .net "cin", 0 0, L_0x7fe61cd2bb10;  1 drivers
v0x7fe61cd210b0_0 .net "op", 0 0, v0x7fe61cd27dd0_0;  alias, 1 drivers
v0x7fe61cd211c0_0 .net "sum", 0 0, L_0x7fe61cd2b140;  1 drivers
S_0x7fe61cd212b0 .scope module, "FA4" "one_bit" 4 19, 5 1 0, S_0x7fe61cd0df50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd2bd50 .functor XOR 1, L_0x7fe61cd2c720, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd2bdc0 .functor XOR 1, L_0x7fe61cd2c590, L_0x7fe61cd2bd50, C4<0>, C4<0>;
L_0x7fe61cd2be70 .functor XOR 1, L_0x7fe61cd2c840, L_0x7fe61cd2bdc0, C4<0>, C4<0>;
L_0x7fe61cd2bf60 .functor XOR 1, L_0x7fe61cd2c720, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd2c050 .functor AND 1, L_0x7fe61cd2c590, L_0x7fe61cd2bf60, C4<1>, C4<1>;
L_0x7fe61cd2c140 .functor XOR 1, L_0x7fe61cd2c720, v0x7fe61cd27dd0_0, C4<0>, C4<0>;
L_0x7fe61cd2c1b0 .functor AND 1, L_0x7fe61cd2c140, L_0x7fe61cd2c840, C4<1>, C4<1>;
L_0x7fe61cd2c2e0 .functor OR 1, L_0x7fe61cd2c050, L_0x7fe61cd2c1b0, C4<0>, C4<0>;
L_0x7fe61cd2c3d0 .functor AND 1, L_0x7fe61cd2c590, L_0x7fe61cd2c840, C4<1>, C4<1>;
L_0x7fe61cd2c440 .functor OR 1, L_0x7fe61cd2c2e0, L_0x7fe61cd2c3d0, C4<0>, C4<0>;
v0x7fe61cd21500_0 .net *"_ivl_0", 0 0, L_0x7fe61cd2bd50;  1 drivers
v0x7fe61cd215c0_0 .net *"_ivl_10", 0 0, L_0x7fe61cd2c140;  1 drivers
v0x7fe61cd21660_0 .net *"_ivl_12", 0 0, L_0x7fe61cd2c1b0;  1 drivers
v0x7fe61cd21710_0 .net *"_ivl_14", 0 0, L_0x7fe61cd2c2e0;  1 drivers
v0x7fe61cd217c0_0 .net *"_ivl_16", 0 0, L_0x7fe61cd2c3d0;  1 drivers
v0x7fe61cd218b0_0 .net *"_ivl_2", 0 0, L_0x7fe61cd2bdc0;  1 drivers
v0x7fe61cd21960_0 .net *"_ivl_6", 0 0, L_0x7fe61cd2bf60;  1 drivers
v0x7fe61cd21a10_0 .net *"_ivl_8", 0 0, L_0x7fe61cd2c050;  1 drivers
v0x7fe61cd21ac0_0 .net "a", 0 0, L_0x7fe61cd2c590;  1 drivers
v0x7fe61cd21bd0_0 .net "b", 0 0, L_0x7fe61cd2c720;  1 drivers
v0x7fe61cd21c60_0 .net "carry", 0 0, L_0x7fe61cd2c440;  alias, 1 drivers
v0x7fe61cd21d00_0 .net "cin", 0 0, L_0x7fe61cd2c840;  1 drivers
v0x7fe61cd21da0_0 .net "op", 0 0, v0x7fe61cd27dd0_0;  alias, 1 drivers
v0x7fe61cd21e30_0 .net "sum", 0 0, L_0x7fe61cd2be70;  1 drivers
S_0x7fe61cd22450 .scope module, "Fy" "five_bit" 3 21, 4 1 0, S_0x7fe61cd0dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 5 "y";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 5 "sum";
v0x7fe61cd26660_0 .net "carry_in", 0 0, v0x7fe61cd27f60_0;  1 drivers
v0x7fe61cd266f0_0 .net "carry_out", 0 0, L_0x7fe61cd30200;  1 drivers
v0x7fe61cd26780_0 .net "intermediate_carry", 3 0, L_0x7fe61cd2f9f0;  1 drivers
v0x7fe61cd26810_0 .net "opcode", 0 0, v0x7fe61cd27f60_0;  alias, 1 drivers
v0x7fe61cd268a0_0 .net8 "sum", 4 0, RS_0x7fe61ce34588;  alias, 2 drivers
v0x7fe61cd26970_0 .net "x", 4 0, v0x7fe61cd28990_0;  alias, 1 drivers
v0x7fe61cd26a20_0 .net "y", 4 0, v0x7fe61cd27c20_0;  1 drivers
L_0x7fe61cd2d250 .part v0x7fe61cd28990_0, 0, 1;
L_0x7fe61cd2d370 .part v0x7fe61cd27c20_0, 0, 1;
L_0x7fe61cd2de20 .part v0x7fe61cd28990_0, 1, 1;
L_0x7fe61cd2dfc0 .part v0x7fe61cd27c20_0, 1, 1;
L_0x7fe61cd2e0e0 .part L_0x7fe61cd2f9f0, 0, 1;
L_0x7fe61cd2ea40 .part v0x7fe61cd28990_0, 2, 1;
L_0x7fe61cd2eb60 .part v0x7fe61cd27c20_0, 2, 1;
L_0x7fe61cd2ed00 .part L_0x7fe61cd2f9f0, 1, 1;
L_0x7fe61cd2f640 .part v0x7fe61cd28990_0, 3, 1;
L_0x7fe61cd2f7b0 .part v0x7fe61cd27c20_0, 3, 1;
L_0x7fe61cd2f8d0 .part L_0x7fe61cd2f9f0, 2, 1;
L_0x7fe61cd2f9f0 .concat8 [ 1 1 1 1], L_0x7fe61cd2d180, L_0x7fe61cd2dd50, L_0x7fe61cd2e970, L_0x7fe61cd2f570;
L_0x7fe61cd30350 .part v0x7fe61cd28990_0, 4, 1;
L_0x7fe61cd304e0 .part v0x7fe61cd27c20_0, 4, 1;
L_0x7fe61cd30600 .part L_0x7fe61cd2f9f0, 3, 1;
LS_0x7fe61cd307a0_0_0 .concat8 [ 1 1 1 1], L_0x7fe61cd2cbe0, L_0x7fe61cd2d5d0, L_0x7fe61cd2e320, L_0x7fe61cd2ef00;
LS_0x7fe61cd307a0_0_4 .concat8 [ 1 0 0 0], L_0x7fe61cd2fc30;
L_0x7fe61cd307a0 .concat8 [ 4 1 0 0], LS_0x7fe61cd307a0_0_0, LS_0x7fe61cd307a0_0_4;
S_0x7fe61cd22690 .scope module, "FA0" "one_bit" 4 15, 5 1 0, S_0x7fe61cd22450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd2cac0 .functor XOR 1, L_0x7fe61cd2d370, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2cb30 .functor XOR 1, L_0x7fe61cd2d250, L_0x7fe61cd2cac0, C4<0>, C4<0>;
L_0x7fe61cd2cbe0 .functor XOR 1, v0x7fe61cd27f60_0, L_0x7fe61cd2cb30, C4<0>, C4<0>;
L_0x7fe61cd2cc90 .functor XOR 1, L_0x7fe61cd2d370, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2cd40 .functor AND 1, L_0x7fe61cd2d250, L_0x7fe61cd2cc90, C4<1>, C4<1>;
L_0x7fe61cd2ce30 .functor XOR 1, L_0x7fe61cd2d370, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2cea0 .functor AND 1, L_0x7fe61cd2ce30, v0x7fe61cd27f60_0, C4<1>, C4<1>;
L_0x7fe61cd2cfb0 .functor OR 1, L_0x7fe61cd2cd40, L_0x7fe61cd2cea0, C4<0>, C4<0>;
L_0x7fe61cd2d0c0 .functor AND 1, L_0x7fe61cd2d250, v0x7fe61cd27f60_0, C4<1>, C4<1>;
L_0x7fe61cd2d180 .functor OR 1, L_0x7fe61cd2cfb0, L_0x7fe61cd2d0c0, C4<0>, C4<0>;
v0x7fe61cd22910_0 .net *"_ivl_0", 0 0, L_0x7fe61cd2cac0;  1 drivers
v0x7fe61cd229c0_0 .net *"_ivl_10", 0 0, L_0x7fe61cd2ce30;  1 drivers
v0x7fe61cd22a70_0 .net *"_ivl_12", 0 0, L_0x7fe61cd2cea0;  1 drivers
v0x7fe61cd22b30_0 .net *"_ivl_14", 0 0, L_0x7fe61cd2cfb0;  1 drivers
v0x7fe61cd22be0_0 .net *"_ivl_16", 0 0, L_0x7fe61cd2d0c0;  1 drivers
v0x7fe61cd22cd0_0 .net *"_ivl_2", 0 0, L_0x7fe61cd2cb30;  1 drivers
v0x7fe61cd22d80_0 .net *"_ivl_6", 0 0, L_0x7fe61cd2cc90;  1 drivers
v0x7fe61cd22e30_0 .net *"_ivl_8", 0 0, L_0x7fe61cd2cd40;  1 drivers
v0x7fe61cd22ee0_0 .net "a", 0 0, L_0x7fe61cd2d250;  1 drivers
v0x7fe61cd22ff0_0 .net "b", 0 0, L_0x7fe61cd2d370;  1 drivers
v0x7fe61cd23080_0 .net "carry", 0 0, L_0x7fe61cd2d180;  1 drivers
v0x7fe61cd23120_0 .net "cin", 0 0, v0x7fe61cd27f60_0;  alias, 1 drivers
v0x7fe61cd231c0_0 .net "op", 0 0, v0x7fe61cd27f60_0;  alias, 1 drivers
v0x7fe61cd23270_0 .net "sum", 0 0, L_0x7fe61cd2cbe0;  1 drivers
S_0x7fe61cd23350 .scope module, "FA1" "one_bit" 4 16, 5 1 0, S_0x7fe61cd22450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd2d490 .functor XOR 1, L_0x7fe61cd2dfc0, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2d500 .functor XOR 1, L_0x7fe61cd2de20, L_0x7fe61cd2d490, C4<0>, C4<0>;
L_0x7fe61cd2d5d0 .functor XOR 1, L_0x7fe61cd2e0e0, L_0x7fe61cd2d500, C4<0>, C4<0>;
L_0x7fe61cd2d6c0 .functor XOR 1, L_0x7fe61cd2dfc0, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd27ff0 .functor AND 1, L_0x7fe61cd2de20, L_0x7fe61cd2d6c0, C4<1>, C4<1>;
L_0x7fe61cd2d9e0 .functor XOR 1, L_0x7fe61cd2dfc0, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2da50 .functor AND 1, L_0x7fe61cd2d9e0, L_0x7fe61cd2e0e0, C4<1>, C4<1>;
L_0x7fe61cd2dba0 .functor OR 1, L_0x7fe61cd27ff0, L_0x7fe61cd2da50, C4<0>, C4<0>;
L_0x7fe61cd2dc90 .functor AND 1, L_0x7fe61cd2de20, L_0x7fe61cd2e0e0, C4<1>, C4<1>;
L_0x7fe61cd2dd50 .functor OR 1, L_0x7fe61cd2dba0, L_0x7fe61cd2dc90, C4<0>, C4<0>;
v0x7fe61cd235b0_0 .net *"_ivl_0", 0 0, L_0x7fe61cd2d490;  1 drivers
v0x7fe61cd23660_0 .net *"_ivl_10", 0 0, L_0x7fe61cd2d9e0;  1 drivers
v0x7fe61cd23710_0 .net *"_ivl_12", 0 0, L_0x7fe61cd2da50;  1 drivers
v0x7fe61cd237d0_0 .net *"_ivl_14", 0 0, L_0x7fe61cd2dba0;  1 drivers
v0x7fe61cd23880_0 .net *"_ivl_16", 0 0, L_0x7fe61cd2dc90;  1 drivers
v0x7fe61cd23970_0 .net *"_ivl_2", 0 0, L_0x7fe61cd2d500;  1 drivers
v0x7fe61cd23a20_0 .net *"_ivl_6", 0 0, L_0x7fe61cd2d6c0;  1 drivers
v0x7fe61cd23ad0_0 .net *"_ivl_8", 0 0, L_0x7fe61cd27ff0;  1 drivers
v0x7fe61cd23b80_0 .net "a", 0 0, L_0x7fe61cd2de20;  1 drivers
v0x7fe61cd23c90_0 .net "b", 0 0, L_0x7fe61cd2dfc0;  1 drivers
v0x7fe61cd23d20_0 .net "carry", 0 0, L_0x7fe61cd2dd50;  1 drivers
v0x7fe61cd23dc0_0 .net "cin", 0 0, L_0x7fe61cd2e0e0;  1 drivers
v0x7fe61cd23e60_0 .net "op", 0 0, v0x7fe61cd27f60_0;  alias, 1 drivers
v0x7fe61cd23ef0_0 .net "sum", 0 0, L_0x7fe61cd2d5d0;  1 drivers
S_0x7fe61cd24020 .scope module, "FA2" "one_bit" 4 17, 5 1 0, S_0x7fe61cd22450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd2e200 .functor XOR 1, L_0x7fe61cd2eb60, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2e270 .functor XOR 1, L_0x7fe61cd2ea40, L_0x7fe61cd2e200, C4<0>, C4<0>;
L_0x7fe61cd2e320 .functor XOR 1, L_0x7fe61cd2ed00, L_0x7fe61cd2e270, C4<0>, C4<0>;
L_0x7fe61cd2e3f0 .functor XOR 1, L_0x7fe61cd2eb60, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2e4e0 .functor AND 1, L_0x7fe61cd2ea40, L_0x7fe61cd2e3f0, C4<1>, C4<1>;
L_0x7fe61cd2e600 .functor XOR 1, L_0x7fe61cd2eb60, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2e670 .functor AND 1, L_0x7fe61cd2e600, L_0x7fe61cd2ed00, C4<1>, C4<1>;
L_0x7fe61cd2e7c0 .functor OR 1, L_0x7fe61cd2e4e0, L_0x7fe61cd2e670, C4<0>, C4<0>;
L_0x7fe61cd2e8b0 .functor AND 1, L_0x7fe61cd2ea40, L_0x7fe61cd2ed00, C4<1>, C4<1>;
L_0x7fe61cd2e970 .functor OR 1, L_0x7fe61cd2e7c0, L_0x7fe61cd2e8b0, C4<0>, C4<0>;
v0x7fe61cd24270_0 .net *"_ivl_0", 0 0, L_0x7fe61cd2e200;  1 drivers
v0x7fe61cd24320_0 .net *"_ivl_10", 0 0, L_0x7fe61cd2e600;  1 drivers
v0x7fe61cd243d0_0 .net *"_ivl_12", 0 0, L_0x7fe61cd2e670;  1 drivers
v0x7fe61cd24490_0 .net *"_ivl_14", 0 0, L_0x7fe61cd2e7c0;  1 drivers
v0x7fe61cd24540_0 .net *"_ivl_16", 0 0, L_0x7fe61cd2e8b0;  1 drivers
v0x7fe61cd24630_0 .net *"_ivl_2", 0 0, L_0x7fe61cd2e270;  1 drivers
v0x7fe61cd246e0_0 .net *"_ivl_6", 0 0, L_0x7fe61cd2e3f0;  1 drivers
v0x7fe61cd24790_0 .net *"_ivl_8", 0 0, L_0x7fe61cd2e4e0;  1 drivers
v0x7fe61cd24840_0 .net "a", 0 0, L_0x7fe61cd2ea40;  1 drivers
v0x7fe61cd24950_0 .net "b", 0 0, L_0x7fe61cd2eb60;  1 drivers
v0x7fe61cd249e0_0 .net "carry", 0 0, L_0x7fe61cd2e970;  1 drivers
v0x7fe61cd24a80_0 .net "cin", 0 0, L_0x7fe61cd2ed00;  1 drivers
v0x7fe61cd24b20_0 .net "op", 0 0, v0x7fe61cd27f60_0;  alias, 1 drivers
v0x7fe61cd24bb0_0 .net "sum", 0 0, L_0x7fe61cd2e320;  1 drivers
S_0x7fe61cd24ce0 .scope module, "FA3" "one_bit" 4 18, 5 1 0, S_0x7fe61cd22450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd2ee20 .functor XOR 1, L_0x7fe61cd2f7b0, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2ee90 .functor XOR 1, L_0x7fe61cd2f640, L_0x7fe61cd2ee20, C4<0>, C4<0>;
L_0x7fe61cd2ef00 .functor XOR 1, L_0x7fe61cd2f8d0, L_0x7fe61cd2ee90, C4<0>, C4<0>;
L_0x7fe61cd2eff0 .functor XOR 1, L_0x7fe61cd2f7b0, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2f0e0 .functor AND 1, L_0x7fe61cd2f640, L_0x7fe61cd2eff0, C4<1>, C4<1>;
L_0x7fe61cd2f200 .functor XOR 1, L_0x7fe61cd2f7b0, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2f270 .functor AND 1, L_0x7fe61cd2f200, L_0x7fe61cd2f8d0, C4<1>, C4<1>;
L_0x7fe61cd2f3c0 .functor OR 1, L_0x7fe61cd2f0e0, L_0x7fe61cd2f270, C4<0>, C4<0>;
L_0x7fe61cd2f4b0 .functor AND 1, L_0x7fe61cd2f640, L_0x7fe61cd2f8d0, C4<1>, C4<1>;
L_0x7fe61cd2f570 .functor OR 1, L_0x7fe61cd2f3c0, L_0x7fe61cd2f4b0, C4<0>, C4<0>;
v0x7fe61cd24f30_0 .net *"_ivl_0", 0 0, L_0x7fe61cd2ee20;  1 drivers
v0x7fe61cd24fc0_0 .net *"_ivl_10", 0 0, L_0x7fe61cd2f200;  1 drivers
v0x7fe61cd25060_0 .net *"_ivl_12", 0 0, L_0x7fe61cd2f270;  1 drivers
v0x7fe61cd25120_0 .net *"_ivl_14", 0 0, L_0x7fe61cd2f3c0;  1 drivers
v0x7fe61cd251d0_0 .net *"_ivl_16", 0 0, L_0x7fe61cd2f4b0;  1 drivers
v0x7fe61cd252c0_0 .net *"_ivl_2", 0 0, L_0x7fe61cd2ee90;  1 drivers
v0x7fe61cd25370_0 .net *"_ivl_6", 0 0, L_0x7fe61cd2eff0;  1 drivers
v0x7fe61cd25420_0 .net *"_ivl_8", 0 0, L_0x7fe61cd2f0e0;  1 drivers
v0x7fe61cd254d0_0 .net "a", 0 0, L_0x7fe61cd2f640;  1 drivers
v0x7fe61cd255e0_0 .net "b", 0 0, L_0x7fe61cd2f7b0;  1 drivers
v0x7fe61cd25670_0 .net "carry", 0 0, L_0x7fe61cd2f570;  1 drivers
v0x7fe61cd25710_0 .net "cin", 0 0, L_0x7fe61cd2f8d0;  1 drivers
v0x7fe61cd257b0_0 .net "op", 0 0, v0x7fe61cd27f60_0;  alias, 1 drivers
v0x7fe61cd258c0_0 .net "sum", 0 0, L_0x7fe61cd2ef00;  1 drivers
S_0x7fe61cd259b0 .scope module, "FA4" "one_bit" 4 19, 5 1 0, S_0x7fe61cd22450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fe61cd2fb10 .functor XOR 1, L_0x7fe61cd304e0, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2fb80 .functor XOR 1, L_0x7fe61cd30350, L_0x7fe61cd2fb10, C4<0>, C4<0>;
L_0x7fe61cd2fc30 .functor XOR 1, L_0x7fe61cd30600, L_0x7fe61cd2fb80, C4<0>, C4<0>;
L_0x7fe61cd2fd20 .functor XOR 1, L_0x7fe61cd304e0, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2fe10 .functor AND 1, L_0x7fe61cd30350, L_0x7fe61cd2fd20, C4<1>, C4<1>;
L_0x7fe61cd2ff00 .functor XOR 1, L_0x7fe61cd304e0, v0x7fe61cd27f60_0, C4<0>, C4<0>;
L_0x7fe61cd2ff70 .functor AND 1, L_0x7fe61cd2ff00, L_0x7fe61cd30600, C4<1>, C4<1>;
L_0x7fe61cd300a0 .functor OR 1, L_0x7fe61cd2fe10, L_0x7fe61cd2ff70, C4<0>, C4<0>;
L_0x7fe61cd30190 .functor AND 1, L_0x7fe61cd30350, L_0x7fe61cd30600, C4<1>, C4<1>;
L_0x7fe61cd30200 .functor OR 1, L_0x7fe61cd300a0, L_0x7fe61cd30190, C4<0>, C4<0>;
v0x7fe61cd25c00_0 .net *"_ivl_0", 0 0, L_0x7fe61cd2fb10;  1 drivers
v0x7fe61cd25cc0_0 .net *"_ivl_10", 0 0, L_0x7fe61cd2ff00;  1 drivers
v0x7fe61cd25d60_0 .net *"_ivl_12", 0 0, L_0x7fe61cd2ff70;  1 drivers
v0x7fe61cd25e10_0 .net *"_ivl_14", 0 0, L_0x7fe61cd300a0;  1 drivers
v0x7fe61cd25ec0_0 .net *"_ivl_16", 0 0, L_0x7fe61cd30190;  1 drivers
v0x7fe61cd25fb0_0 .net *"_ivl_2", 0 0, L_0x7fe61cd2fb80;  1 drivers
v0x7fe61cd26060_0 .net *"_ivl_6", 0 0, L_0x7fe61cd2fd20;  1 drivers
v0x7fe61cd26110_0 .net *"_ivl_8", 0 0, L_0x7fe61cd2fe10;  1 drivers
v0x7fe61cd261c0_0 .net "a", 0 0, L_0x7fe61cd30350;  1 drivers
v0x7fe61cd262d0_0 .net "b", 0 0, L_0x7fe61cd304e0;  1 drivers
v0x7fe61cd26360_0 .net "carry", 0 0, L_0x7fe61cd30200;  alias, 1 drivers
v0x7fe61cd26400_0 .net "cin", 0 0, L_0x7fe61cd30600;  1 drivers
v0x7fe61cd264a0_0 .net "op", 0 0, v0x7fe61cd27f60_0;  alias, 1 drivers
v0x7fe61cd26530_0 .net "sum", 0 0, L_0x7fe61cd2fc30;  1 drivers
    .scope S_0x7fe61cd0dde0;
T_0 ;
    %wait E_0x7fe61cd0d830;
    %load/vec4 v0x7fe61cd27d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe61cd27dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe61cd27f60_0, 0;
    %load/vec4 v0x7fe61cd28210_0;
    %pad/u 5;
    %assign/vec4 v0x7fe61cd27b60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe61cd27c20_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe61cd27dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe61cd27f60_0, 0;
    %load/vec4 v0x7fe61cd28210_0;
    %pad/u 5;
    %assign/vec4 v0x7fe61cd27b60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe61cd27c20_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe61cd27dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe61cd27f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe61cd27b60_0, 0;
    %load/vec4 v0x7fe61cd28210_0;
    %pad/u 5;
    %assign/vec4 v0x7fe61cd27c20_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe61cd27dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe61cd27f60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe61cd27b60_0, 0;
    %load/vec4 v0x7fe61cd28210_0;
    %pad/u 5;
    %assign/vec4 v0x7fe61cd27c20_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe61cd0dc70;
T_1 ;
    %wait E_0x7fe61cd0ac80;
    %vpi_func 2 12 "$time" 64 {0 0 0};
    %cmpi/u 0, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.0, 5;
    %vpi_call 2 13 "$display", "time=%d: (x,y) = %d %d, (fx,fy) = %d %d , steps =%d , dir=%d", $time, v0x7fe61cd288c0_0, v0x7fe61cd28990_0, v0x7fe61cd28650_0, v0x7fe61cd28720_0, v0x7fe61cd287f0_0, v0x7fe61cd285c0_0 {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe61cd0dc70;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe61cd288c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fe61cd28990_0, 0;
    %delay 110, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fe61cd0dc70;
T_3 ;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe61cd27730_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe61cd27730_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe61cd27730_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7fe61cd0dc70;
T_4 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe61cd287f0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe61cd285c0_0, 0, 2;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "A4Q2_top.v";
    "A4Q2_dir.v";
    "A4Q2_five_bit.v";
    "A4Q2_one_.v";
