==39312== Cachegrind, a cache and branch-prediction profiler
==39312== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39312== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39312== Command: ./sift .
==39312== 
--39312-- warning: L3 cache found, using its data for the LL simulation.
--39312-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39312-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39312== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39312== (see section Limitations in user manual)
==39312== NOTE: further instances of this message will not be shown
==39312== 
==39312== I   refs:      3,167,698,658
==39312== I1  misses:            2,099
==39312== LLi misses:            1,992
==39312== I1  miss rate:          0.00%
==39312== LLi miss rate:          0.00%
==39312== 
==39312== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39312== D1  misses:       89,269,027  ( 76,779,600 rd   +  12,489,427 wr)
==39312== LLd misses:        3,713,563  (  1,942,860 rd   +   1,770,703 wr)
==39312== D1  miss rate:           9.2% (       11.3%     +         4.2%  )
==39312== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39312== 
==39312== LL refs:          89,271,126  ( 76,781,699 rd   +  12,489,427 wr)
==39312== LL misses:         3,715,555  (  1,944,852 rd   +   1,770,703 wr)
==39312== LL miss rate:            0.1% (        0.1%     +         0.6%  )
