{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557824235343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557824235343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 10:57:15 2019 " "Processing started: Tue May 14 10:57:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557824235343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557824235343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_slavetest -c SPI_slavetest " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_slavetest -c SPI_slavetest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557824235343 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557824236546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slavetest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slavetest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_slavetest-Behavorial " "Found design unit 1: SPI_slavetest-Behavorial" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557824237452 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_slavetest " "Found entity 1: SPI_slavetest" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557824237452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557824237452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_slavetest " "Elaborating entity \"SPI_slavetest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557824237499 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slavetest.vhd(51) " "VHDL Process Statement warning at SPI_slavetest.vhd(51): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(64) " "VHDL Process Statement warning at SPI_slavetest.vhd(64): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(69) " "VHDL Process Statement warning at SPI_slavetest.vhd(69): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slavetest.vhd(74) " "VHDL Process Statement warning at SPI_slavetest.vhd(74): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slavetest.vhd(74) " "VHDL Process Statement warning at SPI_slavetest.vhd(74): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slavetest.vhd(76) " "VHDL Process Statement warning at SPI_slavetest.vhd(76): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slavetest.vhd(78) " "VHDL Process Statement warning at SPI_slavetest.vhd(78): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(78) " "VHDL Process Statement warning at SPI_slavetest.vhd(78): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slavetest.vhd(80) " "VHDL Process Statement warning at SPI_slavetest.vhd(80): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(80) " "VHDL Process Statement warning at SPI_slavetest.vhd(80): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slavetest.vhd(85) " "VHDL Process Statement warning at SPI_slavetest.vhd(85): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slavetest.vhd(85) " "VHDL Process Statement warning at SPI_slavetest.vhd(85): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slavetest.vhd(87) " "VHDL Process Statement warning at SPI_slavetest.vhd(87): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slavetest.vhd(89) " "VHDL Process Statement warning at SPI_slavetest.vhd(89): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(89) " "VHDL Process Statement warning at SPI_slavetest.vhd(89): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slavetest.vhd(91) " "VHDL Process Statement warning at SPI_slavetest.vhd(91): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(91) " "VHDL Process Statement warning at SPI_slavetest.vhd(91): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slavetest.vhd(96) " "VHDL Process Statement warning at SPI_slavetest.vhd(96): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slavetest.vhd(96) " "VHDL Process Statement warning at SPI_slavetest.vhd(96): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slavetest.vhd(98) " "VHDL Process Statement warning at SPI_slavetest.vhd(98): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy SPI_slavetest.vhd(100) " "VHDL Process Statement warning at SPI_slavetest.vhd(100): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slavetest.vhd(100) " "VHDL Process Statement warning at SPI_slavetest.vhd(100): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(100) " "VHDL Process Statement warning at SPI_slavetest.vhd(100): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slavetest.vhd(102) " "VHDL Process Statement warning at SPI_slavetest.vhd(102): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(102) " "VHDL Process Statement warning at SPI_slavetest.vhd(102): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slavetest.vhd(108) " "VHDL Process Statement warning at SPI_slavetest.vhd(108): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slavetest.vhd(112) " "VHDL Process Statement warning at SPI_slavetest.vhd(112): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(112) " "VHDL Process Statement warning at SPI_slavetest.vhd(112): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slavetest.vhd(118) " "VHDL Process Statement warning at SPI_slavetest.vhd(118): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf SPI_slavetest.vhd(121) " "VHDL Process Statement warning at SPI_slavetest.vhd(121): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slavetest.vhd(125) " "VHDL Process Statement warning at SPI_slavetest.vhd(125): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data SPI_slavetest.vhd(128) " "VHDL Process Statement warning at SPI_slavetest.vhd(128): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slavetest.vhd(129) " "VHDL Process Statement warning at SPI_slavetest.vhd(129): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(129) " "VHDL Process Statement warning at SPI_slavetest.vhd(129): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slavetest.vhd(134) " "VHDL Process Statement warning at SPI_slavetest.vhd(134): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slavetest.vhd(136) " "VHDL Process Statement warning at SPI_slavetest.vhd(136): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slavetest.vhd(143) " "VHDL Process Statement warning at SPI_slavetest.vhd(143): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slavetest.vhd(143) " "VHDL Process Statement warning at SPI_slavetest.vhd(143): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data SPI_slavetest.vhd(60) " "VHDL Process Statement warning at SPI_slavetest.vhd(60): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[0\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[1\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[2\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237530 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[3\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[4\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[5\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[6\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[7\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[8\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[9\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[10\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[11\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[12\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[13\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[14\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237546 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[15\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237562 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[16\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[16\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237562 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[17\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[17\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237562 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[18\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[18\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237562 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[19\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[19\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237562 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[20\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[20\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237562 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[21\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[21\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237562 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[22\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[22\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237562 "|SPI_slavetest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[23\] SPI_slavetest.vhd(60) " "Inferred latch for \"rx_data\[23\]\" at SPI_slavetest.vhd(60)" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557824237562 "|SPI_slavetest"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1557824238406 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1557824238406 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "trdy~reg0 trdy~reg0_emulated trdy~1 " "Register \"trdy~reg0\" is converted into an equivalent circuit using register \"trdy~reg0_emulated\" and latch \"trdy~1\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rrdy~reg0 rrdy~reg0_emulated rrdy~1 " "Register \"rrdy~reg0\" is converted into an equivalent circuit using register \"rrdy~reg0_emulated\" and latch \"rrdy~1\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "roe~reg0 roe~reg0_emulated roe~1 " "Register \"roe~reg0\" is converted into an equivalent circuit using register \"roe~reg0_emulated\" and latch \"roe~1\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[23\] tx_buf\[23\]~_emulated tx_buf\[23\]~1 " "Register \"tx_buf\[23\]\" is converted into an equivalent circuit using register \"tx_buf\[23\]~_emulated\" and latch \"tx_buf\[23\]~1\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[22\] tx_buf\[22\]~_emulated tx_buf\[22\]~6 " "Register \"tx_buf\[22\]\" is converted into an equivalent circuit using register \"tx_buf\[22\]~_emulated\" and latch \"tx_buf\[22\]~6\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[21\] tx_buf\[21\]~_emulated tx_buf\[21\]~11 " "Register \"tx_buf\[21\]\" is converted into an equivalent circuit using register \"tx_buf\[21\]~_emulated\" and latch \"tx_buf\[21\]~11\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[20\] tx_buf\[20\]~_emulated tx_buf\[20\]~16 " "Register \"tx_buf\[20\]\" is converted into an equivalent circuit using register \"tx_buf\[20\]~_emulated\" and latch \"tx_buf\[20\]~16\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[19\] tx_buf\[19\]~_emulated tx_buf\[19\]~21 " "Register \"tx_buf\[19\]\" is converted into an equivalent circuit using register \"tx_buf\[19\]~_emulated\" and latch \"tx_buf\[19\]~21\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[18\] tx_buf\[18\]~_emulated tx_buf\[18\]~26 " "Register \"tx_buf\[18\]\" is converted into an equivalent circuit using register \"tx_buf\[18\]~_emulated\" and latch \"tx_buf\[18\]~26\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[17\] tx_buf\[17\]~_emulated tx_buf\[17\]~31 " "Register \"tx_buf\[17\]\" is converted into an equivalent circuit using register \"tx_buf\[17\]~_emulated\" and latch \"tx_buf\[17\]~31\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[16\] tx_buf\[16\]~_emulated tx_buf\[16\]~36 " "Register \"tx_buf\[16\]\" is converted into an equivalent circuit using register \"tx_buf\[16\]~_emulated\" and latch \"tx_buf\[16\]~36\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[15\] tx_buf\[15\]~_emulated tx_buf\[15\]~41 " "Register \"tx_buf\[15\]\" is converted into an equivalent circuit using register \"tx_buf\[15\]~_emulated\" and latch \"tx_buf\[15\]~41\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[14\] tx_buf\[14\]~_emulated tx_buf\[14\]~46 " "Register \"tx_buf\[14\]\" is converted into an equivalent circuit using register \"tx_buf\[14\]~_emulated\" and latch \"tx_buf\[14\]~46\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[13\] tx_buf\[13\]~_emulated tx_buf\[13\]~51 " "Register \"tx_buf\[13\]\" is converted into an equivalent circuit using register \"tx_buf\[13\]~_emulated\" and latch \"tx_buf\[13\]~51\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[12\] tx_buf\[12\]~_emulated tx_buf\[12\]~56 " "Register \"tx_buf\[12\]\" is converted into an equivalent circuit using register \"tx_buf\[12\]~_emulated\" and latch \"tx_buf\[12\]~56\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[11\] tx_buf\[11\]~_emulated tx_buf\[11\]~61 " "Register \"tx_buf\[11\]\" is converted into an equivalent circuit using register \"tx_buf\[11\]~_emulated\" and latch \"tx_buf\[11\]~61\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[10\] tx_buf\[10\]~_emulated tx_buf\[10\]~66 " "Register \"tx_buf\[10\]\" is converted into an equivalent circuit using register \"tx_buf\[10\]~_emulated\" and latch \"tx_buf\[10\]~66\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[9\] tx_buf\[9\]~_emulated tx_buf\[9\]~71 " "Register \"tx_buf\[9\]\" is converted into an equivalent circuit using register \"tx_buf\[9\]~_emulated\" and latch \"tx_buf\[9\]~71\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[8\] tx_buf\[8\]~_emulated tx_buf\[8\]~76 " "Register \"tx_buf\[8\]\" is converted into an equivalent circuit using register \"tx_buf\[8\]~_emulated\" and latch \"tx_buf\[8\]~76\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[7\] tx_buf\[7\]~_emulated tx_buf\[7\]~81 " "Register \"tx_buf\[7\]\" is converted into an equivalent circuit using register \"tx_buf\[7\]~_emulated\" and latch \"tx_buf\[7\]~81\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[6\] tx_buf\[6\]~_emulated tx_buf\[6\]~86 " "Register \"tx_buf\[6\]\" is converted into an equivalent circuit using register \"tx_buf\[6\]~_emulated\" and latch \"tx_buf\[6\]~86\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[5\] tx_buf\[5\]~_emulated tx_buf\[5\]~91 " "Register \"tx_buf\[5\]\" is converted into an equivalent circuit using register \"tx_buf\[5\]~_emulated\" and latch \"tx_buf\[5\]~91\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[4\] tx_buf\[4\]~_emulated tx_buf\[4\]~96 " "Register \"tx_buf\[4\]\" is converted into an equivalent circuit using register \"tx_buf\[4\]~_emulated\" and latch \"tx_buf\[4\]~96\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[3\] tx_buf\[3\]~_emulated tx_buf\[3\]~101 " "Register \"tx_buf\[3\]\" is converted into an equivalent circuit using register \"tx_buf\[3\]~_emulated\" and latch \"tx_buf\[3\]~101\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[2\] tx_buf\[2\]~_emulated tx_buf\[2\]~106 " "Register \"tx_buf\[2\]\" is converted into an equivalent circuit using register \"tx_buf\[2\]~_emulated\" and latch \"tx_buf\[2\]~106\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[1\] tx_buf\[1\]~_emulated tx_buf\[1\]~111 " "Register \"tx_buf\[1\]\" is converted into an equivalent circuit using register \"tx_buf\[1\]~_emulated\" and latch \"tx_buf\[1\]~111\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tx_buf\[0\] tx_buf\[0\]~_emulated tx_buf\[0\]~116 " "Register \"tx_buf\[0\]\" is converted into an equivalent circuit using register \"tx_buf\[0\]~_emulated\" and latch \"tx_buf\[0\]~116\"" {  } { { "SPI_slavetest.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/testkode/SPI_slavetest.vhd" 125 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557824238406 "|SPI_slavetest|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1557824238406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1557824238702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557824239375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557824239375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557824239765 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557824239765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557824239765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557824239765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557824239828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 10:57:19 2019 " "Processing ended: Tue May 14 10:57:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557824239828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557824239828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557824239828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557824239828 ""}
