module reg_8(input logic Clk, Reset, Shift_In, 
								 Load, Shift_En,
				 input logic[7:0] D,
				 output logic		 Shift_Out,
				 output logic[7:0] Data_Out);

logic[7:0] Data_Next;

//asynchronous reset
always_ff @ (posedge Clk or posedge Reset) begin
	Data_Out<=Data_Next;
end

always_comb begin
Data_next=Data_Out;
	if(Reset)
		Data_next=0;
	else if(Load)
		Data_next=D;
	else if(Shift_En)
		Data_next={Shift+In, Data_Out[7:1]};
end

assign Shift_Out=Data_Out[0];

endmodule
