\subsection{unpack\+\_\+64\+\_\+to\+\_\+48 Entity Reference}
\label{classunpack__64__to__48}\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}


Collaboration diagram for unpack\+\_\+64\+\_\+to\+\_\+48\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=173pt]{db/d09/classunpack__64__to__48__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+in\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data64\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data48\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 16} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.



\subsubsection{Member Data Documentation}
\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}!clk@{clk}}
\index{clk@{clk}!unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classunpack__64__to__48_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 19} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}!data48\+\_\+out@{data48\+\_\+out}}
\index{data48\+\_\+out@{data48\+\_\+out}!unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}
\paragraph[{data48\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data48\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classunpack__64__to__48_abec0567a8c9d6290d2930db1aed77783}


Definition at line {\bf 23} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}!data64\+\_\+in@{data64\+\_\+in}}
\index{data64\+\_\+in@{data64\+\_\+in}!unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}
\paragraph[{data64\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data64\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classunpack__64__to__48_afe124a07de227dcc286ea7a68a4aff7b}


Definition at line {\bf 22} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}!data\+\_\+in\+\_\+wrreq@{data\+\_\+in\+\_\+wrreq}}
\index{data\+\_\+in\+\_\+wrreq@{data\+\_\+in\+\_\+wrreq}!unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}
\paragraph[{data\+\_\+in\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classunpack__64__to__48_af418e25601f3eee452c703d932ce01ee}


Definition at line {\bf 21} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}!data\+\_\+out\+\_\+valid@{data\+\_\+out\+\_\+valid}}
\index{data\+\_\+out\+\_\+valid@{data\+\_\+out\+\_\+valid}!unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}
\paragraph[{data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classunpack__64__to__48_a465c1d9247590540abb6db12f657556f}


Definition at line {\bf 26} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}!ieee@{ieee}}
\index{ieee@{ieee}!unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classunpack__64__to__48_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classunpack__64__to__48_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classunpack__64__to__48_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 20} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.

\index{unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!unpack\+\_\+64\+\_\+to\+\_\+48@{unpack\+\_\+64\+\_\+to\+\_\+48}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classunpack__64__to__48_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/bit\+\_\+unpack/synth/{\bf unpack\+\_\+64\+\_\+to\+\_\+48.\+vhd}\end{DoxyCompactItemize}
