# Port Name       Bits            Verilog Type    SystemC Type
masterId          8               bit_vector      sc_lv
axiClk            1               bit             sc_logic
axiClkRst         1               bit             sc_logic
arvalid           1               bit             sc_logic
arready           1               bit             sc_logic
araddr            32              bit_vector      sc_lv
arid              12              bit_vector      sc_lv
arlen             4               bit_vector      sc_lv
arsize            3               bit_vector      sc_lv
arburst           2               bit_vector      sc_lv
arlock            2               bit_vector      sc_lv
arprot            3               bit_vector      sc_lv
arcache           4               bit_vector      sc_lv
arqos             4               bit_vector      sc_lv
aruser            5               bit_vector      sc_lv
rready            1               bit             sc_logic
rdataH            32              bit_vector      sc_lv
rdataL            32              bit_vector      sc_lv
rlast             1               bit             sc_logic
rvalid            1               bit             sc_logic
rid               12              bit_vector      sc_lv
rresp             2               bit_vector      sc_lv
rdissuecap1_en    1               bit             sc_logic
racount           3               bit_vector      sc_lv
rcount            8               bit_vector      sc_lv
awvalid           1               bit             sc_logic
awready           1               bit             sc_logic
awaddr            32              bit_vector      sc_lv
awid              12              bit_vector      sc_lv
awlen             4               bit_vector      sc_lv
awsize            3               bit_vector      sc_lv
awburst           2               bit_vector      sc_lv
awlock            2               bit_vector      sc_lv
awcache           4               bit_vector      sc_lv
awprot            3               bit_vector      sc_lv
awqos             4               bit_vector      sc_lv
awuser            5               bit_vector      sc_lv
wready            1               bit             sc_logic
wdataH            32              bit_vector      sc_lv
wdataL            32              bit_vector      sc_lv
wlast             1               bit             sc_logic
wvalid            1               bit             sc_logic
wid               12              bit_vector      sc_lv
wstrb             8               bit_vector      sc_lv
bready            1               bit             sc_logic
bresp             2               bit_vector      sc_lv
bvalid            1               bit             sc_logic
bid               12              bit_vector      sc_lv
wrissuecap1_en    1               bit             sc_logic
wacount           6               bit_vector      sc_lv
wcount            8               bit_vector      sc_lv
