/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 512 344 680 360)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "Din[3..0]" (rect 5 0 47 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 880 384 1056 400)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "Dout0" (rect 90 0 119 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 880 408 1056 424)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "Dout1" (rect 90 0 118 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 880 432 1056 448)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "Dout2" (rect 90 0 118 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(pin
	(output)
	(rect 880 456 1056 472)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "Dout3" (rect 90 0 118 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(connector
	(pt 720 464)
	(pt 720 472)
	(bus)
)
(connector
	(pt 720 440)
	(pt 720 464)
	(bus)
)
(connector
	(pt 720 416)
	(pt 720 440)
	(bus)
)
(connector
	(pt 720 392)
	(pt 720 416)
	(bus)
)
(connector
	(pt 720 352)
	(pt 720 392)
	(bus)
)
(connector
	(text "Din[3..0]" (rect 690 336 728 353)(font "Intel Clear" ))
	(pt 720 352)
	(pt 680 352)
	(bus)
)
(connector
	(text "Din[0]" (rect 730 376 758 393)(font "Intel Clear" ))
	(pt 880 392)
	(pt 720 392)
)
(connector
	(text "Din[1]" (rect 730 400 758 417)(font "Intel Clear" ))
	(pt 880 416)
	(pt 720 416)
)
(connector
	(text "Din[2]" (rect 730 424 758 441)(font "Intel Clear" ))
	(pt 880 440)
	(pt 720 440)
)
(connector
	(text "Din[3]" (rect 730 448 758 465)(font "Intel Clear" ))
	(pt 880 464)
	(pt 720 464)
)
(junction (pt 720 464))
(junction (pt 720 440))
(junction (pt 720 416))
(junction (pt 720 392))
