[INF:CM0023] Creating log file ../../build/regression/BitRanges/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<55> s<54> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<51> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<51> s<3> l<1:8> el<1:11>
n<> u<3> t<Parameter_port_list> p<51> s<50> l<1:12> el<2:2>
n<> u<4> t<PortDir_Out> p<19> s<18> l<3:3> el<3:9>
n<> u<5> t<IntVec_TypeBit> p<16> s<15> l<3:10> el<3:13>
n<6> u<6> t<IntConst> p<7> l<3:15> el<3:16>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:15> el<3:16>
n<> u<8> t<Constant_primary> p<9> c<7> l<3:15> el<3:16>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3:15> el<3:16>
n<0> u<10> t<IntConst> p<11> l<3:17> el<3:18>
n<> u<11> t<Primary_literal> p<12> c<10> l<3:17> el<3:18>
n<> u<12> t<Constant_primary> p<13> c<11> l<3:17> el<3:18>
n<> u<13> t<Constant_expression> p<14> c<12> l<3:17> el<3:18>
n<> u<14> t<Constant_range> p<15> c<9> l<3:15> el<3:18>
n<> u<15> t<Packed_dimension> p<16> c<14> l<3:14> el<3:19>
n<> u<16> t<Data_type> p<17> c<5> l<3:10> el<3:19>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<3:10> el<3:19>
n<> u<18> t<Net_port_type> p<19> c<17> l<3:10> el<3:19>
n<> u<19> t<Net_port_header> p<31> c<4> s<20> l<3:3> el<3:19>
n<dmi_req_ram> u<20> t<StringConst> p<31> s<30> l<3:21> el<3:32>
n<23> u<21> t<IntConst> p<22> l<3:34> el<3:36>
n<> u<22> t<Primary_literal> p<23> c<21> l<3:34> el<3:36>
n<> u<23> t<Constant_primary> p<24> c<22> l<3:34> el<3:36>
n<> u<24> t<Constant_expression> p<29> c<23> s<28> l<3:34> el<3:36>
n<24> u<25> t<IntConst> p<26> l<3:37> el<3:39>
n<> u<26> t<Primary_literal> p<27> c<25> l<3:37> el<3:39>
n<> u<27> t<Constant_primary> p<28> c<26> l<3:37> el<3:39>
n<> u<28> t<Constant_expression> p<29> c<27> l<3:37> el<3:39>
n<> u<29> t<Constant_range> p<30> c<24> l<3:34> el<3:39>
n<> u<30> t<Unpacked_dimension> p<31> c<29> l<3:33> el<3:40>
n<> u<31> t<Ansi_port_declaration> p<50> c<19> s<49> l<3:3> el<3:40>
n<> u<32> t<PortDir_Out> p<47> s<46> l<4:3> el<4:9>
n<> u<33> t<IntVec_TypeBit> p<44> s<43> l<4:10> el<4:13>
n<6> u<34> t<IntConst> p<35> l<4:15> el<4:16>
n<> u<35> t<Primary_literal> p<36> c<34> l<4:15> el<4:16>
n<> u<36> t<Constant_primary> p<37> c<35> l<4:15> el<4:16>
n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<4:15> el<4:16>
n<0> u<38> t<IntConst> p<39> l<4:17> el<4:18>
n<> u<39> t<Primary_literal> p<40> c<38> l<4:17> el<4:18>
n<> u<40> t<Constant_primary> p<41> c<39> l<4:17> el<4:18>
n<> u<41> t<Constant_expression> p<42> c<40> l<4:17> el<4:18>
n<> u<42> t<Constant_range> p<43> c<37> l<4:15> el<4:18>
n<> u<43> t<Packed_dimension> p<44> c<42> l<4:14> el<4:19>
n<> u<44> t<Data_type> p<45> c<33> l<4:10> el<4:19>
n<> u<45> t<Data_type_or_implicit> p<46> c<44> l<4:10> el<4:19>
n<> u<46> t<Net_port_type> p<47> c<45> l<4:10> el<4:19>
n<> u<47> t<Net_port_header> p<49> c<32> s<48> l<4:3> el<4:19>
n<dmi_req_addr> u<48> t<StringConst> p<49> l<4:21> el<4:33>
n<> u<49> t<Ansi_port_declaration> p<50> c<47> l<4:3> el<4:33>
n<> u<50> t<List_of_port_declarations> p<51> c<31> l<2:2> el<5:2>
n<> u<51> t<Module_ansi_header> p<52> c<1> l<1:1> el<5:3>
n<> u<52> t<Module_declaration> p<53> c<51> l<1:1> el<6:10>
n<> u<53> t<Description> p<54> c<52> l<1:1> el<6:10>
n<> u<54> t<Source_text> p<55> c<53> l<1:1> el<6:10>
n<> u<55> t<Top_level_rule> l<1:1> el<7:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/BitRanges/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/BitRanges/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/BitRanges/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:6:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.dmi_req_ram), line:3:21, endln:3:32, parent:work@top
    |vpiName:dmi_req_ram
    |vpiFullName:work@top.dmi_req_ram
  |vpiNet:
  \_logic_net: (work@top.dmi_req_addr), line:4:21, endln:4:33, parent:work@top
    |vpiName:dmi_req_addr
    |vpiFullName:work@top.dmi_req_addr
  |vpiPort:
  \_port: (dmi_req_ram), line:3:21, endln:3:32, parent:work@top
    |vpiName:dmi_req_ram
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.dmi_req_ram), line:3:21, endln:3:32, parent:work@top
  |vpiPort:
  \_port: (dmi_req_addr), line:4:21, endln:4:33, parent:work@top
    |vpiName:dmi_req_addr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.dmi_req_addr), line:4:21, endln:4:33, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:6:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.dmi_req_ram), line:3:21, endln:3:40, parent:work@top
    |vpiSize:2
    |vpiName:dmi_req_ram
    |vpiFullName:work@top.dmi_req_ram
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:3:34, endln:3:39
      |vpiLeftRange:
      \_constant: , line:3:34, endln:3:36
        |vpiDecompile:23
        |vpiSize:64
        |UINT:23
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:3:37, endln:3:39
        |vpiDecompile:24
        |vpiSize:64
        |UINT:24
        |vpiConstType:9
    |vpiReg:
    \_bit_var: (work@top.dmi_req_ram), line:3:21, endln:3:32, parent:work@top.dmi_req_ram
      |vpiTypespec:
      \_bit_typespec: , line:3:10, endln:3:13
        |vpiRange:
        \_range: , line:3:15, endln:3:18
          |vpiLeftRange:
          \_constant: , line:3:15, endln:3:16
            |vpiDecompile:6
            |vpiSize:64
            |UINT:6
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:17, endln:3:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@top.dmi_req_ram
      |vpiRange:
      \_range: , line:3:34, endln:3:39
  |vpiVariables:
  \_bit_var: (work@top.dmi_req_addr), line:4:21, endln:4:33, parent:work@top
    |vpiTypespec:
    \_bit_typespec: , line:4:10, endln:4:13
      |vpiRange:
      \_range: , line:4:15, endln:4:18
        |vpiLeftRange:
        \_constant: , line:4:15, endln:4:16
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:17, endln:4:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:dmi_req_addr
    |vpiFullName:work@top.dmi_req_addr
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (dmi_req_ram), line:3:21, endln:3:32, parent:work@top
    |vpiName:dmi_req_ram
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.dmi_req_ram), line:3:21, endln:3:32, parent:dmi_req_ram
      |vpiName:dmi_req_ram
      |vpiFullName:work@top.dmi_req_ram
      |vpiActual:
      \_array_var: (work@top.dmi_req_ram), line:3:21, endln:3:40, parent:work@top
    |vpiTypedef:
    \_bit_typespec: , line:3:10, endln:3:13
      |vpiRange:
      \_range: , line:3:15, endln:3:18, parent:dmi_req_ram
        |vpiLeftRange:
        \_constant: , line:3:15, endln:3:16
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:17, endln:3:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:6:10
  |vpiPort:
  \_port: (dmi_req_addr), line:4:21, endln:4:33, parent:work@top
    |vpiName:dmi_req_addr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.dmi_req_addr), line:4:21, endln:4:33, parent:dmi_req_addr
      |vpiName:dmi_req_addr
      |vpiFullName:work@top.dmi_req_addr
      |vpiActual:
      \_bit_var: (work@top.dmi_req_addr), line:4:21, endln:4:33, parent:work@top
    |vpiTypedef:
    \_bit_typespec: , line:4:10, endln:4:13
      |vpiRange:
      \_range: , line:4:15, endln:4:18, parent:dmi_req_addr
        |vpiLeftRange:
        \_constant: , line:4:15, endln:4:16
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:17, endln:4:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BitRanges/dut.sv | ${SURELOG_DIR}/build/regression/BitRanges/roundtrip/dut_000.sv | 5 | 6 | 

