// Seed: 1576348060
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wand id_3,
    output wor id_4,
    output wire id_5
);
  logic id_7;
  ;
  initial id_7 <= id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd90
) (
    input wor id_0[1 : id_13],
    output uwire id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    input wand id_9,
    input tri1 id_10,
    output tri id_11,
    input tri0 id_12,
    input supply1 _id_13,
    output wor id_14,
    input wand id_15,
    input wire id_16,
    input tri0 id_17
);
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17,
      id_1,
      id_5
  );
  id_19(
      1
  );
endmodule
