// Seed: 729401637
module module_0 (
    output wor  id_0,
    input  wire id_1,
    input  tri1 id_2,
    input  wire id_3,
    input  tri0 id_4,
    output wire id_5,
    output tri0 id_6,
    output tri1 id_7
);
  wire id_9;
  assign id_7 = id_3;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1
    , id_9,
    output tri1  id_2,
    input  tri   id_3,
    output tri0  id_4,
    output tri   id_5,
    output uwire id_6,
    input  tri1  id_7
);
  wire id_10;
  module_0(
      id_6, id_0, id_1, id_1, id_1, id_5, id_6, id_4
  );
endmodule
