--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    7.818(R)|      SLOW  |   -3.670(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.287(R)|      SLOW  |   -1.988(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.550(R)|      SLOW  |   -2.270(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.565(R)|      SLOW  |         4.405(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO1                      |        11.856(R)|      SLOW  |         7.428(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        10.873(R)|      SLOW  |         6.833(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.763(R)|      SLOW  |         6.743(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.117(R)|      SLOW  |         5.943(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.159(R)|      SLOW  |         5.959(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.456(R)|      SLOW  |         6.586(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        17.340(R)|      SLOW  |        10.993(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        17.904(R)|      SLOW  |        11.361(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        17.803(R)|      SLOW  |        11.201(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        15.303(R)|      SLOW  |         9.604(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        15.672(R)|      SLOW  |         9.856(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        15.664(R)|      SLOW  |         9.853(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        16.495(R)|      SLOW  |        10.462(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        16.494(R)|      SLOW  |        10.464(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        17.371(R)|      SLOW  |        11.033(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        16.499(R)|      SLOW  |        10.493(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        16.308(R)|      SLOW  |        10.412(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        16.423(R)|      SLOW  |        10.409(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        16.812(R)|      SLOW  |        10.696(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        17.363(R)|      SLOW  |        10.959(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        16.179(R)|      SLOW  |        10.271(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        16.163(R)|      SLOW  |        10.275(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        18.368(R)|      SLOW  |        11.721(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        18.285(R)|      SLOW  |        11.620(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        18.851(R)|      SLOW  |        11.987(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        19.146(R)|      SLOW  |        12.208(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        17.107(R)|      SLOW  |        10.844(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        17.309(R)|      SLOW  |        11.003(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        17.308(R)|      SLOW  |        11.012(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        15.994(R)|      SLOW  |        10.099(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        15.399(R)|      SLOW  |         9.662(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         6.564(R)|      SLOW  |         4.185(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.564(R)|      SLOW  |         5.579(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        10.975(R)|      SLOW  |         5.497(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         9.085(R)|      SLOW  |         4.843(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         9.085(R)|      SLOW  |         5.060(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.487(R)|      SLOW  |         4.625(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.404(R)|      SLOW  |         4.625(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        11.305(R)|      SLOW  |         4.780(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        11.651(R)|      SLOW  |         4.873(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.379(R)|      SLOW  |         4.797(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        10.188(R)|      SLOW  |         4.862(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        10.430(R)|      SLOW  |         4.953(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         9.300(R)|      SLOW  |         5.004(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         8.752(R)|      SLOW  |         4.969(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         8.752(R)|      SLOW  |         4.935(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         6.919(R)|      SLOW  |         3.858(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         6.973(R)|      SLOW  |         4.176(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.455(R)|      SLOW  |         4.094(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         7.886(R)|      SLOW  |         4.317(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        11.454(R)|      SLOW  |         4.911(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         8.269(R)|      SLOW  |         3.921(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         8.269(R)|      SLOW  |         4.178(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        10.293(R)|      SLOW  |         4.065(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         9.007(R)|      SLOW  |         3.892(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        10.293(R)|      SLOW  |         5.183(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         8.734(R)|      SLOW  |         4.681(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         9.538(R)|      SLOW  |         4.011(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         8.461(R)|      SLOW  |         3.786(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         7.886(R)|      SLOW  |         3.490(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        10.032(R)|      SLOW  |         4.018(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         9.538(R)|      SLOW  |         3.759(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        10.032(R)|      SLOW  |         4.032(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        10.744(R)|      SLOW  |         4.257(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        10.744(R)|      SLOW  |         4.186(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         9.307(R)|      SLOW  |         6.068(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         8.638(R)|      SLOW  |         5.690(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |         7.508(R)|      SLOW  |         4.885(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.590|         |         |         |
RESET          |   20.924|   20.924|   20.943|   20.943|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   14.600|         |         |         |
GPIFII_PCLK_IN |    8.180|         |         |         |
RESET          |    6.162|    6.162|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.857|         |
RESET          |         |         |    1.826|    1.826|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   10.396|
---------------+---------------+---------+


Analysis completed Wed Nov  9 14:22:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



