// Seed: 1077145712
module module_0 (
    input wire id_0,
    output uwire id_1,
    output wand id_2,
    output supply1 id_3
    , id_18,
    output wire id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wand id_8,
    input tri id_9,
    output uwire id_10,
    output supply1 id_11,
    output uwire id_12,
    input wand id_13,
    input tri1 id_14,
    input tri1 id_15,
    output tri1 id_16
);
  assign id_8 = id_18;
  wire id_19;
  id_20(
      .id_0(id_15), .id_1()
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri id_2
);
  always begin : LABEL_0
    assert (1);
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
