{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498281470375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498281470394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 23:17:50 2017 " "Processing started: Fri Jun 23 23:17:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498281470394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281470394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281470394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498281471567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498281471567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FSM_SPI " "Found entity 1: tb_FSM_SPI" {  } { { "tb_FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto2.v 1 1 " "Found 1 design units, including 1 entities, in source file proyecto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto2 " "Found entity 1: proyecto2" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pre_tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_tx_module " "Found entity 1: pre_tx_module" {  } { { "pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/pre_tx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_proyecto2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_proyecto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_proyecto2 " "Found entity 1: tb_proyecto2" {  } { { "tb_proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_proyecto2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pre_tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pre_tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pre_tx_module " "Found entity 1: tb_pre_tx_module" {  } { { "tb_pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_register " "Found entity 1: tb_shift_register" {  } { { "tb_shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_mod " "Found entity 1: clk_div_mod" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sel " "Found entity 1: mux_sel" {  } { { "mux_sel.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/mux_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mux_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mux_sel " "Found entity 1: tb_mux_sel" {  } { { "tb_mux_sel.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_mux_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_SPI " "Found entity 1: FSM_SPI" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492138 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_wrreq tb_pre_tx_module.v(9) " "Verilog HDL Implicit Net warning at tb_pre_tx_module.v(9): created implicit net for \"fifo_wrreq\"" {  } { { "tb_pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281492138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyecto2 " "Elaborating entity \"proyecto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498281492278 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BUS_OUT proyecto2.v(10) " "Output port \"BUS_OUT\" at proyecto2.v(10) has no driver" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498281492280 "|proyecto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_tx_module pre_tx_module:U0 " "Elaborating entity \"pre_tx_module\" for hierarchy \"pre_tx_module:U0\"" {  } { { "proyecto2.v" "U0" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281492282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:U1 " "Elaborating entity \"fifo\" for hierarchy \"fifo:U1\"" {  } { { "proyecto2.v" "U1" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281492295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:U1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281492673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:U1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281492675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:U1\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 15 " "Parameter \"almost_full_value\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498281492675 ""}  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1498281492675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_k4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k4i1 " "Found entity 1: scfifo_k4i1" {  } { { "db/scfifo_k4i1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k4i1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated " "Elaborating entity \"scfifo_k4i1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281492757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_smc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_smc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_smc1 " "Found entity 1: a_dpfifo_smc1" {  } { { "db/a_dpfifo_smc1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_smc1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo " "Elaborating entity \"a_dpfifo_smc1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\"" {  } { { "db/scfifo_k4i1.tdf" "dpfifo" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281492790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_smc1.tdf" "fifo_state" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281492826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281492912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281492912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw " "Elaborating entity \"cntr_tg7\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281492912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ou1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ou1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ou1 " "Found entity 1: altsyncram_0ou1" {  } { { "db/altsyncram_0ou1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/altsyncram_0ou1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281493000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ou1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram " "Elaborating entity \"altsyncram_0ou1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\"" {  } { { "db/a_dpfifo_smc1.tdf" "FIFOram" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281493001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498281493088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|cntr_hgb:rd_ptr_count " "Elaborating entity \"cntr_hgb\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|cntr_hgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_smc1.tdf" "rd_ptr_count" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281493088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_SPI FSM_SPI:U2 " "Elaborating entity \"FSM_SPI\" for hierarchy \"FSM_SPI:U2\"" {  } { { "proyecto2.v" "U2" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281493094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(93) " "Verilog HDL assignment warning at FSM_SPI.v(93): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281493095 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(111) " "Verilog HDL assignment warning at FSM_SPI.v(111): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281493095 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(127) " "Verilog HDL assignment warning at FSM_SPI.v(127): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281493096 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(142) " "Verilog HDL assignment warning at FSM_SPI.v(142): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281493096 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(158) " "Verilog HDL assignment warning at FSM_SPI.v(158): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281493096 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte_sends FSM_SPI.v(160) " "Verilog HDL Always Construct warning at FSM_SPI.v(160): variable \"byte_sends\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498281493096 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byte_sends FSM_SPI.v(56) " "Verilog HDL Always Construct warning at FSM_SPI.v(56): inferring latch(es) for variable \"byte_sends\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498281493097 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_changes_0 FSM_SPI.v(56) " "Verilog HDL Always Construct warning at FSM_SPI.v(56): inferring latch(es) for variable \"csa_changes_0\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498281493097 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_changes_1 FSM_SPI.v(56) " "Verilog HDL Always Construct warning at FSM_SPI.v(56): inferring latch(es) for variable \"csa_changes_1\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498281493097 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_old FSM_SPI.v(56) " "Verilog HDL Always Construct warning at FSM_SPI.v(56): inferring latch(es) for variable \"csa_old\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498281493097 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_old FSM_SPI.v(56) " "Inferred latch for \"csa_old\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493098 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[0\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_1\[0\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493098 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[1\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_1\[1\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493099 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[2\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_1\[2\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493099 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[3\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_1\[3\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493099 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[0\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_0\[0\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493099 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[1\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_0\[1\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493099 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[2\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_0\[2\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493099 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[3\] FSM_SPI.v(56) " "Inferred latch for \"csa_changes_0\[3\]\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493099 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_sends.1110 FSM_SPI.v(56) " "Inferred latch for \"byte_sends.1110\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493099 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_sends.0000 FSM_SPI.v(56) " "Inferred latch for \"byte_sends.0000\" at FSM_SPI.v(56)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281493099 "|proyecto2|FSM_SPI:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sel mux_sel:U5 " "Elaborating entity \"mux_sel\" for hierarchy \"mux_sel:U5\"" {  } { { "proyecto2.v" "U5" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281493126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_mod clk_div_mod:U4 " "Elaborating entity \"clk_div_mod\" for hierarchy \"clk_div_mod:U4\"" {  } { { "proyecto2.v" "U4" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281493130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 clk_div_mod.v(12) " "Verilog HDL assignment warning at clk_div_mod.v(12): truncated value with size 12 to match size of target (4)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281493133 "|proyecto2|clk_div_mod:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 clk_div_mod.v(15) " "Verilog HDL assignment warning at clk_div_mod.v(15): truncated value with size 12 to match size of target (4)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281493133 "|proyecto2|clk_div_mod:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clk_div_mod.v(17) " "Verilog HDL assignment warning at clk_div_mod.v(17): truncated value with size 32 to match size of target (4)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498281493133 "|proyecto2|clk_div_mod:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:U3 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:U3\"" {  } { { "proyecto2.v" "U3" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281493135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SPI:U2\|csa_changes_1\[0\] " "Latch FSM_SPI:U2\|csa_changes_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SPI:U2\|fstate.B " "Ports D and ENA on the latch are fed by the same signal FSM_SPI:U2\|fstate.B" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498281494036 ""}  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498281494036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SPI:U2\|csa_changes_1\[2\] " "Latch FSM_SPI:U2\|csa_changes_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SPI:U2\|fstate.B " "Ports D and ENA on the latch are fed by the same signal FSM_SPI:U2\|fstate.B" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498281494037 ""}  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498281494037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SPI:U2\|csa_changes_1\[3\] " "Latch FSM_SPI:U2\|csa_changes_1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SPI:U2\|fstate.B " "Ports D and ENA on the latch are fed by the same signal FSM_SPI:U2\|fstate.B" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498281494037 ""}  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498281494037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SPI:U2\|csa_changes_1\[1\] " "Latch FSM_SPI:U2\|csa_changes_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SPI:U2\|fstate.B " "Ports D and ENA on the latch are fed by the same signal FSM_SPI:U2\|fstate.B" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498281494037 ""}  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498281494037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SPI:U2\|csa_changes_0\[0\] " "Latch FSM_SPI:U2\|csa_changes_0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SPI:U2\|WideOr7 " "Ports D and ENA on the latch are fed by the same signal FSM_SPI:U2\|WideOr7" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498281494037 ""}  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498281494037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SPI:U2\|csa_changes_0\[1\] " "Latch FSM_SPI:U2\|csa_changes_0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SPI:U2\|WideOr7 " "Ports D and ENA on the latch are fed by the same signal FSM_SPI:U2\|WideOr7" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498281494037 ""}  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498281494037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SPI:U2\|csa_changes_0\[2\] " "Latch FSM_SPI:U2\|csa_changes_0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SPI:U2\|WideOr7 " "Ports D and ENA on the latch are fed by the same signal FSM_SPI:U2\|WideOr7" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498281494037 ""}  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498281494037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FSM_SPI:U2\|csa_changes_0\[3\] " "Latch FSM_SPI:U2\|csa_changes_0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM_SPI:U2\|WideOr7 " "Ports D and ENA on the latch are fed by the same signal FSM_SPI:U2\|WideOr7" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1498281494038 ""}  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1498281494038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[0\] GND " "Pin \"BUS_OUT\[0\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[1\] GND " "Pin \"BUS_OUT\[1\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[2\] GND " "Pin \"BUS_OUT\[2\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[3\] GND " "Pin \"BUS_OUT\[3\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[4\] GND " "Pin \"BUS_OUT\[4\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[5\] GND " "Pin \"BUS_OUT\[5\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[6\] GND " "Pin \"BUS_OUT\[6\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[7\] GND " "Pin \"BUS_OUT\[7\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[8\] GND " "Pin \"BUS_OUT\[8\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[9\] GND " "Pin \"BUS_OUT\[9\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[10\] GND " "Pin \"BUS_OUT\[10\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[11\] GND " "Pin \"BUS_OUT\[11\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[12\] GND " "Pin \"BUS_OUT\[12\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[13\] GND " "Pin \"BUS_OUT\[13\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[14\] GND " "Pin \"BUS_OUT\[14\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[15\] GND " "Pin \"BUS_OUT\[15\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[16\] GND " "Pin \"BUS_OUT\[16\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[17\] GND " "Pin \"BUS_OUT\[17\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[18\] GND " "Pin \"BUS_OUT\[18\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[19\] GND " "Pin \"BUS_OUT\[19\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[20\] GND " "Pin \"BUS_OUT\[20\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[21\] GND " "Pin \"BUS_OUT\[21\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[22\] GND " "Pin \"BUS_OUT\[22\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[23\] GND " "Pin \"BUS_OUT\[23\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[24\] GND " "Pin \"BUS_OUT\[24\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[25\] GND " "Pin \"BUS_OUT\[25\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[26\] GND " "Pin \"BUS_OUT\[26\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[27\] GND " "Pin \"BUS_OUT\[27\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[28\] GND " "Pin \"BUS_OUT\[28\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[29\] GND " "Pin \"BUS_OUT\[29\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[30\] GND " "Pin \"BUS_OUT\[30\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[31\] GND " "Pin \"BUS_OUT\[31\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[32\] GND " "Pin \"BUS_OUT\[32\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[33\] GND " "Pin \"BUS_OUT\[33\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[34\] GND " "Pin \"BUS_OUT\[34\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[35\] GND " "Pin \"BUS_OUT\[35\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[36\] GND " "Pin \"BUS_OUT\[36\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[37\] GND " "Pin \"BUS_OUT\[37\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[38\] GND " "Pin \"BUS_OUT\[38\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[39\] GND " "Pin \"BUS_OUT\[39\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[40\] GND " "Pin \"BUS_OUT\[40\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[41\] GND " "Pin \"BUS_OUT\[41\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[42\] GND " "Pin \"BUS_OUT\[42\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[43\] GND " "Pin \"BUS_OUT\[43\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[44\] GND " "Pin \"BUS_OUT\[44\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[45\] GND " "Pin \"BUS_OUT\[45\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[46\] GND " "Pin \"BUS_OUT\[46\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[47\] GND " "Pin \"BUS_OUT\[47\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[48\] GND " "Pin \"BUS_OUT\[48\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[49\] GND " "Pin \"BUS_OUT\[49\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[50\] GND " "Pin \"BUS_OUT\[50\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[51\] GND " "Pin \"BUS_OUT\[51\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[52\] GND " "Pin \"BUS_OUT\[52\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[53\] GND " "Pin \"BUS_OUT\[53\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[54\] GND " "Pin \"BUS_OUT\[54\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[55\] GND " "Pin \"BUS_OUT\[55\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[56\] GND " "Pin \"BUS_OUT\[56\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[57\] GND " "Pin \"BUS_OUT\[57\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[58\] GND " "Pin \"BUS_OUT\[58\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[59\] GND " "Pin \"BUS_OUT\[59\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[60\] GND " "Pin \"BUS_OUT\[60\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[61\] GND " "Pin \"BUS_OUT\[61\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[62\] GND " "Pin \"BUS_OUT\[62\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[63\] GND " "Pin \"BUS_OUT\[63\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[64\] GND " "Pin \"BUS_OUT\[64\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[65\] GND " "Pin \"BUS_OUT\[65\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[66\] GND " "Pin \"BUS_OUT\[66\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[67\] GND " "Pin \"BUS_OUT\[67\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[68\] GND " "Pin \"BUS_OUT\[68\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[69\] GND " "Pin \"BUS_OUT\[69\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[69]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[70\] GND " "Pin \"BUS_OUT\[70\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[70]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[71\] GND " "Pin \"BUS_OUT\[71\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[71]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[72\] GND " "Pin \"BUS_OUT\[72\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[72]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[73\] GND " "Pin \"BUS_OUT\[73\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[73]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[74\] GND " "Pin \"BUS_OUT\[74\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[74]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[75\] GND " "Pin \"BUS_OUT\[75\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[75]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[76\] GND " "Pin \"BUS_OUT\[76\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[76]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[77\] GND " "Pin \"BUS_OUT\[77\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[77]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[78\] GND " "Pin \"BUS_OUT\[78\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[78]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[79\] GND " "Pin \"BUS_OUT\[79\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[79]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[80\] GND " "Pin \"BUS_OUT\[80\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[80]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[81\] GND " "Pin \"BUS_OUT\[81\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[81]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[82\] GND " "Pin \"BUS_OUT\[82\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[82]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[83\] GND " "Pin \"BUS_OUT\[83\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[83]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[84\] GND " "Pin \"BUS_OUT\[84\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[84]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[85\] GND " "Pin \"BUS_OUT\[85\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[85]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[86\] GND " "Pin \"BUS_OUT\[86\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[86]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[87\] GND " "Pin \"BUS_OUT\[87\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[87]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[88\] GND " "Pin \"BUS_OUT\[88\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[88]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[89\] GND " "Pin \"BUS_OUT\[89\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[89]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[90\] GND " "Pin \"BUS_OUT\[90\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[90]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[91\] GND " "Pin \"BUS_OUT\[91\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[91]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[92\] GND " "Pin \"BUS_OUT\[92\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[92]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[93\] GND " "Pin \"BUS_OUT\[93\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[93]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[94\] GND " "Pin \"BUS_OUT\[94\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[94]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[95\] GND " "Pin \"BUS_OUT\[95\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[95]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[96\] GND " "Pin \"BUS_OUT\[96\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[96]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[97\] GND " "Pin \"BUS_OUT\[97\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[97]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[98\] GND " "Pin \"BUS_OUT\[98\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[98]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[99\] GND " "Pin \"BUS_OUT\[99\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[99]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[100\] GND " "Pin \"BUS_OUT\[100\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[100]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[101\] GND " "Pin \"BUS_OUT\[101\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[101]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[102\] GND " "Pin \"BUS_OUT\[102\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[102]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[103\] GND " "Pin \"BUS_OUT\[103\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[103]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[104\] GND " "Pin \"BUS_OUT\[104\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[104]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[105\] GND " "Pin \"BUS_OUT\[105\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[105]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[106\] GND " "Pin \"BUS_OUT\[106\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[106]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[107\] GND " "Pin \"BUS_OUT\[107\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[107]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[108\] GND " "Pin \"BUS_OUT\[108\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[108]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[109\] GND " "Pin \"BUS_OUT\[109\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[109]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[110\] GND " "Pin \"BUS_OUT\[110\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[110]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[111\] GND " "Pin \"BUS_OUT\[111\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[111]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[112\] GND " "Pin \"BUS_OUT\[112\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[112]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[113\] GND " "Pin \"BUS_OUT\[113\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[113]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[114\] GND " "Pin \"BUS_OUT\[114\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[114]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[115\] GND " "Pin \"BUS_OUT\[115\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[115]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[116\] GND " "Pin \"BUS_OUT\[116\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[116]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[117\] GND " "Pin \"BUS_OUT\[117\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[117]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[118\] GND " "Pin \"BUS_OUT\[118\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[118]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[119\] GND " "Pin \"BUS_OUT\[119\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[119]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUS_OUT\[120\] GND " "Pin \"BUS_OUT\[120\]\" is stuck at GND" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498281494124 "|proyecto2|BUS_OUT[120]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498281494124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498281494278 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498281494571 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498281494830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498281494830 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read_RQ " "No output dependent on input pin \"Read_RQ\"" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498281494951 "|proyecto2|Read_RQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_MISO " "No output dependent on input pin \"SPI_MISO\"" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498281494951 "|proyecto2|SPI_MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498281494951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498281494953 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498281494953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498281494953 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1498281494953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498281494953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498281495002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 23:18:15 2017 " "Processing ended: Fri Jun 23 23:18:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498281495002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498281495002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498281495002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498281495002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1498281497853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498281497874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 23:18:16 2017 " "Processing started: Fri Jun 23 23:18:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498281497874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498281497874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proyecto2 -c proyecto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proyecto2 -c proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498281497874 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1498281498428 ""}
{ "Info" "0" "" "Project  = proyecto2" {  } {  } 0 0 "Project  = proyecto2" 0 0 "Fitter" 0 0 1498281498429 ""}
{ "Info" "0" "" "Revision = proyecto2" {  } {  } 0 0 "Revision = proyecto2" 0 0 "Fitter" 0 0 1498281498429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1498281499139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1498281499141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proyecto2 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"proyecto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498281499176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498281499314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498281499314 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1498281500261 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1498281500306 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1498281500452 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "146 146 " "No exact pin location assignment(s) for 146 pins of 146 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1498281500886 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1498281514957 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Mclk~inputCLKENA0 40 global CLKCTRL_G10 " "Mclk~inputCLKENA0 with 40 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1498281515938 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1498281515938 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498281515939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1498281515946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498281515947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1498281515949 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1498281515951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1498281515951 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1498281515952 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1498281519191 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proyecto2.sdc " "Synopsys Design Constraints File file not found: 'proyecto2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1498281519192 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1498281519192 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1498281519197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1498281519197 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1498281519198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1498281519223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1498281519223 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1498281519223 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498281519333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1498281530660 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1498281531553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498281540508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1498281554427 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1498281561202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498281561202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1498281565616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1498281578070 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1498281578070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1498281586680 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1498281586680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498281586684 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.92 " "Total time spent on timing analysis during the Fitter is 1.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1498281590443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498281590522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498281591999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1498281592000 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1498281598493 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498281610807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/output_files/proyecto2.fit.smsg " "Generated suppressed messages file C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/output_files/proyecto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1498281611430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2757 " "Peak virtual memory: 2757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498281612762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 23:20:12 2017 " "Processing ended: Fri Jun 23 23:20:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498281612762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498281612762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:50 " "Total CPU time (on all processors): 00:02:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498281612762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498281612762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1498281615062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498281615075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 23:20:14 2017 " "Processing started: Fri Jun 23 23:20:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498281615075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1498281615075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proyecto2 -c proyecto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proyecto2 -c proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1498281615075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1498281616782 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1498281629311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498281630000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 23:20:30 2017 " "Processing ended: Fri Jun 23 23:20:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498281630000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498281630000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498281630000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1498281630000 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1498281630810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1498281632385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498281632404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 23:20:31 2017 " "Processing started: Fri Jun 23 23:20:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498281632404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281632404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proyecto2 -c proyecto2 " "Command: quartus_sta proyecto2 -c proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281632405 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1498281632891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281634468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281634468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281634554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281634554 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635663 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "proyecto2.sdc " "Synopsys Design Constraints File file not found: 'proyecto2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635732 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Mclk Mclk " "create_clock -period 1.000 -name Mclk Mclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498281635734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nReset nReset " "create_clock -period 1.000 -name nReset nReset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498281635734 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_mod:U4\|csi_clk clk_div_mod:U4\|csi_clk " "create_clock -period 1.000 -name clk_div_mod:U4\|csi_clk clk_div_mod:U4\|csi_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1498281635734 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635734 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281635736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281635736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281635736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281635736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281635736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281635736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281635736 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281635736 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635736 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635739 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1498281635740 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498281635765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498281635803 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.603 " "Worst-case setup slack is -11.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.603            -131.979 clk_div_mod:U4\|csi_clk  " "  -11.603            -131.979 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.527             -61.990 nReset  " "   -7.527             -61.990 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.096            -181.713 Mclk  " "   -6.096            -181.713 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Mclk  " "    0.405               0.000 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 clk_div_mod:U4\|csi_clk  " "    0.904               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 nReset  " "    1.144               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.333 " "Worst-case minimum pulse width slack is -2.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333            -230.747 Mclk  " "   -2.333            -230.747 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -10.354 clk_div_mod:U4\|csi_clk  " "   -0.724             -10.354 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 nReset  " "    0.290               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281635872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635872 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498281635889 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635889 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498281635904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281635961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643622 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281643867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281643867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281643867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281643867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281643867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281643867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281643867 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281643867 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498281643889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.295 " "Worst-case setup slack is -11.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.295            -132.534 clk_div_mod:U4\|csi_clk  " "  -11.295            -132.534 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.292             -60.433 nReset  " "   -7.292             -60.433 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.835            -172.031 Mclk  " "   -5.835            -172.031 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.135 " "Worst-case hold slack is -0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -0.504 Mclk  " "   -0.135              -0.504 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 nReset  " "    0.701               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 clk_div_mod:U4\|csi_clk  " "    0.864               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.333 " "Worst-case minimum pulse width slack is -2.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333            -230.551 Mclk  " "   -2.333            -230.551 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -10.275 clk_div_mod:U4\|csi_clk  " "   -0.724             -10.275 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 nReset  " "    0.298               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281643954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643954 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498281643973 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281643973 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498281643986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281644679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648390 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281648559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281648559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281648559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281648559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281648559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281648559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281648559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281648559 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648561 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498281648564 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.295 " "Worst-case setup slack is -5.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295             -55.922 clk_div_mod:U4\|csi_clk  " "   -5.295             -55.922 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.286             -27.179 nReset  " "   -3.286             -27.179 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.581             -64.172 Mclk  " "   -2.581             -64.172 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Mclk  " "    0.182               0.000 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 clk_div_mod:U4\|csi_clk  " "    0.276               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 nReset  " "    0.531               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380            -111.610 Mclk  " "   -1.380            -111.610 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.056 nReset  " "   -0.016              -0.056 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 clk_div_mod:U4\|csi_clk  " "    0.087               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281648633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648633 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498281648653 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281648653 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1498281648668 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281649098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281649098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281649098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281649098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281649098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281649098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281649098 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT " "From: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~CLKMUX_0  to: fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1498281649098 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281649098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281649100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1498281649103 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281649103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.762 " "Worst-case setup slack is -4.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.762             -51.170 clk_div_mod:U4\|csi_clk  " "   -4.762             -51.170 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.815             -23.026 nReset  " "   -2.815             -23.026 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.193             -53.784 Mclk  " "   -2.193             -53.784 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281649114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.016 " "Worst-case hold slack is -0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.078 Mclk  " "   -0.016              -0.078 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 clk_div_mod:U4\|csi_clk  " "    0.251               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 nReset  " "    0.320               0.000 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281649130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281649143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281649156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380            -111.716 Mclk  " "   -1.380            -111.716 Mclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.086 nReset  " "   -0.026              -0.086 nReset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096               0.000 clk_div_mod:U4\|csi_clk  " "    0.096               0.000 clk_div_mod:U4\|csi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1498281649169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281649169 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1498281649186 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281649186 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281653795 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281653797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1510 " "Peak virtual memory: 1510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498281653977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 23:20:53 2017 " "Processing ended: Fri Jun 23 23:20:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498281653977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498281653977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498281653977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281653977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1498281655834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498281655845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 23:20:55 2017 " "Processing started: Fri Jun 23 23:20:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498281655845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498281655845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off proyecto2 -c proyecto2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off proyecto2 -c proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1498281655846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1498281658385 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1498281658471 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "proyecto2.vo C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/simulation/modelsim/ simulation " "Generated file proyecto2.vo in folder \"C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1498281659082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498281659245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 23:20:59 2017 " "Processing ended: Fri Jun 23 23:20:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498281659245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498281659245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498281659245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498281659245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 173 s " "Quartus Prime Full Compilation was successful. 0 errors, 173 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1498281660056 ""}
