5 14 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (signed1.vcd) 2 -o (signed1.cdd) 2 -v (signed1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 signed1.v 1 26 1
2 1 8 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 3 107000a 1 0 3 0 4 17 0 f 0 0 0 0
1 b 2 4 107000a 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 6 1070008 1 0 31 0 32 49 0 ffffffff 0 0 0 0
4 1 1 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" 0 signed1.v 8 11 1
2 3 9 50008 1 0 61004 0 0 4 16 0 0
2 4 9 10001 0 1 1410 0 0 4 1 a
2 5 9 10008 1 37 16 3 4
2 6 10 7000b 1 0 61004 0 0 2 48 0 0
2 7 10 5000c 1 23 1004 0 6 1 18 0 1 0 0 0 0 a
2 8 10 10001 0 1 1410 0 0 1 1 b
2 9 10 1000c 1 37 16 7 8
4 9 0 0 0
4 5 11 9 9
3 1 main.$u1 "main.$u1" 0 signed1.v 13 15 1
2 10 14 b000c 1 0 1008 0 0 32 48 a 0
2 11 14 60007 1 0 1008 0 0 32 48 14 0
2 12 14 50005 1 4d 1008 11 0 32 50 0 ffffffff 13 ffffffec 0 0
2 13 14 5000c 1 6 1208 10 12 32 18 0 ffffffff 11 2 ffffffe4 8
2 14 14 10001 0 1 1410 0 0 32 33 c
2 15 14 1000c 1 37 1a 13 14
4 15 11 0 0
3 1 main.$u2 "main.$u2" 0 signed1.v 17 24 1
