# Hardware design and specification with VHDL
This repository contains all the work done throughout the extension of the course 'Diseño Automático de Sistemas' taken at Universidad Complutense de Madrid and imparted by José M. Mendías. Ten assignments and my final project are included.


