{"vcs1":{"timestamp_begin":1730985631.504807396, "rt":2.02, "ut":0.88, "st":0.28}}
{"vcselab":{"timestamp_begin":1730985633.609540722, "rt":4.68, "ut":0.25, "st":0.15}}
{"link":{"timestamp_begin":1730985638.375053224, "rt":0.39, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730985630.810101370}
{"VCS_COMP_START_TIME": 1730985630.810101370}
{"VCS_COMP_END_TIME": 1730985644.043408293}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332012}}
{"stitch_vcselab": {"peak_mem": 231492}}
