set_property SRC_FILE_INFO {cfile:C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc rfile:../../../../src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN23      [get_ports "DDR4_DQ25"]
set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ25"]
set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP23      [get_ports "DDR4_DQ27"]
set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ27"]
set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM25     [get_ports "4N6824"]
set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "4N6824"]
set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP24      [get_ports "DDR4_DQ30"]
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ30"]
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP25      [get_ports "DDR4_DQ28"]
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ28"]
set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP20       [get_ports "DDR4_DQS3_T"]
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS3_T"]
set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP21      [get_ports "DDR4_DQS3_C"]
set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS3_C"]
set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM24      [get_ports "DDR4_DQ24"]
set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ24"]
set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN24      [get_ports "DDR4_DQ26"]
set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ26"]
set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM22      [get_ports "DDR4_DQ31"]
set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ31"]
set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN22      [get_ports "DDR4_DQ29"]
set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ29"]
set_property src_info {type:XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM21      [get_ports "DDR4_DM3"]
set_property src_info {type:XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM3"]
set_property src_info {type:XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN21     [get_ports "PMOD0_1_LS"]
set_property src_info {type:XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "PMOD0_1_LS"]
set_property src_info {type:XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL24      [get_ports "DDR4_DQ21"]
set_property src_info {type:XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ21"]
set_property src_info {type:XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL25      [get_ports "DDR4_DQ17"]
set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ17"]
set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL22      [get_ports "DDR4_DQ16"]
set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ16"]
set_property src_info {type:XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL23      [get_ports "DDR4_DQ23"]
set_property src_info {type:XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ23"]
set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ20      [get_ports "DDR4_DQS2_T"]
set_property src_info {type:XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS2_T"]
set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK20      [get_ports "DDR4_DQS2_C"]
set_property src_info {type:XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS2_C"]
set_property src_info {type:XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL20      [get_ports "DDR4_DQ22"]
set_property src_info {type:XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ22"]
set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM20      [get_ports "DDR4_DQ18"]
set_property src_info {type:XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ18"]
set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK22      [get_ports "DDR4_DQ20"]
set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ20"]
set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK23      [get_ports "DDR4_DQ19"]
set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ19"]
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK25      [get_ports "PMOD0_0_LS"]
set_property src_info {type:XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD0_0_LS"]
set_property src_info {type:XDC file:1 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ21      [get_ports "DDR4_DM2"]
set_property src_info {type:XDC file:1 line:107 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM2"]
set_property src_info {type:XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK21      [get_ports "4N7226"]
set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "4N7226"]
set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH22      [get_ports "DDR4_DQ14"]
set_property src_info {type:XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ14"]
set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH23      [get_ports "DDR4_DQ12"]
set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ12"]
set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF25      [get_ports "PMOD0_5_LS"]
set_property src_info {type:XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD0_5_LS"]
set_property src_info {type:XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ23      [get_ports "DDR4_DQ10"]
set_property src_info {type:XDC file:1 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ10"]
set_property src_info {type:XDC file:1 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ24      [get_ports "DDR4_DQ8"]
set_property src_info {type:XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ8"]
set_property src_info {type:XDC file:1 line:127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH24       [get_ports "DDR4_DQS1_T"]
set_property src_info {type:XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS1_T"]
set_property src_info {type:XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ25       [get_ports "DDR4_DQS1_C"]
set_property src_info {type:XDC file:1 line:131 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS1_C"]
set_property src_info {type:XDC file:1 line:133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG24      [get_ports "DDR4_DQ9"]
set_property src_info {type:XDC file:1 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ9"]
set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG25      [get_ports "DDR4_DQ15"]
set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ15"]
set_property src_info {type:XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF23      [get_ports "DDR4_DQ11"]
set_property src_info {type:XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ11"]
set_property src_info {type:XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF24      [get_ports "DDR4_DQ13"]
set_property src_info {type:XDC file:1 line:143 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ13"]
set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE25      [get_ports "DDR4_DM1"]
set_property src_info {type:XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM1"]
set_property src_info {type:XDC file:1 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE26      [get_ports "PMOD0_4_LS"]
set_property src_info {type:XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD0_4_LS"]
set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF22      [get_ports "DDR4_DQ2"]
set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ2"]
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG22      [get_ports "DDR4_DQ6"]
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ6"]
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE22      [get_ports "DDR4_DQ4"]
set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ4"]
set_property src_info {type:XDC file:1 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE23      [get_ports "DDR4_DQ0"]
set_property src_info {type:XDC file:1 line:161 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ0"]
set_property src_info {type:XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG21       [get_ports "DDR4_DQS0_T"]
set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS0_T"]
set_property src_info {type:XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH21       [get_ports "DDR4_DQS0_C"]
set_property src_info {type:XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS0_C"]
set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD20      [get_ports "DDR4_DQ5"]
set_property src_info {type:XDC file:1 line:170 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ5"]
set_property src_info {type:XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE20      [get_ports "DDR4_DQ7"]
set_property src_info {type:XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ7"]
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF20      [get_ports "DDR4_DQ3"]
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ3"]
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG20      [get_ports "DDR4_DQ1"]
set_property src_info {type:XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ1"]
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD24      [get_ports "VRP_44"]
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "VRP_44"]
set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD21      [get_ports "DDR4_DM0"]
set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM0"]
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE21      [get_ports "PMOD0_6_LS"]
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD0_6_LS"]
set_property src_info {type:XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD16      [get_ports "DDR4_A14_WE_B"]
set_property src_info {type:XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A14_WE_B"]
set_property src_info {type:XDC file:1 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD15       [get_ports "DDR4_CKE"]
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_CKE"]
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD14      [get_ports "4N6835"]
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx   [get_ports "4N6835"]
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE17       [get_ports "DDR4_A0"]
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A0"]
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF17       [get_ports "DDR4_BA0"]
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_BA0"]
set_property src_info {type:XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE16            [get_ports "DDR4_CK_T"]
set_property src_info {type:XDC file:1 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL2_DCI  [get_ports "DDR4_CK_T"]
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE15            [get_ports "DDR4_CK_C"]
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_CK_C"]
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE18       [get_ports "DDR4_A2"]
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A2"]
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF18       [get_ports "DDR4_A8"]
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A8"]
set_property src_info {type:XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF15       [get_ports "DDR4_A10"]
set_property src_info {type:XDC file:1 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A10"]
set_property src_info {type:XDC file:1 line:223 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF14       [get_ports "DDR4_A16_RAS_B"]
set_property src_info {type:XDC file:1 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A16_RAS_B"]
set_property src_info {type:XDC file:1 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD19       [get_ports "DDR4_A11"]
set_property src_info {type:XDC file:1 line:227 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A11"]
set_property src_info {type:XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD18       [get_ports "DDR4_PAR"]
set_property src_info {type:XDC file:1 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_PAR"]
set_property src_info {type:XDC file:1 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG15       [get_ports "DDR4_BG0"]
set_property src_info {type:XDC file:1 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_BG0"]
set_property src_info {type:XDC file:1 line:235 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG14       [get_ports "DDR4_A15_CAS_B"]
set_property src_info {type:XDC file:1 line:236 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A15_CAS_B"]
set_property src_info {type:XDC file:1 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG19       [get_ports "DDR4_A13"]
set_property src_info {type:XDC file:1 line:239 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A13"]
set_property src_info {type:XDC file:1 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH19       [get_ports "DDR4_A9"]
set_property src_info {type:XDC file:1 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A9"]
set_property src_info {type:XDC file:1 line:244 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ15       [get_ports "DDR4_A3"]
set_property src_info {type:XDC file:1 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A3"]
set_property src_info {type:XDC file:1 line:247 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ14       [get_ports "DDR4_A12"]
set_property src_info {type:XDC file:1 line:248 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A12"]
set_property src_info {type:XDC file:1 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG17       [get_ports "DDR4_A7"]
set_property src_info {type:XDC file:1 line:251 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A7"]
set_property src_info {type:XDC file:1 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG16       [get_ports "DDR4_A4"]
set_property src_info {type:XDC file:1 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A4"]
set_property src_info {type:XDC file:1 line:256 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH16       [get_ports "DDR4_TEN"]
set_property src_info {type:XDC file:1 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_TEN"]
set_property src_info {type:XDC file:1 line:259 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ16       [get_ports "DDR4_ALERT_B"]
set_property src_info {type:XDC file:1 line:260 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_ALERT_B"]
set_property src_info {type:XDC file:1 line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH14       [get_ports "DDR4_ACT_B"]
set_property src_info {type:XDC file:1 line:263 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_ACT_B"]
set_property src_info {type:XDC file:1 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH18      [get_ports "PMOD0_2_LS"]
set_property src_info {type:XDC file:1 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD0_2_LS"]
set_property src_info {type:XDC file:1 line:268 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH17       [get_ports "DDR4_A1"]
set_property src_info {type:XDC file:1 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A1"]
set_property src_info {type:XDC file:1 line:272 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK17            [get_ports "SYSCLK_300_P"]
set_property src_info {type:XDC file:1 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12     [get_ports "SYSCLK_300_P"]
set_property src_info {type:XDC file:1 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT         RTT_48          [get_ports "SYSCLK_300_P"]
set_property src_info {type:XDC file:1 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK16            [get_ports "SYSCLK_300_N"]
set_property src_info {type:XDC file:1 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_SSTL12     [get_ports "SYSCLK_300_N"]
set_property src_info {type:XDC file:1 line:279 export:INPUT save:INPUT read:READ} [current_design]
set_property ODT         RTT_48          [get_ports "SYSCLK_300_N"]
set_property src_info {type:XDC file:1 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ19      [get_ports "4N8047"]
set_property src_info {type:XDC file:1 line:283 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "4N8047"]
set_property src_info {type:XDC file:1 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ18       [get_ports "DDR4_ODT"]
set_property src_info {type:XDC file:1 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_ODT"]
set_property src_info {type:XDC file:1 line:288 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK18       [get_ports "DDR4_A6"]
set_property src_info {type:XDC file:1 line:289 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A6"]
set_property src_info {type:XDC file:1 line:291 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL18      [get_ports "DDR4_RESET_B"]
set_property src_info {type:XDC file:1 line:292 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "DDR4_RESET_B"]
set_property src_info {type:XDC file:1 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL17       [get_ports "DDR4_A5"]
set_property src_info {type:XDC file:1 line:295 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_A5"]
set_property src_info {type:XDC file:1 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK15      [get_ports "4N6914"]
set_property src_info {type:XDC file:1 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "4N6914"]
set_property src_info {type:XDC file:1 line:300 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL15       [get_ports "DDR4_BA1"]
set_property src_info {type:XDC file:1 line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_BA1"]
set_property src_info {type:XDC file:1 line:303 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL19       [get_ports "DDR4_CS_B"]
set_property src_info {type:XDC file:1 line:304 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_CS_B"]
set_property src_info {type:XDC file:1 line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM19      [get_ports "PMOD0_3_LS"]
set_property src_info {type:XDC file:1 line:307 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD0_3_LS"]
set_property src_info {type:XDC file:1 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL14      [get_ports "PMOD1_0_LS"]
set_property src_info {type:XDC file:1 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD1_0_LS"]
set_property src_info {type:XDC file:1 line:312 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM14      [get_ports "PMOD1_1_LS"]
set_property src_info {type:XDC file:1 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD1_1_LS"]
set_property src_info {type:XDC file:1 line:315 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP16      [get_ports "PMOD1_2_LS"]
set_property src_info {type:XDC file:1 line:316 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD1_2_LS"]
set_property src_info {type:XDC file:1 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP15      [get_ports "PMOD1_3_LS"]
set_property src_info {type:XDC file:1 line:319 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD1_3_LS"]
set_property src_info {type:XDC file:1 line:321 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM16      [get_ports "PMOD1_4_LS"]
set_property src_info {type:XDC file:1 line:322 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD1_4_LS"]
set_property src_info {type:XDC file:1 line:324 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM15      [get_ports "PMOD1_5_LS"]
set_property src_info {type:XDC file:1 line:325 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD1_5_LS"]
set_property src_info {type:XDC file:1 line:327 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN18      [get_ports "PMOD1_6_LS"]
set_property src_info {type:XDC file:1 line:328 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD1_6_LS"]
set_property src_info {type:XDC file:1 line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN17      [get_ports "PMOD1_7_LS"]
set_property src_info {type:XDC file:1 line:331 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD1_7_LS"]
set_property src_info {type:XDC file:1 line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM17      [get_ports "PMOD0_7_LS"]
set_property src_info {type:XDC file:1 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "PMOD0_7_LS"]
set_property src_info {type:XDC file:1 line:336 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN16      [get_ports "GPIO_DIP_SW0"]
set_property src_info {type:XDC file:1 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "GPIO_DIP_SW0"]
set_property src_info {type:XDC file:1 line:339 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN19      [get_ports "GPIO_DIP_SW1"]
set_property src_info {type:XDC file:1 line:340 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "GPIO_DIP_SW1"]
set_property src_info {type:XDC file:1 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP18      [get_ports "GPIO_DIP_SW2"]
set_property src_info {type:XDC file:1 line:343 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "GPIO_DIP_SW2"]
set_property src_info {type:XDC file:1 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP19      [get_ports "VRP_45"]
set_property src_info {type:XDC file:1 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "VRP_45"]
set_property src_info {type:XDC file:1 line:348 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN14      [get_ports "GPIO_DIP_SW3"]
set_property src_info {type:XDC file:1 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12  [get_ports "GPIO_DIP_SW3"]
set_property src_info {type:XDC file:1 line:351 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP14      [get_ports "4N7200"]
set_property src_info {type:XDC file:1 line:352 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "4N7200"]
set_property src_info {type:XDC file:1 line:357 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL34      [get_ports "DDR4_DQ62"]
set_property src_info {type:XDC file:1 line:358 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ62"]
set_property src_info {type:XDC file:1 line:360 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM34      [get_ports "DDR4_DQ58"]
set_property src_info {type:XDC file:1 line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ58"]
set_property src_info {type:XDC file:1 line:363 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK33      [get_ports "46N3480"]
set_property src_info {type:XDC file:1 line:364 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "46N3480"]
set_property src_info {type:XDC file:1 line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM32      [get_ports "DDR4_DQ60"]
set_property src_info {type:XDC file:1 line:367 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ60"]
set_property src_info {type:XDC file:1 line:369 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN32      [get_ports "DDR4_DQ63"]
set_property src_info {type:XDC file:1 line:370 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ63"]
set_property src_info {type:XDC file:1 line:372 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN34      [get_ports "DDR4_DQS7_T"]
set_property src_info {type:XDC file:1 line:373 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS7_T"]
set_property src_info {type:XDC file:1 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP34       [get_ports "DDR4_DQS7_C"]
set_property src_info {type:XDC file:1 line:376 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS7_C"]
set_property src_info {type:XDC file:1 line:378 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN31      [get_ports "DDR4_DQ61"]
set_property src_info {type:XDC file:1 line:379 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ61"]
set_property src_info {type:XDC file:1 line:381 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP31      [get_ports "DDR4_DQ59"]
set_property src_info {type:XDC file:1 line:382 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ59"]
set_property src_info {type:XDC file:1 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN33      [get_ports "DDR4_DQ56"]
set_property src_info {type:XDC file:1 line:385 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ56"]
set_property src_info {type:XDC file:1 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP33      [get_ports "DDR4_DQ57"]
set_property src_info {type:XDC file:1 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ57"]
set_property src_info {type:XDC file:1 line:390 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL32      [get_ports "DDR4_DM7"]
set_property src_info {type:XDC file:1 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM7"]
set_property src_info {type:XDC file:1 line:393 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL33      [get_ports "46N3671"]
set_property src_info {type:XDC file:1 line:394 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "46N3671"]
set_property src_info {type:XDC file:1 line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH34      [get_ports "DDR4_DQ54"]
set_property src_info {type:XDC file:1 line:397 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ54"]
set_property src_info {type:XDC file:1 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ34      [get_ports "DDR4_DQ50"]
set_property src_info {type:XDC file:1 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ50"]
set_property src_info {type:XDC file:1 line:402 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH31      [get_ports "DDR4_DQ48"]
set_property src_info {type:XDC file:1 line:403 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ48"]
set_property src_info {type:XDC file:1 line:405 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH32      [get_ports "DDR4_DQ49"]
set_property src_info {type:XDC file:1 line:406 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ49"]
set_property src_info {type:XDC file:1 line:408 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH33       [get_ports "DDR4_DQS6_T"]
set_property src_info {type:XDC file:1 line:409 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS6_T"]
set_property src_info {type:XDC file:1 line:411 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ33       [get_ports "DDR4_DQS6_C"]
set_property src_info {type:XDC file:1 line:412 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS6_C"]
set_property src_info {type:XDC file:1 line:414 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ30      [get_ports "DDR4_DQ53"]
set_property src_info {type:XDC file:1 line:415 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ53"]
set_property src_info {type:XDC file:1 line:417 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ31      [get_ports "DDR4_DQ52"]
set_property src_info {type:XDC file:1 line:418 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ52"]
set_property src_info {type:XDC file:1 line:420 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK31      [get_ports "DDR4_DQ51"]
set_property src_info {type:XDC file:1 line:421 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ51"]
set_property src_info {type:XDC file:1 line:423 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK32      [get_ports "DDR4_DQ55"]
set_property src_info {type:XDC file:1 line:424 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ55"]
set_property src_info {type:XDC file:1 line:426 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH29      [get_ports "46N4260"]
set_property src_info {type:XDC file:1 line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "46N4260"]
set_property src_info {type:XDC file:1 line:429 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ29      [get_ports "DDR4_DM6"]
set_property src_info {type:XDC file:1 line:430 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM6"]
set_property src_info {type:XDC file:1 line:432 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK30      [get_ports "46N3668"]
set_property src_info {type:XDC file:1 line:433 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "46N3668"]
set_property src_info {type:XDC file:1 line:435 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL30      [get_ports "DDR4_DQ40"]
set_property src_info {type:XDC file:1 line:436 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ40"]
set_property src_info {type:XDC file:1 line:438 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM30      [get_ports "DDR4_DQ42"]
set_property src_info {type:XDC file:1 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ42"]
set_property src_info {type:XDC file:1 line:441 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM31      [get_ports "46N4257"]
set_property src_info {type:XDC file:1 line:442 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "46N4257"]
set_property src_info {type:XDC file:1 line:444 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL29      [get_ports "DDR4_DQ44"]
set_property src_info {type:XDC file:1 line:445 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ44"]
set_property src_info {type:XDC file:1 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM29      [get_ports "DDR4_DQ46"]
set_property src_info {type:XDC file:1 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ46"]
set_property src_info {type:XDC file:1 line:450 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN29       [get_ports "DDR4_DQS5_T"]
set_property src_info {type:XDC file:1 line:451 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS5_T"]
set_property src_info {type:XDC file:1 line:453 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP30       [get_ports "DDR4_DQS5_C"]
set_property src_info {type:XDC file:1 line:454 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS5_C"]
set_property src_info {type:XDC file:1 line:456 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN27      [get_ports "DDR4_DQ47"]
set_property src_info {type:XDC file:1 line:457 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ47"]
set_property src_info {type:XDC file:1 line:459 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN28      [get_ports "DDR4_DQ43"]
set_property src_info {type:XDC file:1 line:460 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ43"]
set_property src_info {type:XDC file:1 line:462 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP28      [get_ports "DDR4_DQ45"]
set_property src_info {type:XDC file:1 line:463 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ45"]
set_property src_info {type:XDC file:1 line:465 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP29      [get_ports "DDR4_DQ41"]
set_property src_info {type:XDC file:1 line:466 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ41"]
set_property src_info {type:XDC file:1 line:468 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN26      [get_ports "DDR4_DM5"]
set_property src_info {type:XDC file:1 line:469 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM5"]
set_property src_info {type:XDC file:1 line:471 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP26      [get_ports "46N3665"]
set_property src_info {type:XDC file:1 line:472 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "46N3665"]
set_property src_info {type:XDC file:1 line:474 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ28      [get_ports "DDR4_DQ36"]
set_property src_info {type:XDC file:1 line:475 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ36"]
set_property src_info {type:XDC file:1 line:477 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK28      [get_ports "DDR4_DQ34"]
set_property src_info {type:XDC file:1 line:478 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ34"]
set_property src_info {type:XDC file:1 line:480 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH27      [get_ports "DDR4_DQ37"]
set_property src_info {type:XDC file:1 line:481 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ37"]
set_property src_info {type:XDC file:1 line:483 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH28      [get_ports "DDR4_DQ32"]
set_property src_info {type:XDC file:1 line:484 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ32"]
set_property src_info {type:XDC file:1 line:486 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL27       [get_ports "DDR4_DQS4_T"]
set_property src_info {type:XDC file:1 line:487 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS4_T"]
set_property src_info {type:XDC file:1 line:489 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL28       [get_ports "DDR4_DQS4_C"]
set_property src_info {type:XDC file:1 line:490 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_DQS4_C"]
set_property src_info {type:XDC file:1 line:492 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK26      [get_ports "DDR4_DQ33"]
set_property src_info {type:XDC file:1 line:493 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ33"]
set_property src_info {type:XDC file:1 line:495 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK27      [get_ports "DDR4_DQ38"]
set_property src_info {type:XDC file:1 line:496 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ38"]
set_property src_info {type:XDC file:1 line:498 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM26      [get_ports "DDR4_DQ39"]
set_property src_info {type:XDC file:1 line:499 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ39"]
set_property src_info {type:XDC file:1 line:501 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM27      [get_ports "DDR4_DQ35"]
set_property src_info {type:XDC file:1 line:502 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DQ35"]
set_property src_info {type:XDC file:1 line:504 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG26      [get_ports "VRP_46"]
set_property src_info {type:XDC file:1 line:505 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "VRP_46"]
set_property src_info {type:XDC file:1 line:507 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH26      [get_ports "DDR4_DM4"]
set_property src_info {type:XDC file:1 line:508 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_DM4"]
set_property src_info {type:XDC file:1 line:510 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ26      [get_ports "46N3735"]
set_property src_info {type:XDC file:1 line:511 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx  [get_ports "46N3735"]
set_property src_info {type:XDC file:1 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V26      [get_ports "FMC_LPC_LA09_P"]
set_property src_info {type:XDC file:1 line:517 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA09_P"]
set_property src_info {type:XDC file:1 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W26      [get_ports "FMC_LPC_LA09_N"]
set_property src_info {type:XDC file:1 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA09_N"]
set_property src_info {type:XDC file:1 line:522 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U29      [get_ports "5N3695"]
set_property src_info {type:XDC file:1 line:523 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N3695"]
set_property src_info {type:XDC file:1 line:525 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V29      [get_ports "FMC_LPC_LA06_P"]
set_property src_info {type:XDC file:1 line:526 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA06_P"]
set_property src_info {type:XDC file:1 line:528 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W29      [get_ports "FMC_LPC_LA06_N"]
set_property src_info {type:XDC file:1 line:529 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA06_N"]
set_property src_info {type:XDC file:1 line:531 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U26      [get_ports "FMC_LPC_LA04_P"]
set_property src_info {type:XDC file:1 line:532 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA04_P"]
set_property src_info {type:XDC file:1 line:534 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U27      [get_ports "FMC_LPC_LA04_N"]
set_property src_info {type:XDC file:1 line:535 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA04_N"]
set_property src_info {type:XDC file:1 line:537 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W28      [get_ports "FMC_LPC_LA03_P"]
set_property src_info {type:XDC file:1 line:538 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA03_P"]
set_property src_info {type:XDC file:1 line:540 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y28      [get_ports "FMC_LPC_LA03_N"]
set_property src_info {type:XDC file:1 line:541 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA03_N"]
set_property src_info {type:XDC file:1 line:543 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U24      [get_ports "FMC_LPC_LA08_P"]
set_property src_info {type:XDC file:1 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA08_P"]
set_property src_info {type:XDC file:1 line:546 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U25      [get_ports "FMC_LPC_LA08_N"]
set_property src_info {type:XDC file:1 line:547 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA08_N"]
set_property src_info {type:XDC file:1 line:549 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V27      [get_ports "FMC_LPC_LA05_P"]
set_property src_info {type:XDC file:1 line:550 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA05_P"]
set_property src_info {type:XDC file:1 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V28      [get_ports "FMC_LPC_LA05_N"]
set_property src_info {type:XDC file:1 line:553 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA05_N"]
set_property src_info {type:XDC file:1 line:555 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V21      [get_ports "FMC_LPC_LA11_P"]
set_property src_info {type:XDC file:1 line:556 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA11_P"]
set_property src_info {type:XDC file:1 line:558 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W21      [get_ports "FMC_LPC_LA11_N"]
set_property src_info {type:XDC file:1 line:559 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA11_N"]
set_property src_info {type:XDC file:1 line:561 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T22      [get_ports "FMC_LPC_LA10_P"]
set_property src_info {type:XDC file:1 line:562 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA10_P"]
set_property src_info {type:XDC file:1 line:564 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T23      [get_ports "FMC_LPC_LA10_N"]
set_property src_info {type:XDC file:1 line:565 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA10_N"]
set_property src_info {type:XDC file:1 line:567 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V22      [get_ports "FMC_LPC_LA07_P"]
set_property src_info {type:XDC file:1 line:568 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA07_P"]
set_property src_info {type:XDC file:1 line:570 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V23      [get_ports "FMC_LPC_LA07_N"]
set_property src_info {type:XDC file:1 line:571 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA07_N"]
set_property src_info {type:XDC file:1 line:573 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U21      [get_ports "FMC_LPC_LA14_P"]
set_property src_info {type:XDC file:1 line:574 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA14_P"]
set_property src_info {type:XDC file:1 line:576 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U22      [get_ports "FMC_LPC_LA14_N"]
set_property src_info {type:XDC file:1 line:577 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA14_N"]
set_property src_info {type:XDC file:1 line:579 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W25      [get_ports "FMC_LPC_LA01_CC_P"]
set_property src_info {type:XDC file:1 line:580 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA01_CC_P"]
set_property src_info {type:XDC file:1 line:582 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y25      [get_ports "FMC_LPC_LA01_CC_N"]
set_property src_info {type:XDC file:1 line:583 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA01_CC_N"]
set_property src_info {type:XDC file:1 line:585 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y21      [get_ports "ROTARY_INCA"]
set_property src_info {type:XDC file:1 line:586 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ROTARY_INCA"]
set_property src_info {type:XDC file:1 line:588 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W23      [get_ports "FMC_LPC_LA00_CC_P"]
set_property src_info {type:XDC file:1 line:589 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA00_CC_P"]
set_property src_info {type:XDC file:1 line:591 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W24      [get_ports "FMC_LPC_LA00_CC_N"]
set_property src_info {type:XDC file:1 line:592 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA00_CC_N"]
set_property src_info {type:XDC file:1 line:595 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA24     [get_ports "FMC_LPC_CLK0_M2C_P"]
set_property src_info {type:XDC file:1 line:596 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_CLK0_M2C_P"]
set_property src_info {type:XDC file:1 line:597 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM   TRUE     [get_ports "FMC_LPC_CLK0_M2C_P"]
set_property src_info {type:XDC file:1 line:600 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA25     [get_ports "FMC_LPC_CLK0_M2C_N"]
set_property src_info {type:XDC file:1 line:601 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_CLK0_M2C_N"]
set_property src_info {type:XDC file:1 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM   TRUE     [get_ports "FMC_LPC_CLK0_M2C_N"]
set_property src_info {type:XDC file:1 line:605 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y22      [get_ports "5N5033"]
set_property src_info {type:XDC file:1 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N5033"]
set_property src_info {type:XDC file:1 line:608 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y23      [get_ports "5N4122"]
set_property src_info {type:XDC file:1 line:609 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4122"]
set_property src_info {type:XDC file:1 line:611 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA23     [get_ports "5N4120"]
set_property src_info {type:XDC file:1 line:612 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4120"]
set_property src_info {type:XDC file:1 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB21     [get_ports "FMC_LPC_LA16_P"]
set_property src_info {type:XDC file:1 line:615 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA16_P"]
set_property src_info {type:XDC file:1 line:617 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC21     [get_ports "FMC_LPC_LA16_N"]
set_property src_info {type:XDC file:1 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA16_N"]
set_property src_info {type:XDC file:1 line:620 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA20     [get_ports "FMC_LPC_LA13_P"]
set_property src_info {type:XDC file:1 line:621 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA13_P"]
set_property src_info {type:XDC file:1 line:623 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB20     [get_ports "FMC_LPC_LA13_N"]
set_property src_info {type:XDC file:1 line:624 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA13_N"]
set_property src_info {type:XDC file:1 line:626 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC22     [get_ports "FMC_LPC_LA12_P"]
set_property src_info {type:XDC file:1 line:627 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA12_P"]
set_property src_info {type:XDC file:1 line:629 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC23     [get_ports "FMC_LPC_LA12_N"]
set_property src_info {type:XDC file:1 line:630 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA12_N"]
set_property src_info {type:XDC file:1 line:632 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA22     [get_ports "FMC_LPC_LA02_P"]
set_property src_info {type:XDC file:1 line:633 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA02_P"]
set_property src_info {type:XDC file:1 line:635 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB22     [get_ports "FMC_LPC_LA02_N"]
set_property src_info {type:XDC file:1 line:636 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA02_N"]
set_property src_info {type:XDC file:1 line:638 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB25     [get_ports "FMC_LPC_LA15_P"]
set_property src_info {type:XDC file:1 line:639 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA15_P"]
set_property src_info {type:XDC file:1 line:641 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB26     [get_ports "FMC_LPC_LA15_N"]
set_property src_info {type:XDC file:1 line:642 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA15_N"]
set_property src_info {type:XDC file:1 line:644 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA27     [get_ports "5N4116"]
set_property src_info {type:XDC file:1 line:645 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4116"]
set_property src_info {type:XDC file:1 line:647 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB27     [get_ports "5N4114"]
set_property src_info {type:XDC file:1 line:648 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4114"]
set_property src_info {type:XDC file:1 line:650 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC26     [get_ports "5N4109"]
set_property src_info {type:XDC file:1 line:651 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4109"]
set_property src_info {type:XDC file:1 line:653 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC27     [get_ports "5N4107"]
set_property src_info {type:XDC file:1 line:654 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4107"]
set_property src_info {type:XDC file:1 line:656 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB24     [get_ports "5N4105"]
set_property src_info {type:XDC file:1 line:657 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4105"]
set_property src_info {type:XDC file:1 line:659 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC24     [get_ports "5N4100"]
set_property src_info {type:XDC file:1 line:660 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4100"]
set_property src_info {type:XDC file:1 line:662 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD25     [get_ports "5N4098"]
set_property src_info {type:XDC file:1 line:663 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4098"]
set_property src_info {type:XDC file:1 line:665 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD26     [get_ports "ROTARY_INCB"]
set_property src_info {type:XDC file:1 line:666 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ROTARY_INCB"]
set_property src_info {type:XDC file:1 line:668 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA28     [get_ports "VRP_47"]
set_property src_info {type:XDC file:1 line:669 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_47"]
set_property src_info {type:XDC file:1 line:671 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y26      [get_ports "5N4093"]
set_property src_info {type:XDC file:1 line:672 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4093"]
set_property src_info {type:XDC file:1 line:674 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y27      [get_ports "5N4090"]
set_property src_info {type:XDC file:1 line:675 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4090"]
set_property src_info {type:XDC file:1 line:680 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V31      [get_ports "FMC_LPC_LA28_P"]
set_property src_info {type:XDC file:1 line:681 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA28_P"]
set_property src_info {type:XDC file:1 line:683 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W31      [get_ports "FMC_LPC_LA28_N"]
set_property src_info {type:XDC file:1 line:684 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA28_N"]
set_property src_info {type:XDC file:1 line:686 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V32      [get_ports "5N3527"]
set_property src_info {type:XDC file:1 line:687 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N3527"]
set_property src_info {type:XDC file:1 line:689 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN U34      [get_ports "FMC_LPC_LA29_P"]
set_property src_info {type:XDC file:1 line:690 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA29_P"]
set_property src_info {type:XDC file:1 line:692 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V34      [get_ports "FMC_LPC_LA29_N"]
set_property src_info {type:XDC file:1 line:693 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA29_N"]
set_property src_info {type:XDC file:1 line:695 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y31      [get_ports "FMC_LPC_LA30_P"]
set_property src_info {type:XDC file:1 line:696 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA30_P"]
set_property src_info {type:XDC file:1 line:698 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y32      [get_ports "FMC_LPC_LA30_N"]
set_property src_info {type:XDC file:1 line:699 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA30_N"]
set_property src_info {type:XDC file:1 line:701 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V33      [get_ports "FMC_LPC_LA31_P"]
set_property src_info {type:XDC file:1 line:702 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA31_P"]
set_property src_info {type:XDC file:1 line:704 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W34      [get_ports "FMC_LPC_LA31_N"]
set_property src_info {type:XDC file:1 line:705 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA31_N"]
set_property src_info {type:XDC file:1 line:707 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W30      [get_ports "FMC_LPC_LA32_P"]
set_property src_info {type:XDC file:1 line:708 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA32_P"]
set_property src_info {type:XDC file:1 line:710 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y30      [get_ports "FMC_LPC_LA32_N"]
set_property src_info {type:XDC file:1 line:711 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA32_N"]
set_property src_info {type:XDC file:1 line:713 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN W33      [get_ports "FMC_LPC_LA33_P"]
set_property src_info {type:XDC file:1 line:714 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA33_P"]
set_property src_info {type:XDC file:1 line:716 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y33      [get_ports "FMC_LPC_LA33_N"]
set_property src_info {type:XDC file:1 line:717 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA33_N"]
set_property src_info {type:XDC file:1 line:719 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC33     [get_ports "FMC_LPC_LA21_P"]
set_property src_info {type:XDC file:1 line:720 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA21_P"]
set_property src_info {type:XDC file:1 line:722 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD33     [get_ports "FMC_LPC_LA21_N"]
set_property src_info {type:XDC file:1 line:723 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA21_N"]
set_property src_info {type:XDC file:1 line:725 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA34     [get_ports "FMC_LPC_LA20_P"]
set_property src_info {type:XDC file:1 line:726 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA20_P"]
set_property src_info {type:XDC file:1 line:728 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB34     [get_ports "FMC_LPC_LA20_N"]
set_property src_info {type:XDC file:1 line:729 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA20_N"]
set_property src_info {type:XDC file:1 line:731 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA29     [get_ports "FMC_LPC_LA19_P"]
set_property src_info {type:XDC file:1 line:732 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA19_P"]
set_property src_info {type:XDC file:1 line:734 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB29     [get_ports "FMC_LPC_LA19_N"]
set_property src_info {type:XDC file:1 line:735 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA19_N"]
set_property src_info {type:XDC file:1 line:737 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC34     [get_ports "FMC_LPC_LA22_P"]
set_property src_info {type:XDC file:1 line:738 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA22_P"]
set_property src_info {type:XDC file:1 line:740 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD34     [get_ports "FMC_LPC_LA22_N"]
set_property src_info {type:XDC file:1 line:741 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA22_N"]
set_property src_info {type:XDC file:1 line:743 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB30     [get_ports "FMC_LPC_LA18_CC_P"]
set_property src_info {type:XDC file:1 line:744 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA18_CC_P"]
set_property src_info {type:XDC file:1 line:746 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB31     [get_ports "FMC_LPC_LA18_CC_N"]
set_property src_info {type:XDC file:1 line:747 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA18_CC_N"]
set_property src_info {type:XDC file:1 line:749 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA33     [get_ports "5N5055"]
set_property src_info {type:XDC file:1 line:750 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N5055"]
set_property src_info {type:XDC file:1 line:752 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA32     [get_ports "FMC_LPC_LA17_CC_P"]
set_property src_info {type:XDC file:1 line:753 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA17_CC_P"]
set_property src_info {type:XDC file:1 line:755 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB32     [get_ports "FMC_LPC_LA17_CC_N"]
set_property src_info {type:XDC file:1 line:756 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA17_CC_N"]
set_property src_info {type:XDC file:1 line:759 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC31     [get_ports "FMC_LPC_CLK1_M2C_P"]
set_property src_info {type:XDC file:1 line:760 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_CLK1_M2C_P"]
set_property src_info {type:XDC file:1 line:761 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM   TRUE     [get_ports "FMC_LPC_CLK1_M2C_P"]
set_property src_info {type:XDC file:1 line:764 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC32     [get_ports "FMC_LPC_CLK1_M2C_N"]
set_property src_info {type:XDC file:1 line:765 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_CLK1_M2C_N"]
set_property src_info {type:XDC file:1 line:766 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM   TRUE     [get_ports "FMC_LPC_CLK1_M2C_N"]
set_property src_info {type:XDC file:1 line:769 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE31     [get_ports "5N5047"]
set_property src_info {type:XDC file:1 line:770 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N5047"]
set_property src_info {type:XDC file:1 line:772 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD30     [get_ports "FMC_LPC_LA23_P"]
set_property src_info {type:XDC file:1 line:773 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA23_P"]
set_property src_info {type:XDC file:1 line:775 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD31     [get_ports "FMC_LPC_LA23_N"]
set_property src_info {type:XDC file:1 line:776 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA23_N"]
set_property src_info {type:XDC file:1 line:778 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE33     [get_ports "FMC_LPC_LA25_P"]
set_property src_info {type:XDC file:1 line:779 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA25_P"]
set_property src_info {type:XDC file:1 line:781 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF34     [get_ports "FMC_LPC_LA25_N"]
set_property src_info {type:XDC file:1 line:782 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA25_N"]
set_property src_info {type:XDC file:1 line:784 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE32     [get_ports "FMC_LPC_LA24_P"]
set_property src_info {type:XDC file:1 line:785 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA24_P"]
set_property src_info {type:XDC file:1 line:787 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF32     [get_ports "FMC_LPC_LA24_N"]
set_property src_info {type:XDC file:1 line:788 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA24_N"]
set_property src_info {type:XDC file:1 line:790 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF33     [get_ports "FMC_LPC_LA26_P"]
set_property src_info {type:XDC file:1 line:791 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA26_P"]
set_property src_info {type:XDC file:1 line:793 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG34     [get_ports "FMC_LPC_LA26_N"]
set_property src_info {type:XDC file:1 line:794 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA26_N"]
set_property src_info {type:XDC file:1 line:796 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG31     [get_ports "FMC_LPC_LA27_P"]
set_property src_info {type:XDC file:1 line:797 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA27_P"]
set_property src_info {type:XDC file:1 line:799 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG32     [get_ports "FMC_LPC_LA27_N"]
set_property src_info {type:XDC file:1 line:800 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_LPC_LA27_N"]
set_property src_info {type:XDC file:1 line:802 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF30     [get_ports "5N4159"]
set_property src_info {type:XDC file:1 line:803 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4159"]
set_property src_info {type:XDC file:1 line:805 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG30     [get_ports "5N4148"]
set_property src_info {type:XDC file:1 line:806 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4148"]
set_property src_info {type:XDC file:1 line:808 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD29     [get_ports "5N4146"]
set_property src_info {type:XDC file:1 line:809 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4146"]
set_property src_info {type:XDC file:1 line:811 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE30     [get_ports "5N4144"]
set_property src_info {type:XDC file:1 line:812 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4144"]
set_property src_info {type:XDC file:1 line:814 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF29     [get_ports "5N4139"]
set_property src_info {type:XDC file:1 line:815 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4139"]
set_property src_info {type:XDC file:1 line:817 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG29     [get_ports "5N4137"]
set_property src_info {type:XDC file:1 line:818 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4137"]
set_property src_info {type:XDC file:1 line:820 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC28     [get_ports "5N4135"]
set_property src_info {type:XDC file:1 line:821 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4135"]
set_property src_info {type:XDC file:1 line:823 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD28     [get_ports "5N4130"]
set_property src_info {type:XDC file:1 line:824 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4130"]
set_property src_info {type:XDC file:1 line:826 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE28     [get_ports "5N4128"]
set_property src_info {type:XDC file:1 line:827 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4128"]
set_property src_info {type:XDC file:1 line:829 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF28     [get_ports "ROTARY_PUSH"]
set_property src_info {type:XDC file:1 line:830 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "ROTARY_PUSH"]
set_property src_info {type:XDC file:1 line:832 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AC29     [get_ports "VRP_48"]
set_property src_info {type:XDC file:1 line:833 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_48"]
set_property src_info {type:XDC file:1 line:835 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE27     [get_ports "5N4156"]
set_property src_info {type:XDC file:1 line:836 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4156"]
set_property src_info {type:XDC file:1 line:838 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF27     [get_ports "5N4153"]
set_property src_info {type:XDC file:1 line:839 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "5N4153"]
set_property src_info {type:XDC file:1 line:844 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D13      [get_ports "FMC_HPC_LA06_P"]
set_property src_info {type:XDC file:1 line:845 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA06_P"]
set_property src_info {type:XDC file:1 line:847 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C13      [get_ports "FMC_HPC_LA06_N"]
set_property src_info {type:XDC file:1 line:848 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA06_N"]
set_property src_info {type:XDC file:1 line:850 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E12      [get_ports "7N4392"]
set_property src_info {type:XDC file:1 line:851 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N4392"]
set_property src_info {type:XDC file:1 line:853 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A13      [get_ports "FMC_HPC_LA03_P"]
set_property src_info {type:XDC file:1 line:854 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA03_P"]
set_property src_info {type:XDC file:1 line:856 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A12      [get_ports "FMC_HPC_LA03_N"]
set_property src_info {type:XDC file:1 line:857 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA03_N"]
set_property src_info {type:XDC file:1 line:859 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F13      [get_ports "SYSMON_AD0_R_P"]
set_property src_info {type:XDC file:1 line:860 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  ANALOG   [get_ports "SYSMON_AD0_R_P"]
set_property src_info {type:XDC file:1 line:862 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E13      [get_ports "SYSMON_AD0_R_N"]
set_property src_info {type:XDC file:1 line:863 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  ANALOG   [get_ports "SYSMON_AD0_R_N"]
set_property src_info {type:XDC file:1 line:865 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C11      [get_ports "SYSMON_AD8_R_P"]
set_property src_info {type:XDC file:1 line:866 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  ANALOG   [get_ports "SYSMON_AD8_R_P"]
set_property src_info {type:XDC file:1 line:868 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B11      [get_ports "SYSMON_AD8_R_N"]
set_property src_info {type:XDC file:1 line:869 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  ANALOG   [get_ports "SYSMON_AD8_R_N"]
set_property src_info {type:XDC file:1 line:871 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C12      [get_ports "7N6232"]
set_property src_info {type:XDC file:1 line:872 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N6232"]
set_property src_info {type:XDC file:1 line:874 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B12      [get_ports "7N6230"]
set_property src_info {type:XDC file:1 line:875 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N6230"]
set_property src_info {type:XDC file:1 line:877 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E11      [get_ports "7N6227"]
set_property src_info {type:XDC file:1 line:878 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS12 [get_ports "7N6227"]
set_property src_info {type:XDC file:1 line:880 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D11      [get_ports "7N6224"]
set_property src_info {type:XDC file:1 line:881 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N6224"]
set_property src_info {type:XDC file:1 line:883 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J13      [get_ports "SYSMON_AD2_R_P"]
set_property src_info {type:XDC file:1 line:884 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  ANALOG   [get_ports "SYSMON_AD2_R_P"]
set_property src_info {type:XDC file:1 line:886 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H13      [get_ports "SYSMON_AD2_R_N"]
set_property src_info {type:XDC file:1 line:887 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  ANALOG   [get_ports "SYSMON_AD2_R_N"]
set_property src_info {type:XDC file:1 line:889 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L12      [get_ports "FMC_HPC_LA04_P"]
set_property src_info {type:XDC file:1 line:890 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA04_P"]
set_property src_info {type:XDC file:1 line:892 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K12      [get_ports "FMC_HPC_LA04_N"]
set_property src_info {type:XDC file:1 line:893 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA04_N"]
set_property src_info {type:XDC file:1 line:895 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L13      [get_ports "FMC_HPC_LA05_P"]
set_property src_info {type:XDC file:1 line:896 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA05_P"]
set_property src_info {type:XDC file:1 line:898 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K13      [get_ports "FMC_HPC_LA05_N"]
set_property src_info {type:XDC file:1 line:899 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA05_N"]
set_property src_info {type:XDC file:1 line:901 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K11      [get_ports "FMC_HPC_LA11_P"]
set_property src_info {type:XDC file:1 line:902 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA11_P"]
set_property src_info {type:XDC file:1 line:904 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J11      [get_ports "FMC_HPC_LA11_N"]
set_property src_info {type:XDC file:1 line:905 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA11_N"]
set_property src_info {type:XDC file:1 line:908 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H12      [get_ports "FMC_HPC_CLK0_M2C_P"]
set_property src_info {type:XDC file:1 line:909 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_CLK0_M2C_P"]
set_property src_info {type:XDC file:1 line:910 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM   TRUE     [get_ports "FMC_HPC_CLK0_M2C_P"]
set_property src_info {type:XDC file:1 line:913 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G12      [get_ports "FMC_HPC_CLK0_M2C_N"]
set_property src_info {type:XDC file:1 line:914 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_CLK0_M2C_N"]
set_property src_info {type:XDC file:1 line:915 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM   TRUE     [get_ports "FMC_HPC_CLK0_M2C_N"]
set_property src_info {type:XDC file:1 line:918 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F12      [get_ports "SI570_CLK_SEL_LS"]
set_property src_info {type:XDC file:1 line:919 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18     [get_ports "SI570_CLK_SEL_LS"]
set_property src_info {type:XDC file:1 line:921 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H11      [get_ports "FMC_HPC_LA00_CC_P"]
set_property src_info {type:XDC file:1 line:922 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA00_CC_P"]
set_property src_info {type:XDC file:1 line:924 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G11      [get_ports "FMC_HPC_LA00_CC_N"]
set_property src_info {type:XDC file:1 line:925 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA00_CC_N"]
set_property src_info {type:XDC file:1 line:928 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G10      [get_ports "CLK_125MHZ_P"]
set_property src_info {type:XDC file:1 line:929 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "CLK_125MHZ_P"]
set_property src_info {type:XDC file:1 line:932 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F10      [get_ports "CLK_125MHZ_N"]
set_property src_info {type:XDC file:1 line:933 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "CLK_125MHZ_N"]
set_property src_info {type:XDC file:1 line:936 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L9       [get_ports "7N6175"]
set_property src_info {type:XDC file:1 line:937 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N6175"]
set_property src_info {type:XDC file:1 line:939 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G9       [get_ports "FMC_HPC_LA01_CC_P"]
set_property src_info {type:XDC file:1 line:940 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA01_CC_P"]
set_property src_info {type:XDC file:1 line:942 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F9       [get_ports "FMC_HPC_LA01_CC_N"]
set_property src_info {type:XDC file:1 line:943 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA01_CC_N"]
set_property src_info {type:XDC file:1 line:945 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K10      [get_ports "FMC_HPC_LA02_P"]
set_property src_info {type:XDC file:1 line:946 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA02_P"]
set_property src_info {type:XDC file:1 line:948 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J10      [get_ports "FMC_HPC_LA02_N"]
set_property src_info {type:XDC file:1 line:949 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA02_N"]
set_property src_info {type:XDC file:1 line:951 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J8       [get_ports "FMC_HPC_LA08_P"]
set_property src_info {type:XDC file:1 line:952 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA08_P"]
set_property src_info {type:XDC file:1 line:954 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H8       [get_ports "FMC_HPC_LA08_N"]
set_property src_info {type:XDC file:1 line:955 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA08_N"]
set_property src_info {type:XDC file:1 line:957 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J9       [get_ports "FMC_HPC_LA09_P"]
set_property src_info {type:XDC file:1 line:958 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA09_P"]
set_property src_info {type:XDC file:1 line:960 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H9       [get_ports "FMC_HPC_LA09_N"]
set_property src_info {type:XDC file:1 line:961 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA09_N"]
set_property src_info {type:XDC file:1 line:963 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L8       [get_ports "FMC_HPC_LA10_P"]
set_property src_info {type:XDC file:1 line:964 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA10_P"]
set_property src_info {type:XDC file:1 line:966 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K8       [get_ports "FMC_HPC_LA10_N"]
set_property src_info {type:XDC file:1 line:967 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA10_N"]
set_property src_info {type:XDC file:1 line:969 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E10      [get_ports "FMC_HPC_LA12_P"]
set_property src_info {type:XDC file:1 line:970 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA12_P"]
set_property src_info {type:XDC file:1 line:972 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D10      [get_ports "FMC_HPC_LA12_N"]
set_property src_info {type:XDC file:1 line:973 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA12_N"]
set_property src_info {type:XDC file:1 line:975 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D9       [get_ports "FMC_HPC_LA13_P"]
set_property src_info {type:XDC file:1 line:976 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA13_P"]
set_property src_info {type:XDC file:1 line:978 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C9       [get_ports "FMC_HPC_LA13_N"]
set_property src_info {type:XDC file:1 line:979 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA13_N"]
set_property src_info {type:XDC file:1 line:981 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B10      [get_ports "FMC_HPC_LA14_P"]
set_property src_info {type:XDC file:1 line:982 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA14_P"]
set_property src_info {type:XDC file:1 line:984 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A10      [get_ports "FMC_HPC_LA14_N"]
set_property src_info {type:XDC file:1 line:985 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA14_N"]
set_property src_info {type:XDC file:1 line:987 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D8       [get_ports "FMC_HPC_LA15_P"]
set_property src_info {type:XDC file:1 line:988 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA15_P"]
set_property src_info {type:XDC file:1 line:990 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C8       [get_ports "FMC_HPC_LA15_N"]
set_property src_info {type:XDC file:1 line:991 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA15_N"]
set_property src_info {type:XDC file:1 line:993 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B9       [get_ports "FMC_HPC_LA16_P"]
set_property src_info {type:XDC file:1 line:994 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA16_P"]
set_property src_info {type:XDC file:1 line:996 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A9       [get_ports "FMC_HPC_LA16_N"]
set_property src_info {type:XDC file:1 line:997 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA16_N"]
set_property src_info {type:XDC file:1 line:999 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A8       [get_ports "VRP_66"]
set_property src_info {type:XDC file:1 line:1000 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCOMSxx [get_ports "VRP_66"]
set_property src_info {type:XDC file:1 line:1002 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F8       [get_ports "FMC_HPC_LA07_P"]
set_property src_info {type:XDC file:1 line:1003 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA07_P"]
set_property src_info {type:XDC file:1 line:1005 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E8       [get_ports "FMC_HPC_LA07_N"]
set_property src_info {type:XDC file:1 line:1006 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA07_N"]
set_property src_info {type:XDC file:1 line:1011 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H21      [get_ports "FMC_HPC_LA27_P"]
set_property src_info {type:XDC file:1 line:1012 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA27_P"]
set_property src_info {type:XDC file:1 line:1014 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G21      [get_ports "FMC_HPC_LA27_N"]
set_property src_info {type:XDC file:1 line:1015 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA27_N"]
set_property src_info {type:XDC file:1 line:1017 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H22      [get_ports "7N4052"]
set_property src_info {type:XDC file:1 line:1018 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N4052"]
set_property src_info {type:XDC file:1 line:1020 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G22      [get_ports "FMC_HPC_LA23_P"]
set_property src_info {type:XDC file:1 line:1021 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA23_P"]
set_property src_info {type:XDC file:1 line:1023 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F22      [get_ports "FMC_HPC_LA23_N"]
set_property src_info {type:XDC file:1 line:1024 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA23_N"]
set_property src_info {type:XDC file:1 line:1026 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G20      [get_ports "FMC_HPC_LA26_P"]
set_property src_info {type:XDC file:1 line:1027 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA26_P"]
set_property src_info {type:XDC file:1 line:1029 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F20      [get_ports "FMC_HPC_LA26_N"]
set_property src_info {type:XDC file:1 line:1030 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA26_N"]
set_property src_info {type:XDC file:1 line:1032 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F23      [get_ports "FMC_HPC_LA21_P"]
set_property src_info {type:XDC file:1 line:1033 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA21_P"]
set_property src_info {type:XDC file:1 line:1035 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F24      [get_ports "FMC_HPC_LA21_N"]
set_property src_info {type:XDC file:1 line:1036 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA21_N"]
set_property src_info {type:XDC file:1 line:1038 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E20      [get_ports "FMC_HPC_LA24_P"]
set_property src_info {type:XDC file:1 line:1039 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA24_P"]
set_property src_info {type:XDC file:1 line:1041 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E21      [get_ports "FMC_HPC_LA24_N"]
set_property src_info {type:XDC file:1 line:1042 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA24_N"]
set_property src_info {type:XDC file:1 line:1044 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G24      [get_ports "FMC_HPC_LA22_P"]
set_property src_info {type:XDC file:1 line:1045 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA22_P"]
set_property src_info {type:XDC file:1 line:1047 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F25      [get_ports "FMC_HPC_LA22_N"]
set_property src_info {type:XDC file:1 line:1048 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA22_N"]
set_property src_info {type:XDC file:1 line:1050 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D20      [get_ports "FMC_HPC_LA25_P"]
set_property src_info {type:XDC file:1 line:1051 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA25_P"]
set_property src_info {type:XDC file:1 line:1053 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D21      [get_ports "FMC_HPC_LA25_N"]
set_property src_info {type:XDC file:1 line:1054 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA25_N"]
set_property src_info {type:XDC file:1 line:1056 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B20      [get_ports "FMC_HPC_LA29_P"]
set_property src_info {type:XDC file:1 line:1057 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA29_P"]
set_property src_info {type:XDC file:1 line:1059 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A20      [get_ports "FMC_HPC_LA29_N"]
set_property src_info {type:XDC file:1 line:1060 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA29_N"]
set_property src_info {type:XDC file:1 line:1062 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C21      [get_ports "FMC_HPC_LA19_P"]
set_property src_info {type:XDC file:1 line:1063 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA19_P"]
set_property src_info {type:XDC file:1 line:1065 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C22      [get_ports "FMC_HPC_LA19_N"]
set_property src_info {type:XDC file:1 line:1066 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA19_N"]
set_property src_info {type:XDC file:1 line:1068 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B21      [get_ports "FMC_HPC_LA28_P"]
set_property src_info {type:XDC file:1 line:1069 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA28_P"]
set_property src_info {type:XDC file:1 line:1071 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B22      [get_ports "FMC_HPC_LA28_N"]
set_property src_info {type:XDC file:1 line:1072 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA28_N"]
set_property src_info {type:XDC file:1 line:1074 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E22      [get_ports "FMC_HPC_LA18_CC_P"]
set_property src_info {type:XDC file:1 line:1075 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA18_CC_P"]
set_property src_info {type:XDC file:1 line:1077 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E23      [get_ports "FMC_HPC_LA18_CC_N"]
set_property src_info {type:XDC file:1 line:1078 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA18_CC_N"]
set_property src_info {type:XDC file:1 line:1080 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A22      [get_ports "7N6184"]
set_property src_info {type:XDC file:1 line:1081 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N6184"]
set_property src_info {type:XDC file:1 line:1084 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D23      [get_ports "USER_SMA_CLOCK_P"]
set_property src_info {type:XDC file:1 line:1085 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "USER_SMA_CLOCK_P"]
set_property src_info {type:XDC file:1 line:1088 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C23      [get_ports "USER_SMA_CLOCK_N"]
set_property src_info {type:XDC file:1 line:1089 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "USER_SMA_CLOCK_N"]
set_property src_info {type:XDC file:1 line:1092 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D24      [get_ports "FMC_HPC_LA17_CC_P"]
set_property src_info {type:XDC file:1 line:1093 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA17_CC_P"]
set_property src_info {type:XDC file:1 line:1095 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C24      [get_ports "FMC_HPC_LA17_CC_N"]
set_property src_info {type:XDC file:1 line:1096 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA17_CC_N"]
set_property src_info {type:XDC file:1 line:1098 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A23      [get_ports "7N6189"]
set_property src_info {type:XDC file:1 line:1099 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "7N6189"]
set_property src_info {type:XDC file:1 line:1102 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E25      [get_ports "FMC_HPC_CLK1_M2C_P"]
set_property src_info {type:XDC file:1 line:1103 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_CLK1_M2C_P"]
set_property src_info {type:XDC file:1 line:1104 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM   TRUE     [get_ports "FMC_HPC_CLK1_M2C_P"]
set_property src_info {type:XDC file:1 line:1107 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D25      [get_ports "FMC_HPC_CLK1_M2C_N"]
set_property src_info {type:XDC file:1 line:1108 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_CLK1_M2C_N"]
set_property src_info {type:XDC file:1 line:1109 export:INPUT save:INPUT read:READ} [current_design]
set_property DIFF_TERM   TRUE     [get_ports "FMC_HPC_CLK1_M2C_N"]
set_property src_info {type:XDC file:1 line:1112 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B24      [get_ports "FMC_HPC_LA20_P"]
set_property src_info {type:XDC file:1 line:1113 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA20_P"]
set_property src_info {type:XDC file:1 line:1115 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A24      [get_ports "FMC_HPC_LA20_N"]
set_property src_info {type:XDC file:1 line:1116 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA20_N"]
set_property src_info {type:XDC file:1 line:1118 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C26      [get_ports "FMC_HPC_LA30_P"]
set_property src_info {type:XDC file:1 line:1119 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA30_P"]
set_property src_info {type:XDC file:1 line:1121 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B26      [get_ports "FMC_HPC_LA30_N"]
set_property src_info {type:XDC file:1 line:1122 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA30_N"]
set_property src_info {type:XDC file:1 line:1124 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B25      [get_ports "FMC_HPC_LA31_P"]
set_property src_info {type:XDC file:1 line:1125 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA31_P"]
set_property src_info {type:XDC file:1 line:1127 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A25      [get_ports "FMC_HPC_LA31_N"]
set_property src_info {type:XDC file:1 line:1128 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA31_N"]
set_property src_info {type:XDC file:1 line:1130 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E26      [get_ports "FMC_HPC_LA32_P"]
set_property src_info {type:XDC file:1 line:1131 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA32_P"]
set_property src_info {type:XDC file:1 line:1133 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D26      [get_ports "FMC_HPC_LA32_N"]
set_property src_info {type:XDC file:1 line:1134 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA32_N"]
set_property src_info {type:XDC file:1 line:1136 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A27      [get_ports "FMC_HPC_LA33_P"]
set_property src_info {type:XDC file:1 line:1137 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA33_P"]
set_property src_info {type:XDC file:1 line:1139 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A28      [get_ports "FMC_HPC_LA33_N"]
set_property src_info {type:XDC file:1 line:1140 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_LA33_N"]
set_property src_info {type:XDC file:1 line:1142 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D28      [get_ports "SFP1_TX_DISABLE"]
set_property src_info {type:XDC file:1 line:1143 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SFP1_TX_DISABLE"]
set_property src_info {type:XDC file:1 line:1145 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C28      [get_ports "7N6001"]
set_property src_info {type:XDC file:1 line:1146 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N6001"]
set_property src_info {type:XDC file:1 line:1148 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B29      [get_ports "7N5998"]
set_property src_info {type:XDC file:1 line:1149 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N5998"]
set_property src_info {type:XDC file:1 line:1151 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A29      [get_ports "7N5995"]
set_property src_info {type:XDC file:1 line:1152 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N5995"]
set_property src_info {type:XDC file:1 line:1154 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E28      [get_ports "7N5071"]
set_property src_info {type:XDC file:1 line:1155 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N5071"]
set_property src_info {type:XDC file:1 line:1157 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D29      [get_ports "7N5069"]
set_property src_info {type:XDC file:1 line:1158 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N5069"]
set_property src_info {type:XDC file:1 line:1160 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C27      [get_ports "7N5067"]
set_property src_info {type:XDC file:1 line:1161 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N5067"]
set_property src_info {type:XDC file:1 line:1163 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B27      [get_ports "7N5080"]
set_property src_info {type:XDC file:1 line:1164 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N5080"]
set_property src_info {type:XDC file:1 line:1166 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C29      [get_ports "VRP_67"]
set_property src_info {type:XDC file:1 line:1167 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_67"]
set_property src_info {type:XDC file:1 line:1169 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F27      [get_ports "7N5078"]
set_property src_info {type:XDC file:1 line:1170 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N5078"]
set_property src_info {type:XDC file:1 line:1172 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E27      [get_ports "7N5085"]
set_property src_info {type:XDC file:1 line:1173 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "7N5085"]
set_property src_info {type:XDC file:1 line:1178 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L19      [get_ports "FMC_HPC_HA07_P"]
set_property src_info {type:XDC file:1 line:1179 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA07_P"]
set_property src_info {type:XDC file:1 line:1181 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L18      [get_ports "FMC_HPC_HA07_N"]
set_property src_info {type:XDC file:1 line:1182 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA07_N"]
set_property src_info {type:XDC file:1 line:1184 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L17      [get_ports "45N2871"]
set_property src_info {type:XDC file:1 line:1185 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCOMSxx [get_ports "45N2871"]
set_property src_info {type:XDC file:1 line:1187 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K16      [get_ports "FMC_HPC_HA12_P"]
set_property src_info {type:XDC file:1 line:1188 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA12_P"]
set_property src_info {type:XDC file:1 line:1190 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J16      [get_ports "FMC_HPC_HA12_N"]
set_property src_info {type:XDC file:1 line:1191 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA12_N"]
set_property src_info {type:XDC file:1 line:1193 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J19      [get_ports "FMC_HPC_HA11_P"]
set_property src_info {type:XDC file:1 line:1194 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA11_P"]
set_property src_info {type:XDC file:1 line:1196 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J18      [get_ports "FMC_HPC_HA11_N"]
set_property src_info {type:XDC file:1 line:1197 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA11_N"]
set_property src_info {type:XDC file:1 line:1199 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L15      [get_ports "FMC_HPC_HA06_P"]
set_property src_info {type:XDC file:1 line:1200 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA06_P"]
set_property src_info {type:XDC file:1 line:1202 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K15      [get_ports "FMC_HPC_HA06_N"]
set_property src_info {type:XDC file:1 line:1203 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA06_N"]
set_property src_info {type:XDC file:1 line:1205 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K18      [get_ports "FMC_HPC_HA08_P"]
set_property src_info {type:XDC file:1 line:1206 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA08_P"]
set_property src_info {type:XDC file:1 line:1208 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K17      [get_ports "FMC_HPC_HA08_N"]
set_property src_info {type:XDC file:1 line:1209 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA08_N"]
set_property src_info {type:XDC file:1 line:1211 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J15      [get_ports "FMC_HPC_HA05_P"]
set_property src_info {type:XDC file:1 line:1212 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA05_P"]
set_property src_info {type:XDC file:1 line:1214 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J14      [get_ports "FMC_HPC_HA05_N"]
set_property src_info {type:XDC file:1 line:1215 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA05_N"]
set_property src_info {type:XDC file:1 line:1217 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H19      [get_ports "FMC_HPC_HA02_P"]
set_property src_info {type:XDC file:1 line:1218 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA02_P"]
set_property src_info {type:XDC file:1 line:1220 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H18      [get_ports "FMC_HPC_HA02_N"]
set_property src_info {type:XDC file:1 line:1221 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA02_N"]
set_property src_info {type:XDC file:1 line:1223 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H17      [get_ports "FMC_HPC_HA10_P"]
set_property src_info {type:XDC file:1 line:1224 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA10_P"]
set_property src_info {type:XDC file:1 line:1226 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H16      [get_ports "FMC_HPC_HA10_N"]
set_property src_info {type:XDC file:1 line:1227 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA10_N"]
set_property src_info {type:XDC file:1 line:1229 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G19      [get_ports "FMC_HPC_HA04_P"]
set_property src_info {type:XDC file:1 line:1230 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA04_P"]
set_property src_info {type:XDC file:1 line:1232 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F19      [get_ports "FMC_HPC_HA04_N"]
set_property src_info {type:XDC file:1 line:1233 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA04_N"]
set_property src_info {type:XDC file:1 line:1235 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G15      [get_ports "FMC_HPC_HA03_P"]
set_property src_info {type:XDC file:1 line:1236 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA03_P"]
set_property src_info {type:XDC file:1 line:1238 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G14      [get_ports "FMC_HPC_HA03_N"]
set_property src_info {type:XDC file:1 line:1239 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA03_N"]
set_property src_info {type:XDC file:1 line:1241 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F18      [get_ports "FMC_HPC_HA09_P"]
set_property src_info {type:XDC file:1 line:1242 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA09_P"]
set_property src_info {type:XDC file:1 line:1244 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F17      [get_ports "FMC_HPC_HA09_N"]
set_property src_info {type:XDC file:1 line:1245 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA09_N"]
set_property src_info {type:XDC file:1 line:1247 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H14      [get_ports "45N3754"]
set_property src_info {type:XDC file:1 line:1248 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "45N3754"]
set_property src_info {type:XDC file:1 line:1250 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G17      [get_ports "FMC_HPC_HA00_CC_P"]
set_property src_info {type:XDC file:1 line:1251 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA00_CC_P"]
set_property src_info {type:XDC file:1 line:1253 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G16      [get_ports "FMC_HPC_HA00_CC_N"]
set_property src_info {type:XDC file:1 line:1254 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA00_CC_N"]
set_property src_info {type:XDC file:1 line:1256 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E18      [get_ports "FMC_HPC_HA17_CC_P"]
set_property src_info {type:XDC file:1 line:1257 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA17_CC_P"]
set_property src_info {type:XDC file:1 line:1259 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E17      [get_ports "FMC_HPC_HA17_CC_N"]
set_property src_info {type:XDC file:1 line:1260 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA17_CC_N"]
set_property src_info {type:XDC file:1 line:1262 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C16      [get_ports "45N3751"]
set_property src_info {type:XDC file:1 line:1263 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "45N3751"]
set_property src_info {type:XDC file:1 line:1265 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E16      [get_ports "FMC_HPC_HA01_CC_P"]
set_property src_info {type:XDC file:1 line:1266 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA01_CC_P"]
set_property src_info {type:XDC file:1 line:1268 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D16      [get_ports "FMC_HPC_HA01_CC_N"]
set_property src_info {type:XDC file:1 line:1269 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA01_CC_N"]
set_property src_info {type:XDC file:1 line:1271 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D19      [get_ports "FMC_HPC_HA19_P"]
set_property src_info {type:XDC file:1 line:1272 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA19_P"]
set_property src_info {type:XDC file:1 line:1274 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D18      [get_ports "FMC_HPC_HA19_N"]
set_property src_info {type:XDC file:1 line:1275 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA19_N"]
set_property src_info {type:XDC file:1 line:1277 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F15      [get_ports "FMC_HPC_HA14_P"]
set_property src_info {type:XDC file:1 line:1278 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA14_P"]
set_property src_info {type:XDC file:1 line:1280 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F14      [get_ports "FMC_HPC_HA14_N"]
set_property src_info {type:XDC file:1 line:1281 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA14_N"]
set_property src_info {type:XDC file:1 line:1283 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN E15      [get_ports "FMC_HPC_HA21_P"]
set_property src_info {type:XDC file:1 line:1284 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA21_P"]
set_property src_info {type:XDC file:1 line:1286 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D15      [get_ports "FMC_HPC_HA21_N"]
set_property src_info {type:XDC file:1 line:1287 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA21_N"]
set_property src_info {type:XDC file:1 line:1289 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN D14      [get_ports "FMC_HPC_HA15_P"]
set_property src_info {type:XDC file:1 line:1290 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA15_P"]
set_property src_info {type:XDC file:1 line:1292 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C14      [get_ports "FMC_HPC_HA15_N"]
set_property src_info {type:XDC file:1 line:1293 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA15_N"]
set_property src_info {type:XDC file:1 line:1295 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C18      [get_ports "FMC_HPC_HA22_P"]
set_property src_info {type:XDC file:1 line:1296 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA22_P"]
set_property src_info {type:XDC file:1 line:1298 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C17      [get_ports "FMC_HPC_HA22_N"]
set_property src_info {type:XDC file:1 line:1299 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA22_N"]
set_property src_info {type:XDC file:1 line:1301 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B17      [get_ports "FMC_HPC_HA18_P"]
set_property src_info {type:XDC file:1 line:1302 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA18_P"]
set_property src_info {type:XDC file:1 line:1304 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B16      [get_ports "FMC_HPC_HA18_N"]
set_property src_info {type:XDC file:1 line:1305 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA18_N"]
set_property src_info {type:XDC file:1 line:1307 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN C19      [get_ports "FMC_HPC_HA20_P"]
set_property src_info {type:XDC file:1 line:1308 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA20_P"]
set_property src_info {type:XDC file:1 line:1310 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B19      [get_ports "FMC_HPC_HA20_N"]
set_property src_info {type:XDC file:1 line:1311 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA20_N"]
set_property src_info {type:XDC file:1 line:1313 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B15      [get_ports "FMC_HPC_HA23_P"]
set_property src_info {type:XDC file:1 line:1314 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA23_P"]
set_property src_info {type:XDC file:1 line:1316 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A15      [get_ports "FMC_HPC_HA23_N"]
set_property src_info {type:XDC file:1 line:1317 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA23_N"]
set_property src_info {type:XDC file:1 line:1319 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A19      [get_ports "FMC_HPC_HA16_P"]
set_property src_info {type:XDC file:1 line:1320 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA16_P"]
set_property src_info {type:XDC file:1 line:1322 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A18      [get_ports "FMC_HPC_HA16_N"]
set_property src_info {type:XDC file:1 line:1323 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA16_N"]
set_property src_info {type:XDC file:1 line:1325 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17      [get_ports "VRP_68"]
set_property src_info {type:XDC file:1 line:1326 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_68"]
set_property src_info {type:XDC file:1 line:1328 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN B14      [get_ports "FMC_HPC_HA13_P"]
set_property src_info {type:XDC file:1 line:1329 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA13_P"]
set_property src_info {type:XDC file:1 line:1331 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A14      [get_ports "FMC_HPC_HA13_N"]
set_property src_info {type:XDC file:1 line:1332 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS     [get_ports "FMC_HPC_HA13_N"]
set_property src_info {type:XDC file:1 line:1337 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK8      [get_ports "HDMI_R_D17"]
set_property src_info {type:XDC file:1 line:1338 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D17"]
set_property src_info {type:XDC file:1 line:1340 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL8      [get_ports "SFP0_TX_DISABLE"]
set_property src_info {type:XDC file:1 line:1341 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SFP0_TX_DISABLE"]
set_property src_info {type:XDC file:1 line:1343 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM9      [get_ports "SFP1_LOS_LS"]
set_property src_info {type:XDC file:1 line:1344 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SFP1_LOS_LS"]
set_property src_info {type:XDC file:1 line:1346 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ9      [get_ports "SM_FAN_PWM"]
set_property src_info {type:XDC file:1 line:1347 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SM_FAN_PWM"]
set_property src_info {type:XDC file:1 line:1349 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ8      [get_ports "SM_FAN_TACH"]
set_property src_info {type:XDC file:1 line:1350 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SM_FAN_TACH"]
set_property src_info {type:XDC file:1 line:1352 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN8      [get_ports "CPU_RESET"]
set_property src_info {type:XDC file:1 line:1353 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "CPU_RESET"]
set_property src_info {type:XDC file:1 line:1355 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP8 [get_ports {led[0]}]
set_property src_info {type:XDC file:1 line:1358 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK10     [get_ports "PMBUS_ALERT_FPGA"]
set_property src_info {type:XDC file:1 line:1359 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PMBUS_ALERT_FPGA"]
set_property src_info {type:XDC file:1 line:1361 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL9      [get_ports "MAXIM_CABLE_B_FPGA"]
set_property src_info {type:XDC file:1 line:1362 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "MAXIM_CABLE_B_FPGA"]
set_property src_info {type:XDC file:1 line:1364 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN9      [get_ports "SDIO_DATA1_FPGA"]
set_property src_info {type:XDC file:1 line:1365 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SDIO_DATA1_FPGA"]
set_property src_info {type:XDC file:1 line:1367 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP9      [get_ports "SDIO_DATA0_FPGA"]
set_property src_info {type:XDC file:1 line:1368 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SDIO_DATA0_FPGA"]
set_property src_info {type:XDC file:1 line:1370 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL10     [get_ports "SDIO_CLK_FPGA"]
set_property src_info {type:XDC file:1 line:1371 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SDIO_CLK_FPGA"]
set_property src_info {type:XDC file:1 line:1373 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM10     [get_ports "SDIO_CD_FPGA"]
set_property src_info {type:XDC file:1 line:1374 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SDIO_CD_FPGA"]
set_property src_info {type:XDC file:1 line:1376 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH9      [get_ports "SDIO_DATA2_FPGA"]
set_property src_info {type:XDC file:1 line:1377 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SDIO_DATA2_FPGA"]
set_property src_info {type:XDC file:1 line:1379 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH8      [get_ports "SDIO_DATA3_FPGA"]
set_property src_info {type:XDC file:1 line:1380 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SDIO_DATA3_FPGA"]
set_property src_info {type:XDC file:1 line:1382 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD9      [get_ports "SDIO_CMD_FPGA"]
set_property src_info {type:XDC file:1 line:1383 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SDIO_CMD_FPGA"]
set_property src_info {type:XDC file:1 line:1385 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD8      [get_ports "6N6184"]
set_property src_info {type:XDC file:1 line:1386 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "6N6184"]
set_property src_info {type:XDC file:1 line:1388 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD10     [get_ports "GPIO_SW_N"]
set_property src_info {type:XDC file:1 line:1389 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_N"]
set_property src_info {type:XDC file:1 line:1391 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE10     [get_ports "GPIO_SW_C"]
set_property src_info {type:XDC file:1 line:1392 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_C"]
set_property src_info {type:XDC file:1 line:1394 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE8      [get_ports "GPIO_SW_E"]
set_property src_info {type:XDC file:1 line:1395 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_E"]
set_property src_info {type:XDC file:1 line:1397 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF8      [get_ports "GPIO_SW_S"]
set_property src_info {type:XDC file:1 line:1398 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_S"]
set_property src_info {type:XDC file:1 line:1400 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF9      [get_ports "GPIO_SW_W"]
set_property src_info {type:XDC file:1 line:1401 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "GPIO_SW_W"]
set_property src_info {type:XDC file:1 line:1403 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG9      [get_ports "SYSCTLR_GPIO_6"]
set_property src_info {type:XDC file:1 line:1404 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSCTLR_GPIO_6"]
set_property src_info {type:XDC file:1 line:1406 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ10     [get_ports "SYSCTLR_GPIO_5"]
set_property src_info {type:XDC file:1 line:1407 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSCTLR_GPIO_5"]
set_property src_info {type:XDC file:1 line:1409 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF10     [get_ports "SYSCTLR_GPIO_7"]
set_property src_info {type:XDC file:1 line:1410 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSCTLR_GPIO_7"]
set_property src_info {type:XDC file:1 line:1412 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG10     [get_ports "HDMI_R_D16"]
set_property src_info {type:XDC file:1 line:1413 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D16"]
set_property src_info {type:XDC file:1 line:1418 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K20      [get_ports "FPGA_EMCCLK"]
set_property src_info {type:XDC file:1 line:1419 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FPGA_EMCCLK"]
set_property src_info {type:XDC file:1 line:1421 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K21      [get_ports "SFP0_LOS_LS"]
set_property src_info {type:XDC file:1 line:1422 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SFP0_LOS_LS"]
set_property src_info {type:XDC file:1 line:1424 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K22      [get_ports "PCIE_PERST_LS"]
set_property src_info {type:XDC file:1 line:1425 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PCIE_PERST_LS"]
set_property src_info {type:XDC file:1 line:1427 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N21      [get_ports "SYSMON_SCL_LS"]
set_property src_info {type:XDC file:1 line:1428 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_SCL_LS"]
set_property src_info {type:XDC file:1 line:1430 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M21      [get_ports "SYSMON_SDA_LS"]
set_property src_info {type:XDC file:1 line:1431 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_SDA_LS"]
set_property src_info {type:XDC file:1 line:1433 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M20      [get_ports "QSPI1_IO0"]
set_property src_info {type:XDC file:1 line:1434 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "QSPI1_IO0"]
set_property src_info {type:XDC file:1 line:1436 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L20      [get_ports "QSPI1_IO1"]
set_property src_info {type:XDC file:1 line:1437 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "QSPI1_IO1"]
set_property src_info {type:XDC file:1 line:1439 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R21      [get_ports "QSPI1_IO2"]
set_property src_info {type:XDC file:1 line:1440 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "QSPI1_IO2"]
set_property src_info {type:XDC file:1 line:1442 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R22      [get_ports "QSPI1_IO3"]
set_property src_info {type:XDC file:1 line:1443 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "QSPI1_IO3"]
set_property src_info {type:XDC file:1 line:1445 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P20 [get_ports {led[2]}]
set_property src_info {type:XDC file:1 line:1448 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P21 [get_ports {led[3]}]
set_property src_info {type:XDC file:1 line:1451 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N22 [get_ports {led[4]}]
set_property src_info {type:XDC file:1 line:1454 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M22 [get_ports {led[5]}]
set_property src_info {type:XDC file:1 line:1457 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R23 [get_ports {led[6]}]
set_property src_info {type:XDC file:1 line:1460 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P23 [get_ports {led[7]}]
set_property src_info {type:XDC file:1 line:1463 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R25      [get_ports "6N6187"]
set_property src_info {type:XDC file:1 line:1464 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "6N6187"]
set_property src_info {type:XDC file:1 line:1466 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R26      [get_ports "6N6190"]
set_property src_info {type:XDC file:1 line:1467 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "6N6190"]
set_property src_info {type:XDC file:1 line:1469 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T24      [get_ports "6N6193"]
set_property src_info {type:XDC file:1 line:1470 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "6N6193"]
set_property src_info {type:XDC file:1 line:1472 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T25      [get_ports "6N6196"]
set_property src_info {type:XDC file:1 line:1473 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOSxx [get_ports "6N6196"]
set_property src_info {type:XDC file:1 line:1475 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T27      [get_ports "SYSMON_MUX_ADDR0_LS"]
set_property src_info {type:XDC file:1 line:1476 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_MUX_ADDR0_LS"]
set_property src_info {type:XDC file:1 line:1478 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN R27      [get_ports "SYSMON_MUX_ADDR1_LS"]
set_property src_info {type:XDC file:1 line:1479 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_MUX_ADDR1_LS"]
set_property src_info {type:XDC file:1 line:1481 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P24            [get_ports "SGMII_RX_P"]
set_property src_info {type:XDC file:1 line:1482 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_HSTL_I_18 [get_ports "SGMII_RX_P"]
set_property src_info {type:XDC file:1 line:1485 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P25            [get_ports "SGMII_RX_N"]
set_property src_info {type:XDC file:1 line:1486 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_HSTL_I_18 [get_ports "SGMII_RX_N"]
set_property src_info {type:XDC file:1 line:1489 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N27      [get_ports "SYSMON_MUX_ADDR2_LS"]
set_property src_info {type:XDC file:1 line:1490 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SYSMON_MUX_ADDR2_LS"]
set_property src_info {type:XDC file:1 line:1493 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P26      [get_ports "SGMIICLK_P"]
set_property src_info {type:XDC file:1 line:1494 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS_25  [get_ports "SGMIICLK_P"]
set_property src_info {type:XDC file:1 line:1497 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N26      [get_ports "SGMIICLK_N"]
set_property src_info {type:XDC file:1 line:1498 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS_25  [get_ports "SGMIICLK_N"]
set_property src_info {type:XDC file:1 line:1503 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG11           [get_ports "REC_CLOCK_C_P"]
set_property src_info {type:XDC file:1 line:1504 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_HSTL_I_18 [get_ports "REC_CLOCK_C_P"]
set_property src_info {type:XDC file:1 line:1506 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH11           [get_ports "REC_CLOCK_C_N"]
set_property src_info {type:XDC file:1 line:1507 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_HSTL_I_18 [get_ports "REC_CLOCK_C_N"]
set_property src_info {type:XDC file:1 line:1509 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ11     [get_ports "HDMI_R_D15"]
set_property src_info {type:XDC file:1 line:1510 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D15"]
set_property src_info {type:XDC file:1 line:1512 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG12     [get_ports "HDMI_R_D14"]
set_property src_info {type:XDC file:1 line:1513 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D14"]
set_property src_info {type:XDC file:1 line:1515 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH12     [get_ports "HDMI_R_D13"]
set_property src_info {type:XDC file:1 line:1516 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D13"]
set_property src_info {type:XDC file:1 line:1518 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD11     [get_ports "HDMI_R_D12"]
set_property src_info {type:XDC file:1 line:1519 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D12"]
set_property src_info {type:XDC file:1 line:1521 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE11     [get_ports "HDMI_R_DE"]
set_property src_info {type:XDC file:1 line:1522 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_DE"]
set_property src_info {type:XDC file:1 line:1524 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE12     [get_ports "HDMI_R_SPDIF"]
set_property src_info {type:XDC file:1 line:1525 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_SPDIF"]
set_property src_info {type:XDC file:1 line:1527 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF12     [get_ports "HDMI_SPDIF_OUT_LS"]
set_property src_info {type:XDC file:1 line:1528 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_SPDIF_OUT_LS"]
set_property src_info {type:XDC file:1 line:1530 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AH13     [get_ports "HDMI_R_VSYNC"]
set_property src_info {type:XDC file:1 line:1531 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_VSYNC"]
set_property src_info {type:XDC file:1 line:1533 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AJ13     [get_ports "HDMI_INT"]
set_property src_info {type:XDC file:1 line:1534 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_INT"]
set_property src_info {type:XDC file:1 line:1536 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AE13     [get_ports "HDMI_R_HSYNC"]
set_property src_info {type:XDC file:1 line:1537 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_HSYNC"]
set_property src_info {type:XDC file:1 line:1539 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF13     [get_ports "HDMI_R_CLK"]
set_property src_info {type:XDC file:1 line:1540 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_CLK"]
set_property src_info {type:XDC file:1 line:1542 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK13     [get_ports "HDMI_R_D11"]
set_property src_info {type:XDC file:1 line:1543 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D11"]
set_property src_info {type:XDC file:1 line:1545 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL13     [get_ports "HDMI_R_D10"]
set_property src_info {type:XDC file:1 line:1546 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D10"]
set_property src_info {type:XDC file:1 line:1548 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK12     [get_ports "HDMI_R_D9"]
set_property src_info {type:XDC file:1 line:1549 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D9"]
set_property src_info {type:XDC file:1 line:1551 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AL12     [get_ports "HDMI_R_D8"]
set_property src_info {type:XDC file:1 line:1552 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D8"]
set_property src_info {type:XDC file:1 line:1554 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM12     [get_ports "HDMI_R_D7"]
set_property src_info {type:XDC file:1 line:1555 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D7"]
set_property src_info {type:XDC file:1 line:1557 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN12     [get_ports "HDMI_R_D6"]
set_property src_info {type:XDC file:1 line:1558 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D6"]
set_property src_info {type:XDC file:1 line:1560 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AM11     [get_ports "HDMI_R_D5"]
set_property src_info {type:XDC file:1 line:1561 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D5"]
set_property src_info {type:XDC file:1 line:1563 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN11     [get_ports "HDMI_R_D4"]
set_property src_info {type:XDC file:1 line:1564 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D4"]
set_property src_info {type:XDC file:1 line:1566 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AN13     [get_ports "HDMI_R_D3"]
set_property src_info {type:XDC file:1 line:1567 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D3"]
set_property src_info {type:XDC file:1 line:1569 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP13     [get_ports "HDMI_R_D2"]
set_property src_info {type:XDC file:1 line:1570 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D2"]
set_property src_info {type:XDC file:1 line:1572 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK11     [get_ports "HDMI_R_D0"]
set_property src_info {type:XDC file:1 line:1573 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D0"]
set_property src_info {type:XDC file:1 line:1575 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP11     [get_ports "HDMI_R_D1"]
set_property src_info {type:XDC file:1 line:1576 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "HDMI_R_D1"]
set_property src_info {type:XDC file:1 line:1578 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP10     [get_ports "IIC_MUX_RESET_B_LS"]
set_property src_info {type:XDC file:1 line:1579 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "IIC_MUX_RESET_B_LS"]
set_property src_info {type:XDC file:1 line:1581 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N24            [get_ports "SGMII_TX_P"]
set_property src_info {type:XDC file:1 line:1582 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_HSTL_I_18 [get_ports "SGMII_TX_P"]
set_property src_info {type:XDC file:1 line:1585 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M24            [get_ports "SGMII_TX_N"]
set_property src_info {type:XDC file:1 line:1586 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  DIFF_HSTL_I_18 [get_ports "SGMII_TX_N"]
set_property src_info {type:XDC file:1 line:1588 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN N23      [get_ports "PCIE_WAKE_B_LS"]
set_property src_info {type:XDC file:1 line:1589 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PCIE_WAKE_B_LS"]
set_property src_info {type:XDC file:1 line:1592 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M25      [get_ports "USER_SI570_CLOCK_P"]
set_property src_info {type:XDC file:1 line:1593 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS_25  [get_ports "USER_SI570_CLOCK_P"]
set_property src_info {type:XDC file:1 line:1596 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M26      [get_ports "USER_SI570_CLOCK_N"]
set_property src_info {type:XDC file:1 line:1597 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVDS_25  [get_ports "USER_SI570_CLOCK_N"]
set_property src_info {type:XDC file:1 line:1600 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L22      [get_ports "SI5328_INT_ALM_LS"]
set_property src_info {type:XDC file:1 line:1601 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SI5328_INT_ALM_LS"]
set_property src_info {type:XDC file:1 line:1603 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K23      [get_ports "SI5328_RST_LS"]
set_property src_info {type:XDC file:1 line:1604 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "SI5328_RST_LS"]
set_property src_info {type:XDC file:1 line:1606 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L25      [get_ports "PHY_MDC_LS"]
set_property src_info {type:XDC file:1 line:1607 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PHY_MDC_LS"]
set_property src_info {type:XDC file:1 line:1609 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K25      [get_ports "PHY_INT_LS"]
set_property src_info {type:XDC file:1 line:1610 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PHY_INT_LS"]
set_property src_info {type:XDC file:1 line:1612 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L23      [get_ports "USB_UART_CTS"]
set_property src_info {type:XDC file:1 line:1613 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "USB_UART_CTS"]
set_property src_info {type:XDC file:1 line:1615 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L24      [get_ports "FMC_VADJ_ON_LS"]
set_property src_info {type:XDC file:1 line:1616 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMC_VADJ_ON_LS"]
set_property src_info {type:XDC file:1 line:1618 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M27      [get_ports "VADJ_1V8_PGOOD_LS"]
set_property src_info {type:XDC file:1 line:1619 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "VADJ_1V8_PGOOD_LS"]
set_property src_info {type:XDC file:1 line:1621 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN L27      [get_ports "FMC_HPC_PG_M2C_LS"]
set_property src_info {type:XDC file:1 line:1622 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMC_HPC_PG_M2C_LS"]
set_property src_info {type:XDC file:1 line:1624 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J23      [get_ports "PHY_RESET_LS"]
set_property src_info {type:XDC file:1 line:1625 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PHY_RESET_LS"]
set_property src_info {type:XDC file:1 line:1627 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H24      [get_ports "FMC_HPC_PRSNT_M2C_B_LS"]
set_property src_info {type:XDC file:1 line:1628 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMC_HPC_PRSNT_M2C_B_LS"]
set_property src_info {type:XDC file:1 line:1630 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J26      [get_ports "FMC_LPC_PRSNT_M2C_B_LS"]
set_property src_info {type:XDC file:1 line:1631 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "FMC_LPC_PRSNT_M2C_B_LS"]
set_property src_info {type:XDC file:1 line:1633 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H26      [get_ports "PHY_MDIO_LS"]
set_property src_info {type:XDC file:1 line:1634 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "PHY_MDIO_LS"]
set_property src_info {type:XDC file:1 line:1636 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J24      [get_ports "IIC_MAIN_SCL_LS"]
set_property src_info {type:XDC file:1 line:1637 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "IIC_MAIN_SCL_LS"]
set_property src_info {type:XDC file:1 line:1639 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN J25      [get_ports "IIC_MAIN_SDA_LS"]
set_property src_info {type:XDC file:1 line:1640 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "IIC_MAIN_SDA_LS"]
set_property src_info {type:XDC file:1 line:1642 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K26 [get_ports USB_UART_RX]
set_property src_info {type:XDC file:1 line:1645 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K27      [get_ports "USB_UART_RTS"]
set_property src_info {type:XDC file:1 line:1646 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "USB_UART_RTS"]
set_property src_info {type:XDC file:1 line:1648 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G25 [get_ports USB_UART_TX]
set_property src_info {type:XDC file:1 line:1651 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G26      [get_ports "QSPI1_CS_B"]
set_property src_info {type:XDC file:1 line:1652 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "QSPI1_CS_B"]
set_property src_info {type:XDC file:1 line:1654 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H23 [get_ports {led[1]}]
set_property src_info {type:XDC file:1 line:1657 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H27      [get_ports "USER_SMA_GPIO_P"]
set_property src_info {type:XDC file:1 line:1658 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_SMA_GPIO_P"]
set_property src_info {type:XDC file:1 line:1660 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN G27      [get_ports "USER_SMA_GPIO_N"]
set_property src_info {type:XDC file:1 line:1661 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_SMA_GPIO_N"]
set_property src_info {type:XDC file:1 line:1670 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD6      [get_ports "9N3799"]
set_property src_info {type:XDC file:1 line:1672 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD5      [get_ports "9N3812"]
set_property src_info {type:XDC file:1 line:1684 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF6      [get_ports "9N4227"]
set_property src_info {type:XDC file:1 line:1686 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AF5      [get_ports "9N4225"]
set_property src_info {type:XDC file:1 line:1698 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y6       [get_ports "9N2894"]
set_property src_info {type:XDC file:1 line:1700 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y5       [get_ports "9N2891"]
set_property src_info {type:XDC file:1 line:1708 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AP5      [get_ports "9N2099"]
set_property src_info {type:XDC file:1 line:1717 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB6      [get_ports "PCIE_CLK_QO_P"]
set_property src_info {type:XDC file:1 line:1719 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AB5      [get_ports "PCIE_CLK_QO_N"]
set_property src_info {type:XDC file:1 line:1731 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T6       [get_ports "FMC_LPC_GBTCLK0_M2C_C_P"]
set_property src_info {type:XDC file:1 line:1733 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T5       [get_ports "FMC_LPC_GBTCLK0_M2C_C_N"]
set_property src_info {type:XDC file:1 line:1745 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V6       [get_ports "SMA_MGT_REFCLK_C_P"]
set_property src_info {type:XDC file:1 line:1747 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN V5       [get_ports "SMA_MGT_REFCLK_C_N"]
set_property src_info {type:XDC file:1 line:1758 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M6       [get_ports "SI5328_OUT_C_P"]
set_property src_info {type:XDC file:1 line:1760 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M5       [get_ports "SI5328_OUT_C_N"]
set_property src_info {type:XDC file:1 line:1771 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P6       [get_ports "MGT_SI570_CLOCK_C_P"]
set_property src_info {type:XDC file:1 line:1773 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P5       [get_ports "MGT_SI570_CLOCK_C_N"]
set_property src_info {type:XDC file:1 line:1784 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H6       [get_ports "FMC_HPC_GBTCLK1_M2C_C_P"]
set_property src_info {type:XDC file:1 line:1786 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H5       [get_ports "FMC_HPC_GBTCLK1_M2C_C_N"]
set_property src_info {type:XDC file:1 line:1798 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K6       [get_ports "FMC_HPC_GBTCLK0_M2C_C_P"]
set_property src_info {type:XDC file:1 line:1800 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K5       [get_ports "FMC_HPC_GBTCLK0_M2C_C_N"]
set_property src_info {type:XDC file:1 line:1808 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/funct[0]} {arch_1st_i/multicycle_cpu_0/inst/funct[1]} {arch_1st_i/multicycle_cpu_0/inst/funct[2]} {arch_1st_i/multicycle_cpu_0/inst/funct[3]} {arch_1st_i/multicycle_cpu_0/inst/funct[4]} {arch_1st_i/multicycle_cpu_0/inst/funct[5]}]]
set_property src_info {type:XDC file:1 line:1809 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe0 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/pc_wire[0]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[1]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[2]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[3]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[4]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[5]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[6]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[7]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[8]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[9]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[10]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[11]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[12]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[13]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[14]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[15]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[16]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[17]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[18]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[19]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[20]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[21]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[22]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[23]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[24]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[25]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[26]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[27]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[28]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[29]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[30]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[31]}]]
set_property src_info {type:XDC file:1 line:1810 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe1 [get_nets [list arch_1st_i/multicycle_cpu_0/inst/rxd]]
set_property src_info {type:XDC file:1 line:1811 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe2 [get_nets [list arch_1st_i/multicycle_cpu_0/inst/txd]]
set_property src_info {type:XDC file:1 line:1814 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/state[0]} {arch_1st_i/multicycle_cpu_0/inst/state[1]} {arch_1st_i/multicycle_cpu_0/inst/state[2]} {arch_1st_i/multicycle_cpu_0/inst/state[3]} {arch_1st_i/multicycle_cpu_0/inst/state[4]}]]
set_property src_info {type:XDC file:1 line:1821 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe10 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/led[0]} {arch_1st_i/multicycle_cpu_0/inst/led[1]} {arch_1st_i/multicycle_cpu_0/inst/led[2]} {arch_1st_i/multicycle_cpu_0/inst/led[3]} {arch_1st_i/multicycle_cpu_0/inst/led[4]} {arch_1st_i/multicycle_cpu_0/inst/led[5]} {arch_1st_i/multicycle_cpu_0/inst/led[6]} {arch_1st_i/multicycle_cpu_0/inst/led[7]}]]
set_property src_info {type:XDC file:1 line:1823 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/Indata[0]} {arch_1st_i/multicycle_cpu_0/inst/Indata[1]} {arch_1st_i/multicycle_cpu_0/inst/Indata[2]} {arch_1st_i/multicycle_cpu_0/inst/Indata[3]} {arch_1st_i/multicycle_cpu_0/inst/Indata[4]} {arch_1st_i/multicycle_cpu_0/inst/Indata[5]} {arch_1st_i/multicycle_cpu_0/inst/Indata[6]} {arch_1st_i/multicycle_cpu_0/inst/Indata[7]} {arch_1st_i/multicycle_cpu_0/inst/Indata[8]} {arch_1st_i/multicycle_cpu_0/inst/Indata[9]} {arch_1st_i/multicycle_cpu_0/inst/Indata[10]} {arch_1st_i/multicycle_cpu_0/inst/Indata[11]} {arch_1st_i/multicycle_cpu_0/inst/Indata[12]} {arch_1st_i/multicycle_cpu_0/inst/Indata[13]} {arch_1st_i/multicycle_cpu_0/inst/Indata[14]} {arch_1st_i/multicycle_cpu_0/inst/Indata[15]} {arch_1st_i/multicycle_cpu_0/inst/Indata[16]} {arch_1st_i/multicycle_cpu_0/inst/Indata[17]} {arch_1st_i/multicycle_cpu_0/inst/Indata[18]} {arch_1st_i/multicycle_cpu_0/inst/Indata[19]} {arch_1st_i/multicycle_cpu_0/inst/Indata[20]} {arch_1st_i/multicycle_cpu_0/inst/Indata[21]} {arch_1st_i/multicycle_cpu_0/inst/Indata[22]} {arch_1st_i/multicycle_cpu_0/inst/Indata[23]} {arch_1st_i/multicycle_cpu_0/inst/Indata[24]} {arch_1st_i/multicycle_cpu_0/inst/Indata[25]} {arch_1st_i/multicycle_cpu_0/inst/Indata[26]} {arch_1st_i/multicycle_cpu_0/inst/Indata[27]} {arch_1st_i/multicycle_cpu_0/inst/Indata[28]} {arch_1st_i/multicycle_cpu_0/inst/Indata[29]} {arch_1st_i/multicycle_cpu_0/inst/Indata[30]} {arch_1st_i/multicycle_cpu_0/inst/Indata[31]}]]
set_property src_info {type:XDC file:1 line:1824 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/SignImm[0]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[1]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[2]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[3]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[4]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[5]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[6]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[7]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[8]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[9]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[10]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[11]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[12]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[13]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[14]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[15]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[16]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[17]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[18]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[19]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[20]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[21]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[22]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[23]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[24]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[25]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[26]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[27]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[28]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[29]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[30]} {arch_1st_i/multicycle_cpu_0/inst/SignImm[31]}]]
set_property src_info {type:XDC file:1 line:1825 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe13 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[0]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[1]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[2]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[3]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[4]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[5]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[6]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[7]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[8]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[9]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[10]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[11]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[12]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[13]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[14]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[15]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[16]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[17]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[18]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[19]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[20]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[21]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[22]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[23]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[24]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[25]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[26]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[27]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[28]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[29]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[30]} {arch_1st_i/multicycle_cpu_0/inst/branch_or_lui[31]}]]
set_property src_info {type:XDC file:1 line:1826 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe17 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/op1[0]} {arch_1st_i/multicycle_cpu_0/inst/op1[1]} {arch_1st_i/multicycle_cpu_0/inst/op1[2]} {arch_1st_i/multicycle_cpu_0/inst/op1[3]} {arch_1st_i/multicycle_cpu_0/inst/op1[4]} {arch_1st_i/multicycle_cpu_0/inst/op1[5]}]]
set_property src_info {type:XDC file:1 line:1827 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe18 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/output1[0]} {arch_1st_i/multicycle_cpu_0/inst/output1[1]} {arch_1st_i/multicycle_cpu_0/inst/output1[2]} {arch_1st_i/multicycle_cpu_0/inst/output1[3]} {arch_1st_i/multicycle_cpu_0/inst/output1[4]} {arch_1st_i/multicycle_cpu_0/inst/output1[5]} {arch_1st_i/multicycle_cpu_0/inst/output1[6]} {arch_1st_i/multicycle_cpu_0/inst/output1[7]} {arch_1st_i/multicycle_cpu_0/inst/output1[8]} {arch_1st_i/multicycle_cpu_0/inst/output1[9]} {arch_1st_i/multicycle_cpu_0/inst/output1[10]} {arch_1st_i/multicycle_cpu_0/inst/output1[11]} {arch_1st_i/multicycle_cpu_0/inst/output1[12]} {arch_1st_i/multicycle_cpu_0/inst/output1[13]} {arch_1st_i/multicycle_cpu_0/inst/output1[14]} {arch_1st_i/multicycle_cpu_0/inst/output1[15]} {arch_1st_i/multicycle_cpu_0/inst/output1[16]} {arch_1st_i/multicycle_cpu_0/inst/output1[17]} {arch_1st_i/multicycle_cpu_0/inst/output1[18]} {arch_1st_i/multicycle_cpu_0/inst/output1[19]} {arch_1st_i/multicycle_cpu_0/inst/output1[20]} {arch_1st_i/multicycle_cpu_0/inst/output1[21]} {arch_1st_i/multicycle_cpu_0/inst/output1[22]} {arch_1st_i/multicycle_cpu_0/inst/output1[23]} {arch_1st_i/multicycle_cpu_0/inst/output1[24]} {arch_1st_i/multicycle_cpu_0/inst/output1[25]} {arch_1st_i/multicycle_cpu_0/inst/output1[26]} {arch_1st_i/multicycle_cpu_0/inst/output1[27]} {arch_1st_i/multicycle_cpu_0/inst/output1[28]} {arch_1st_i/multicycle_cpu_0/inst/output1[29]} {arch_1st_i/multicycle_cpu_0/inst/output1[30]} {arch_1st_i/multicycle_cpu_0/inst/output1[31]}]]
set_property src_info {type:XDC file:1 line:1828 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe22 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/inst[0]} {arch_1st_i/multicycle_cpu_0/inst/inst[1]} {arch_1st_i/multicycle_cpu_0/inst/inst[2]} {arch_1st_i/multicycle_cpu_0/inst/inst[3]} {arch_1st_i/multicycle_cpu_0/inst/inst[4]} {arch_1st_i/multicycle_cpu_0/inst/inst[5]} {arch_1st_i/multicycle_cpu_0/inst/inst[6]} {arch_1st_i/multicycle_cpu_0/inst/inst[7]} {arch_1st_i/multicycle_cpu_0/inst/inst[8]} {arch_1st_i/multicycle_cpu_0/inst/inst[9]} {arch_1st_i/multicycle_cpu_0/inst/inst[10]} {arch_1st_i/multicycle_cpu_0/inst/inst[11]} {arch_1st_i/multicycle_cpu_0/inst/inst[12]} {arch_1st_i/multicycle_cpu_0/inst/inst[13]} {arch_1st_i/multicycle_cpu_0/inst/inst[14]} {arch_1st_i/multicycle_cpu_0/inst/inst[15]} {arch_1st_i/multicycle_cpu_0/inst/inst[16]} {arch_1st_i/multicycle_cpu_0/inst/inst[17]} {arch_1st_i/multicycle_cpu_0/inst/inst[18]} {arch_1st_i/multicycle_cpu_0/inst/inst[19]} {arch_1st_i/multicycle_cpu_0/inst/inst[20]} {arch_1st_i/multicycle_cpu_0/inst/inst[21]} {arch_1st_i/multicycle_cpu_0/inst/inst[22]} {arch_1st_i/multicycle_cpu_0/inst/inst[23]} {arch_1st_i/multicycle_cpu_0/inst/inst[24]} {arch_1st_i/multicycle_cpu_0/inst/inst[25]} {arch_1st_i/multicycle_cpu_0/inst/inst[26]} {arch_1st_i/multicycle_cpu_0/inst/inst[27]} {arch_1st_i/multicycle_cpu_0/inst/inst[28]} {arch_1st_i/multicycle_cpu_0/inst/inst[29]} {arch_1st_i/multicycle_cpu_0/inst/inst[30]} {arch_1st_i/multicycle_cpu_0/inst/inst[31]}]]
set_property src_info {type:XDC file:1 line:1829 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe24 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/regdst[0]} {arch_1st_i/multicycle_cpu_0/inst/regdst[1]} {arch_1st_i/multicycle_cpu_0/inst/regdst[2]} {arch_1st_i/multicycle_cpu_0/inst/regdst[3]} {arch_1st_i/multicycle_cpu_0/inst/regdst[4]} {arch_1st_i/multicycle_cpu_0/inst/regdst[5]}]]
set_property src_info {type:XDC file:1 line:1830 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe26 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/adr[0]} {arch_1st_i/multicycle_cpu_0/inst/adr[1]} {arch_1st_i/multicycle_cpu_0/inst/adr[2]} {arch_1st_i/multicycle_cpu_0/inst/adr[3]} {arch_1st_i/multicycle_cpu_0/inst/adr[4]} {arch_1st_i/multicycle_cpu_0/inst/adr[5]} {arch_1st_i/multicycle_cpu_0/inst/adr[6]} {arch_1st_i/multicycle_cpu_0/inst/adr[7]} {arch_1st_i/multicycle_cpu_0/inst/adr[8]} {arch_1st_i/multicycle_cpu_0/inst/adr[9]} {arch_1st_i/multicycle_cpu_0/inst/adr[10]} {arch_1st_i/multicycle_cpu_0/inst/adr[11]} {arch_1st_i/multicycle_cpu_0/inst/adr[12]} {arch_1st_i/multicycle_cpu_0/inst/adr[13]} {arch_1st_i/multicycle_cpu_0/inst/adr[14]} {arch_1st_i/multicycle_cpu_0/inst/adr[15]} {arch_1st_i/multicycle_cpu_0/inst/adr[16]} {arch_1st_i/multicycle_cpu_0/inst/adr[17]} {arch_1st_i/multicycle_cpu_0/inst/adr[18]} {arch_1st_i/multicycle_cpu_0/inst/adr[19]} {arch_1st_i/multicycle_cpu_0/inst/adr[20]} {arch_1st_i/multicycle_cpu_0/inst/adr[21]} {arch_1st_i/multicycle_cpu_0/inst/adr[22]} {arch_1st_i/multicycle_cpu_0/inst/adr[23]} {arch_1st_i/multicycle_cpu_0/inst/adr[24]} {arch_1st_i/multicycle_cpu_0/inst/adr[25]} {arch_1st_i/multicycle_cpu_0/inst/adr[26]} {arch_1st_i/multicycle_cpu_0/inst/adr[27]} {arch_1st_i/multicycle_cpu_0/inst/adr[28]} {arch_1st_i/multicycle_cpu_0/inst/adr[29]} {arch_1st_i/multicycle_cpu_0/inst/adr[30]} {arch_1st_i/multicycle_cpu_0/inst/adr[31]}]]
set_property src_info {type:XDC file:1 line:1831 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe30 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/alu_out[0]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[1]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[2]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[3]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[4]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[5]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[6]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[7]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[8]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[9]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[10]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[11]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[12]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[13]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[14]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[15]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[16]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[17]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[18]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[19]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[20]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[21]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[22]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[23]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[24]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[25]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[26]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[27]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[28]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[29]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[30]} {arch_1st_i/multicycle_cpu_0/inst/alu_out[31]}]]
set_property src_info {type:XDC file:1 line:1832 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe32 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/data[0]} {arch_1st_i/multicycle_cpu_0/inst/data[1]} {arch_1st_i/multicycle_cpu_0/inst/data[2]} {arch_1st_i/multicycle_cpu_0/inst/data[3]} {arch_1st_i/multicycle_cpu_0/inst/data[4]} {arch_1st_i/multicycle_cpu_0/inst/data[5]} {arch_1st_i/multicycle_cpu_0/inst/data[6]} {arch_1st_i/multicycle_cpu_0/inst/data[7]} {arch_1st_i/multicycle_cpu_0/inst/data[8]} {arch_1st_i/multicycle_cpu_0/inst/data[9]} {arch_1st_i/multicycle_cpu_0/inst/data[10]} {arch_1st_i/multicycle_cpu_0/inst/data[11]} {arch_1st_i/multicycle_cpu_0/inst/data[12]} {arch_1st_i/multicycle_cpu_0/inst/data[13]} {arch_1st_i/multicycle_cpu_0/inst/data[14]} {arch_1st_i/multicycle_cpu_0/inst/data[15]} {arch_1st_i/multicycle_cpu_0/inst/data[16]} {arch_1st_i/multicycle_cpu_0/inst/data[17]} {arch_1st_i/multicycle_cpu_0/inst/data[18]} {arch_1st_i/multicycle_cpu_0/inst/data[19]} {arch_1st_i/multicycle_cpu_0/inst/data[20]} {arch_1st_i/multicycle_cpu_0/inst/data[21]} {arch_1st_i/multicycle_cpu_0/inst/data[22]} {arch_1st_i/multicycle_cpu_0/inst/data[23]} {arch_1st_i/multicycle_cpu_0/inst/data[24]} {arch_1st_i/multicycle_cpu_0/inst/data[25]} {arch_1st_i/multicycle_cpu_0/inst/data[26]} {arch_1st_i/multicycle_cpu_0/inst/data[27]} {arch_1st_i/multicycle_cpu_0/inst/data[28]} {arch_1st_i/multicycle_cpu_0/inst/data[29]} {arch_1st_i/multicycle_cpu_0/inst/data[30]} {arch_1st_i/multicycle_cpu_0/inst/data[31]}]]
set_property src_info {type:XDC file:1 line:1833 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe35 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/jump_address[0]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[1]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[2]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[3]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[4]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[5]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[6]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[7]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[8]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[9]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[10]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[11]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[12]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[13]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[14]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[15]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[16]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[17]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[18]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[19]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[20]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[21]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[22]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[23]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[24]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[25]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[26]} {arch_1st_i/multicycle_cpu_0/inst/jump_address[27]}]]
set_property src_info {type:XDC file:1 line:1834 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe39 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[0]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[1]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[2]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[3]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[4]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[5]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[6]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[7]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[8]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[9]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[10]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[11]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[12]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[13]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[14]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[15]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[16]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[17]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[18]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[19]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[20]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[21]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[22]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[23]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[24]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[25]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[26]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[27]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[28]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[29]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[30]} {arch_1st_i/multicycle_cpu_0/inst/output2_or_shifted[31]}]]
set_property src_info {type:XDC file:1 line:1835 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe40 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/output2[0]} {arch_1st_i/multicycle_cpu_0/inst/output2[1]} {arch_1st_i/multicycle_cpu_0/inst/output2[2]} {arch_1st_i/multicycle_cpu_0/inst/output2[3]} {arch_1st_i/multicycle_cpu_0/inst/output2[4]} {arch_1st_i/multicycle_cpu_0/inst/output2[5]} {arch_1st_i/multicycle_cpu_0/inst/output2[6]} {arch_1st_i/multicycle_cpu_0/inst/output2[7]} {arch_1st_i/multicycle_cpu_0/inst/output2[8]} {arch_1st_i/multicycle_cpu_0/inst/output2[9]} {arch_1st_i/multicycle_cpu_0/inst/output2[10]} {arch_1st_i/multicycle_cpu_0/inst/output2[11]} {arch_1st_i/multicycle_cpu_0/inst/output2[12]} {arch_1st_i/multicycle_cpu_0/inst/output2[13]} {arch_1st_i/multicycle_cpu_0/inst/output2[14]} {arch_1st_i/multicycle_cpu_0/inst/output2[15]} {arch_1st_i/multicycle_cpu_0/inst/output2[16]} {arch_1st_i/multicycle_cpu_0/inst/output2[17]} {arch_1st_i/multicycle_cpu_0/inst/output2[18]} {arch_1st_i/multicycle_cpu_0/inst/output2[19]} {arch_1st_i/multicycle_cpu_0/inst/output2[20]} {arch_1st_i/multicycle_cpu_0/inst/output2[21]} {arch_1st_i/multicycle_cpu_0/inst/output2[22]} {arch_1st_i/multicycle_cpu_0/inst/output2[23]} {arch_1st_i/multicycle_cpu_0/inst/output2[24]} {arch_1st_i/multicycle_cpu_0/inst/output2[25]} {arch_1st_i/multicycle_cpu_0/inst/output2[26]} {arch_1st_i/multicycle_cpu_0/inst/output2[27]} {arch_1st_i/multicycle_cpu_0/inst/output2[28]} {arch_1st_i/multicycle_cpu_0/inst/output2[29]} {arch_1st_i/multicycle_cpu_0/inst/output2[30]} {arch_1st_i/multicycle_cpu_0/inst/output2[31]}]]
set_property src_info {type:XDC file:1 line:1836 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe41 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/op2[0]} {arch_1st_i/multicycle_cpu_0/inst/op2[1]} {arch_1st_i/multicycle_cpu_0/inst/op2[2]} {arch_1st_i/multicycle_cpu_0/inst/op2[3]} {arch_1st_i/multicycle_cpu_0/inst/op2[4]} {arch_1st_i/multicycle_cpu_0/inst/op2[5]}]]
set_property src_info {type:XDC file:1 line:1838 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/funct[0]} {arch_1st_i/multicycle_cpu_0/inst/funct[1]} {arch_1st_i/multicycle_cpu_0/inst/funct[2]} {arch_1st_i/multicycle_cpu_0/inst/funct[3]} {arch_1st_i/multicycle_cpu_0/inst/funct[4]} {arch_1st_i/multicycle_cpu_0/inst/funct[5]}]]
set_property src_info {type:XDC file:1 line:1839 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/alu_result[0]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[1]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[2]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[3]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[4]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[5]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[6]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[7]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[8]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[9]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[10]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[11]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[12]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[13]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[14]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[15]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[16]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[17]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[18]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[19]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[20]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[21]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[22]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[23]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[24]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[25]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[26]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[27]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[28]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[29]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[30]} {arch_1st_i/multicycle_cpu_0/inst/alu_result[31]}]]
set_property src_info {type:XDC file:1 line:1840 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe13 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/RegConcat[0]} {arch_1st_i/multicycle_cpu_0/inst/RegConcat[1]} {arch_1st_i/multicycle_cpu_0/inst/RegConcat[2]}]]
set_property src_info {type:XDC file:1 line:1841 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe18 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/pc_wire[0]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[1]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[2]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[3]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[4]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[5]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[6]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[7]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[8]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[9]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[10]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[11]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[12]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[13]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[14]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[15]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[16]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[17]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[18]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[19]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[20]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[21]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[22]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[23]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[24]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[25]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[26]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[27]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[28]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[29]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[30]} {arch_1st_i/multicycle_cpu_0/inst/pc_wire[31]}]]
set_property src_info {type:XDC file:1 line:1842 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe20 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/state[0]} {arch_1st_i/multicycle_cpu_0/inst/state[1]} {arch_1st_i/multicycle_cpu_0/inst/state[2]} {arch_1st_i/multicycle_cpu_0/inst/state[3]} {arch_1st_i/multicycle_cpu_0/inst/state[4]}]]
set_property src_info {type:XDC file:1 line:1843 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe22 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/opcode[0]} {arch_1st_i/multicycle_cpu_0/inst/opcode[1]} {arch_1st_i/multicycle_cpu_0/inst/opcode[2]} {arch_1st_i/multicycle_cpu_0/inst/opcode[3]} {arch_1st_i/multicycle_cpu_0/inst/opcode[4]} {arch_1st_i/multicycle_cpu_0/inst/opcode[5]}]]
set_property src_info {type:XDC file:1 line:1847 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_0 ila
set_property src_info {type:XDC file:1 line:1848 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:1849 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:1850 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:1851 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:1852 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:1853 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 4 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:1854 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:1855 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:1856 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
set_property src_info {type:XDC file:1 line:1857 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list arch_1st_i/clk_wiz_0/inst/clk_out1]]
set_property src_info {type:XDC file:1 line:1858 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:1859 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:1860 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[0]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[1]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[2]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[3]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[4]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[5]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[6]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[7]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[8]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[9]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[10]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[11]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[12]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[13]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[14]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[15]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[16]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[17]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[18]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[19]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[20]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[21]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[22]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[23]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[24]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[25]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[26]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[27]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[28]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[29]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[30]} {arch_1st_i/multicycle_cpu_0/inst/rdata_reg[31]}]]
set_property src_info {type:XDC file:1 line:1861 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1862 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:1863 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:1864 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/data_reg[0]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[1]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[2]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[3]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[4]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[5]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[6]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[7]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[8]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[9]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[10]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[11]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[12]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[13]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[14]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[15]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[16]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[17]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[18]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[19]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[20]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[21]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[22]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[23]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[24]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[25]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[26]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[27]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[28]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[29]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[30]} {arch_1st_i/multicycle_cpu_0/inst/data_reg[31]}]]
set_property src_info {type:XDC file:1 line:1865 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1866 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:1867 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:1868 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/led[0]} {arch_1st_i/multicycle_cpu_0/inst/led[1]} {arch_1st_i/multicycle_cpu_0/inst/led[2]} {arch_1st_i/multicycle_cpu_0/inst/led[3]} {arch_1st_i/multicycle_cpu_0/inst/led[4]} {arch_1st_i/multicycle_cpu_0/inst/led[5]} {arch_1st_i/multicycle_cpu_0/inst/led[6]} {arch_1st_i/multicycle_cpu_0/inst/led[7]}]]
set_property src_info {type:XDC file:1 line:1869 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1870 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:1871 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:1872 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[0]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[1]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[2]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[3]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[4]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[5]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[6]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[7]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[8]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[9]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[10]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[11]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[12]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[13]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[14]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[15]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[16]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[17]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[18]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[19]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[20]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[21]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[22]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[23]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[24]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[25]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[26]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[27]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[28]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[29]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[30]} {arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[31]}]]
set_property src_info {type:XDC file:1 line:1873 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1874 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:1875 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:1876 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/inst_reg[0]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[1]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[2]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[3]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[4]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[5]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[6]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[7]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[8]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[9]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[10]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[11]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[12]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[13]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[14]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[15]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[16]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[17]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[18]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[19]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[20]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[21]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[22]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[23]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[24]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[25]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[26]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[27]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[28]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[29]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[30]} {arch_1st_i/multicycle_cpu_0/inst/inst_reg[31]}]]
set_property src_info {type:XDC file:1 line:1877 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1878 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:1 line:1879 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:1 line:1880 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/pc[0]} {arch_1st_i/multicycle_cpu_0/inst/pc[1]} {arch_1st_i/multicycle_cpu_0/inst/pc[2]} {arch_1st_i/multicycle_cpu_0/inst/pc[3]} {arch_1st_i/multicycle_cpu_0/inst/pc[4]} {arch_1st_i/multicycle_cpu_0/inst/pc[5]} {arch_1st_i/multicycle_cpu_0/inst/pc[6]} {arch_1st_i/multicycle_cpu_0/inst/pc[7]} {arch_1st_i/multicycle_cpu_0/inst/pc[8]} {arch_1st_i/multicycle_cpu_0/inst/pc[9]} {arch_1st_i/multicycle_cpu_0/inst/pc[10]} {arch_1st_i/multicycle_cpu_0/inst/pc[11]} {arch_1st_i/multicycle_cpu_0/inst/pc[12]} {arch_1st_i/multicycle_cpu_0/inst/pc[13]} {arch_1st_i/multicycle_cpu_0/inst/pc[14]} {arch_1st_i/multicycle_cpu_0/inst/pc[15]} {arch_1st_i/multicycle_cpu_0/inst/pc[16]} {arch_1st_i/multicycle_cpu_0/inst/pc[17]} {arch_1st_i/multicycle_cpu_0/inst/pc[18]} {arch_1st_i/multicycle_cpu_0/inst/pc[19]} {arch_1st_i/multicycle_cpu_0/inst/pc[20]} {arch_1st_i/multicycle_cpu_0/inst/pc[21]} {arch_1st_i/multicycle_cpu_0/inst/pc[22]} {arch_1st_i/multicycle_cpu_0/inst/pc[23]} {arch_1st_i/multicycle_cpu_0/inst/pc[24]} {arch_1st_i/multicycle_cpu_0/inst/pc[25]} {arch_1st_i/multicycle_cpu_0/inst/pc[26]} {arch_1st_i/multicycle_cpu_0/inst/pc[27]} {arch_1st_i/multicycle_cpu_0/inst/pc[28]} {arch_1st_i/multicycle_cpu_0/inst/pc[29]} {arch_1st_i/multicycle_cpu_0/inst/pc[30]} {arch_1st_i/multicycle_cpu_0/inst/pc[31]}]]
set_property src_info {type:XDC file:1 line:1881 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1882 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:1 line:1883 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:1 line:1884 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[0]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[1]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[2]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[3]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[4]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[5]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[6]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[7]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[8]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[9]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[10]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[11]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[12]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[13]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[14]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[15]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[16]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[17]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[18]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[19]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[20]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[21]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[22]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[23]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[24]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[25]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[26]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[27]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[28]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[29]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[30]} {arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[31]}]]
set_property src_info {type:XDC file:1 line:1885 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1886 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:1 line:1887 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:1 line:1888 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[0]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[1]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[2]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[3]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[4]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[5]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[6]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[7]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[8]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[9]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[10]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[11]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[12]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[13]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[14]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[15]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[16]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[17]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[18]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[19]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[20]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[21]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[22]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[23]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[24]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[25]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[26]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[27]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[28]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[29]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[30]} {arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[31]}]]
set_property src_info {type:XDC file:1 line:1889 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1890 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:1 line:1891 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:1 line:1892 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list {arch_1st_i/multicycle_cpu_0/inst/sdata[0]} {arch_1st_i/multicycle_cpu_0/inst/sdata[1]} {arch_1st_i/multicycle_cpu_0/inst/sdata[2]} {arch_1st_i/multicycle_cpu_0/inst/sdata[3]} {arch_1st_i/multicycle_cpu_0/inst/sdata[4]} {arch_1st_i/multicycle_cpu_0/inst/sdata[5]} {arch_1st_i/multicycle_cpu_0/inst/sdata[6]} {arch_1st_i/multicycle_cpu_0/inst/sdata[7]} {arch_1st_i/multicycle_cpu_0/inst/sdata[8]} {arch_1st_i/multicycle_cpu_0/inst/sdata[9]} {arch_1st_i/multicycle_cpu_0/inst/sdata[10]} {arch_1st_i/multicycle_cpu_0/inst/sdata[11]} {arch_1st_i/multicycle_cpu_0/inst/sdata[12]} {arch_1st_i/multicycle_cpu_0/inst/sdata[13]} {arch_1st_i/multicycle_cpu_0/inst/sdata[14]} {arch_1st_i/multicycle_cpu_0/inst/sdata[15]} {arch_1st_i/multicycle_cpu_0/inst/sdata[16]} {arch_1st_i/multicycle_cpu_0/inst/sdata[17]} {arch_1st_i/multicycle_cpu_0/inst/sdata[18]} {arch_1st_i/multicycle_cpu_0/inst/sdata[19]} {arch_1st_i/multicycle_cpu_0/inst/sdata[20]} {arch_1st_i/multicycle_cpu_0/inst/sdata[21]} {arch_1st_i/multicycle_cpu_0/inst/sdata[22]} {arch_1st_i/multicycle_cpu_0/inst/sdata[23]} {arch_1st_i/multicycle_cpu_0/inst/sdata[24]} {arch_1st_i/multicycle_cpu_0/inst/sdata[25]} {arch_1st_i/multicycle_cpu_0/inst/sdata[26]} {arch_1st_i/multicycle_cpu_0/inst/sdata[27]} {arch_1st_i/multicycle_cpu_0/inst/sdata[28]} {arch_1st_i/multicycle_cpu_0/inst/sdata[29]} {arch_1st_i/multicycle_cpu_0/inst/sdata[30]} {arch_1st_i/multicycle_cpu_0/inst/sdata[31]}]]
set_property src_info {type:XDC file:1 line:1893 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1894 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:1 line:1895 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:1 line:1896 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe9 [get_nets [list arch_1st_i/multicycle_cpu_0/inst/rstn]]
set_property src_info {type:XDC file:1 line:1897 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1898 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:1 line:1899 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:1 line:1900 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe10 [get_nets [list arch_1st_i/multicycle_cpu_0/inst/rxd]]
set_property src_info {type:XDC file:1 line:1901 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:1902 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:1 line:1903 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:1 line:1904 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe11 [get_nets [list arch_1st_i/multicycle_cpu_0/inst/txd]]
set_property src_info {type:XDC file:1 line:1905 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:1906 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:1907 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:1908 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_clk_out1]
