

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl16/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:16 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3f6c321e31928578cff917a813374c5f  /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/sssp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=apps/sssp/./main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/sssp
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/lonestar/bin/sssp "
Parsing file _cuobjdump_complete_output_cW5RiM
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: apps/sssp/./main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: apps/sssp/./main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6drelaxPj5GraphPb : hostFun 0x0x403050, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11global_syncjPVjS0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11global_syncjPVjS0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11global_syncjPVjS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11processedgePjR5GraphjjRj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11processedgePjR5GraphjjRj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11processedgePjR5GraphjjRj" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11processedgePjR5GraphjjRj" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z11processedgePjR5GraphjjRj" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z11processedgePjR5GraphjjRj" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph14getDestinationEjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph14getDestinationEjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph14getDestinationEjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN5Graph14getDestinationEjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph9getWeightEjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph9getWeightEjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph9getWeightEjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN5Graph9getWeightEjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11processnodePjR5Graphj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11processnodePjR5Graphj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11processnodePjR5Graphj" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11processnodePjR5Graphj" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph12getOutDegreeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12getOutDegreeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph12getOutDegreeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph13printStats1x1Ev" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph13computeLevelsEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph13computeLevelsEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph10initLevelsEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph8print1x1Ev" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace8print1x1Ev" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12computeStatsEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_printf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_printf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_vprintf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_vprintf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2_vprintf" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph11getInDegreeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph11getInDegreeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph11getInDegreeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph12getFirstEdgeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12getFirstEdgeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph12getFirstEdgeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph10getMinEdgeEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph10getMinEdgeEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN5Graph10getMinEdgeEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12computeInOutEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph15computeDiameterEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN5Graph12findMaxLevelEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN5Graph12findMaxLevelEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4ListC1Ej" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4ListC1Ej" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf_malloc" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_malloc" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4initEPjjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4List4initEPjjj" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4List4initEPjjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4List4initEPjjj" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4pushEj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4List4pushEj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN4List7toArrayEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List7toArrayEv" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List5clearEv" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1_free" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN4List4sizeEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4sizeEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4List4uniqEPjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4List4uniqEPjj" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4List4uniqEPjj" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace16numberOfElementsEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace16numberOfElementsEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace18numberOfComponentsEv" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace18numberOfComponentsEv" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace6isBossEj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace6isBossEj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN14ComponentSpace6isBossEj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace4findEjb" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace4findEjb" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN14ComponentSpace4findEjb" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN14ComponentSpace4findEjb" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__ZN14ComponentSpace5unifyEjj" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN14ComponentSpace5unifyEjj" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN14ComponentSpace5unifyEjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN14ComponentSpace5unifyEjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z11global_syncjPVjS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11global_syncjPVjS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11global_syncjPVjS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:148) @!%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (_1.ptx:157) mov.u32 %r14, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:159) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:188) @!%p1 bra $Lt_0_9218;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:163) @!%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:177) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:169) @%p4 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:177) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x138 (_1.ptx:173) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (_1.ptx:177) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x148 (_1.ptx:178) @!%p3 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:188) @!%p1 bra $Lt_0_9218;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x178 (_1.ptx:188) @!%p1 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:202) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a8 (_1.ptx:194) @%p6 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:202) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1c0 (_1.ptx:198) @%p7 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:202) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11global_syncjPVjS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11global_syncjPVjS0_'.
GPGPU-Sim PTX: allocating global region for "__constant876" from 0x100 to 0x135 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant877" from 0x180 to 0x192 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant880" from 0x200 to 0x23e (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant882" from 0x280 to 0x2b5 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_160" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_4024" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_7256" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_9680" from 0x200 to 0x218
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_120104" from 0x280 to 0x29c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_152136" from 0x300 to 0x318
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x318 to 0x320
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x320 to 0x328
GPGPU-Sim PTX: instruction assembly for function '_Z11processedgePjR5GraphjjRj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11processedgePjR5GraphjjRj'...
GPGPU-Sim PTX: Finding dominators for '_Z11processedgePjR5GraphjjRj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11processedgePjR5GraphjjRj'...
GPGPU-Sim PTX: Finding postdominators for '_Z11processedgePjR5GraphjjRj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11processedgePjR5GraphjjRj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11processedgePjR5GraphjjRj'...
GPGPU-Sim PTX: reconvergence points for _Z11processedgePjR5GraphjjRj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (_1.ptx:238) @!%p1 bra $Lt_1_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_1.ptx:380) st.u32 [%rd6+0], %r21;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x268 (_1.ptx:246) @%p2 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_1.ptx:380) st.u32 [%rd6+0], %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x280 (_1.ptx:250) @%p3 bra $Lt_1_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (_1.ptx:289) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2a8 (_1.ptx:255) @%p4 bra $L_1_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (_1.ptx:289) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2e0 (_1.ptx:263) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_182_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (_1.ptx:289) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x398 (_1.ptx:292) @%p5 bra $Lt_1_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_1.ptx:380) st.u32 [%rd6+0], %r21;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3b8 (_1.ptx:296) @%p6 bra $L_1_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_1.ptx:380) st.u32 [%rd6+0], %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3e8 (_1.ptx:303) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_182_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_1.ptx:380) st.u32 [%rd6+0], %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3f8 (_1.ptx:308) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_182_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c0 (_1.ptx:380) st.u32 [%rd6+0], %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x428 (_1.ptx:316) @!%p1 bra $Lt_1_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:377) ld.u32 %r21, [%rd4+4];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x478 (_1.ptx:327) @%p7 bra $Lt_1_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (_1.ptx:353) st.local.u32 [__cuda___cuda__temp__valist_array_49_4024+24], %r29;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4a8 (_1.ptx:334) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_182_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (_1.ptx:353) st.local.u32 [__cuda___cuda__temp__valist_array_49_4024+24], %r29;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x548 (_1.ptx:359) bra.uni $Lt_1_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:377) ld.u32 %r21, [%rd4+4];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5d8 (_1.ptx:383) @%p8 bra $Lt_1_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa28 (_1.ptx:561) mov.s32 %r68, %r34;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x5e8 (_1.ptx:386) bra.uni $LBB49__Z11processedgePjR5GraphjjRj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa28 (_1.ptx:561) mov.s32 %r68, %r34;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x5f8 (_1.ptx:390) @!%p1 bra $Lt_1_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x968 (_1.ptx:528) mov.u32 %r61, 999999999;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x630 (_1.ptx:398) @%p9 bra $Lt_1_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x968 (_1.ptx:528) mov.u32 %r61, 999999999;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x648 (_1.ptx:402) @%p10 bra $Lt_1_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (_1.ptx:439) add.u32 %r45, %r37, %r4;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x670 (_1.ptx:407) @%p11 bra $L_1_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (_1.ptx:439) add.u32 %r45, %r37, %r4;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x6a0 (_1.ptx:414) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_182_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (_1.ptx:439) add.u32 %r45, %r37, %r4;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x750 (_1.ptx:442) @%p12 bra $Lt_1_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x968 (_1.ptx:528) mov.u32 %r61, 999999999;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x770 (_1.ptx:446) @%p13 bra $L_1_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x968 (_1.ptx:528) mov.u32 %r61, 999999999;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x7a0 (_1.ptx:453) bra.uni $LDWendi__ZN5Graph9getWeightEjj_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x968 (_1.ptx:528) mov.u32 %r61, 999999999;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x7b0 (_1.ptx:458) bra.uni $LDWendi__ZN5Graph9getWeightEjj_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x968 (_1.ptx:528) mov.u32 %r61, 999999999;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x7e0 (_1.ptx:466) @!%p1 bra $Lt_1_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:525) mov.u32 %r49, 1000000000;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x828 (_1.ptx:476) @%p14 bra $Lt_1_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (_1.ptx:502) st.local.u32 [__cuda___cuda__temp__valist_array_51_120104+24], %r56;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x858 (_1.ptx:483) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_182_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (_1.ptx:502) st.local.u32 [__cuda___cuda__temp__valist_array_51_120104+24], %r56;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x8f8 (_1.ptx:508) bra.uni $Lt_1_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:525) mov.u32 %r49, 1000000000;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x978 (_1.ptx:530) @%p15 bra $Lt_1_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa28 (_1.ptx:561) mov.s32 %r68, %r34;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x988 (_1.ptx:533) bra.uni $LBB49__Z11processedgePjR5GraphjjRj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa28 (_1.ptx:561) mov.s32 %r68, %r34;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x9e8 (_1.ptx:547) @%p16 bra $Lt_1_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa28 (_1.ptx:561) mov.s32 %r68, %r34;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xa08 (_1.ptx:552) @%p17 bra $Lt_1_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa28 (_1.ptx:561) mov.s32 %r68, %r34;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xa18 (_1.ptx:555) bra.uni $LBB49__Z11processedgePjR5GraphjjRj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa28 (_1.ptx:561) mov.s32 %r68, %r34;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11processedgePjR5GraphjjRj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11processedgePjR5GraphjjRj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_16160" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_40184" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_72216" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_96240" from 0x200 to 0x218
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_120264" from 0x280 to 0x29c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_152296" from 0x300 to 0x318
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x318 to 0x320
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x320 to 0x328
GPGPU-Sim PTX: instruction assembly for function '_Z11processnodePjR5Graphj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11processnodePjR5Graphj'...
GPGPU-Sim PTX: Finding dominators for '_Z11processnodePjR5Graphj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11processnodePjR5Graphj'...
GPGPU-Sim PTX: Finding postdominators for '_Z11processnodePjR5Graphj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11processnodePjR5Graphj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11processnodePjR5Graphj'...
GPGPU-Sim PTX: reconvergence points for _Z11processnodePjR5Graphj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa80 (_1.ptx:590) @%p1 bra $Lt_2_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e0 (_1.ptx:937) mov.s32 %r74, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa90 (_1.ptx:593) bra.uni $LBB60__Z11processnodePjR5Graphj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e0 (_1.ptx:937) mov.s32 %r74, %r4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xad0 (_1.ptx:603) @%p2 bra $Lt_2_37122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d8 (_1.ptx:935) mov.s32 %r4, %r9;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb10 (_1.ptx:614) @!%p3 bra $Lt_2_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:750) setp.lt.u32 %p10, %r27, %r11;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb38 (_1.ptx:620) @%p4 bra $Lt_2_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:750) setp.lt.u32 %p10, %r27, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb50 (_1.ptx:624) @%p5 bra $Lt_2_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (_1.ptx:662) neg.s32 %r23, %r15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb78 (_1.ptx:629) @%p6 bra $Lt_2_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (_1.ptx:662) neg.s32 %r23, %r15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xba8 (_1.ptx:636) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_185_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (_1.ptx:662) neg.s32 %r23, %r15;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc58 (_1.ptx:664) @%p7 bra $Lt_2_38402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:750) setp.lt.u32 %p10, %r27, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc80 (_1.ptx:669) @%p8 bra $Lt_2_38402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:750) setp.lt.u32 %p10, %r27, %r11;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xcb0 (_1.ptx:676) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_185_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:750) setp.lt.u32 %p10, %r27, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xcc0 (_1.ptx:681) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_185_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe70 (_1.ptx:750) setp.lt.u32 %p10, %r27, %r11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xcf0 (_1.ptx:689) @!%p3 bra $Lt_2_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (_1.ptx:746) ld.u32 %r11, [%rd4+4];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xd38 (_1.ptx:699) @%p9 bra $Lt_2_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc8 (_1.ptx:723) st.local.u32 [__cuda___cuda__temp__valist_array_49_40184+24], %r35;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xd58 (_1.ptx:704) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_185_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc8 (_1.ptx:723) st.local.u32 [__cuda___cuda__temp__valist_array_49_40184+24], %r35;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xdf8 (_1.ptx:729) bra.uni $Lt_2_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (_1.ptx:746) ld.u32 %r11, [%rd4+4];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xe78 (_1.ptx:751) @%p10 bra $Lt_2_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1290 (_1.ptx:922) mov.u32 %r73, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xe88 (_1.ptx:754) bra.uni $LDWendi__Z11processedgePjR5GraphjjRj_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1290 (_1.ptx:922) mov.u32 %r73, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xe98 (_1.ptx:757) @!%p3 bra $Lt_2_38914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:891) mov.u32 %r67, 999999999;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xec0 (_1.ptx:763) @%p11 bra $Lt_2_38914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:891) mov.u32 %r67, 999999999;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xed8 (_1.ptx:767) @%p12 bra $Lt_2_39426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (_1.ptx:804) neg.s32 %r51, %r43;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xf00 (_1.ptx:772) @%p13 bra $Lt_2_39426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (_1.ptx:804) neg.s32 %r51, %r43;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xf30 (_1.ptx:779) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_185_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (_1.ptx:804) neg.s32 %r51, %r43;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xfd8 (_1.ptx:806) @%p14 bra $Lt_2_39938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:891) mov.u32 %r67, 999999999;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1000 (_1.ptx:811) @%p15 bra $Lt_2_39938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:891) mov.u32 %r67, 999999999;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1030 (_1.ptx:818) bra.uni $LDWendi__ZN5Graph9getWeightEjj_185_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:891) mov.u32 %r67, 999999999;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1040 (_1.ptx:823) bra.uni $LDWendi__ZN5Graph9getWeightEjj_185_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:891) mov.u32 %r67, 999999999;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1070 (_1.ptx:831) @!%p3 bra $Lt_2_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e0 (_1.ptx:888) mov.u32 %r55, 1000000000;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x10b8 (_1.ptx:841) @%p16 bra $Lt_2_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1148 (_1.ptx:865) st.local.u32 [__cuda___cuda__temp__valist_array_51_120264+24], %r62;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x10d8 (_1.ptx:846) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1148 (_1.ptx:865) st.local.u32 [__cuda___cuda__temp__valist_array_51_120264+24], %r62;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1178 (_1.ptx:871) bra.uni $Lt_2_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e0 (_1.ptx:888) mov.u32 %r55, 1000000000;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x11f8 (_1.ptx:893) @%p17 bra $Lt_2_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1290 (_1.ptx:922) mov.u32 %r73, 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1208 (_1.ptx:896) bra.uni $LDWendi__Z11processedgePjR5GraphjjRj_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1290 (_1.ptx:922) mov.u32 %r73, 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1250 (_1.ptx:907) @%p18 bra $Lt_2_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1290 (_1.ptx:922) mov.u32 %r73, 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1270 (_1.ptx:912) @%p19 bra $Lt_2_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1290 (_1.ptx:922) mov.u32 %r73, 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1280 (_1.ptx:915) bra.uni $LDWendi__Z11processedgePjR5GraphjjRj_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1290 (_1.ptx:922) mov.u32 %r73, 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x12a0 (_1.ptx:924) @%p20 bra $Lt_2_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b0 (_1.ptx:927) add.u32 %r8, %r8, 1;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x12c0 (_1.ptx:929) @%p21 bra $Lt_2_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c8 (_1.ptx:930) bra.uni $Lt_2_30210;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x12c8 (_1.ptx:930) bra.uni $Lt_2_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d8 (_1.ptx:935) mov.s32 %r4, %r9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11processnodePjR5Graphj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11processnodePjR5Graphj'.
GPGPU-Sim PTX: allocating global region for "__constant867" from 0x300 to 0x31c (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant869" from 0x380 to 0x39c (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant870" from 0x400 to 0x422 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant871" from 0x480 to 0x4a2 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant872" from 0x500 to 0x51c (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_40424" from 0x0 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_41_64448" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda_local_var_75907_7_non_const_prefix_32" from 0x94 to 0x96
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x96 to 0x9e
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x9e to 0xa6
GPGPU-Sim PTX: instruction assembly for function '_Z11dprintstats5Graph'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding dominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dprintstats5Graph'...
GPGPU-Sim PTX: reconvergence points for _Z11dprintstats5Graph...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1330 (_1.ptx:971) @!%p1 bra $Lt_3_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c0 (_1.ptx:1038) @!%p1 bra $Lt_3_12290;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1398 (_1.ptx:987) @%p2 bra $Lt_3_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a8 (_1.ptx:992) setp.le.u32 %p3, %r3, %r6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13b0 (_1.ptx:993) @%p3 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1460 (_1.ptx:1021) ld.global.u32 %r17, [%rd3+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13d0 (_1.ptx:998) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1460 (_1.ptx:1021) ld.global.u32 %r17, [%rd3+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1478 (_1.ptx:1024) @%p4 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1488 (_1.ptx:1028) add.u32 %r6, %r6, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x14a0 (_1.ptx:1031) @%p5 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a8 (_1.ptx:1032) bra.uni $Lt_3_8450;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x14a8 (_1.ptx:1032) bra.uni $Lt_3_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c0 (_1.ptx:1038) @!%p1 bra $Lt_3_12290;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x14c0 (_1.ptx:1038) @!%p1 bra $Lt_3_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1568 (_1.ptx:1068) cvta.local.u64 %rd12, __cuda_local_var_75907_7_non_const_prefix_32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1500 (_1.ptx:1049) @%p6 bra $Lt_3_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1530 (_1.ptx:1058) mov.s32 %r21, %r24;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1510 (_1.ptx:1051) @%p7 bra $Lt_3_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1530 (_1.ptx:1058) mov.s32 %r21, %r24;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1520 (_1.ptx:1053) bra.uni $L_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1530 (_1.ptx:1058) mov.s32 %r21, %r24;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1550 (_1.ptx:1062) @%p8 bra $Lt_3_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1558 (_1.ptx:1063) bra.uni $Lt_3_11010;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1558 (_1.ptx:1063) bra.uni $Lt_3_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1568 (_1.ptx:1068) cvta.local.u64 %rd12, __cuda_local_var_75907_7_non_const_prefix_32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11dprintstats5Graph
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dprintstats5Graph'.
GPGPU-Sim PTX: allocating global region for "__constant885" from 0x580 to 0x59f (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_16584" from 0x0 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_40608" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_57_72640" from 0x100 to 0x114
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x114 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x11c to 0x124
GPGPU-Sim PTX: instruction assembly for function '_Z14dcomputelevels5GraphPb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding dominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dcomputelevels5GraphPb'...
GPGPU-Sim PTX: reconvergence points for _Z14dcomputelevels5GraphPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1708 (_1.ptx:1145) @%p1 bra $Lt_4_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a88 (_1.ptx:1292) mov.u32 %r36, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1760 (_1.ptx:1158) @%p2 bra $Lt_4_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a88 (_1.ptx:1292) mov.u32 %r36, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x17a0 (_1.ptx:1169) @%p3 bra $Lt_4_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1990 (_1.ptx:1248) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x17b8 (_1.ptx:1173) @%p4 bra $Lt_4_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1205) add.u32 %r20, %r17, %r11;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x17e0 (_1.ptx:1178) @%p5 bra $Lt_4_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1205) add.u32 %r20, %r17, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1810 (_1.ptx:1185) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_189_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1205) add.u32 %r20, %r17, %r11;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x18d8 (_1.ptx:1216) @%p6 bra $Lt_4_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1990 (_1.ptx:1248) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1908 (_1.ptx:1223) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_189_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1990 (_1.ptx:1248) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1918 (_1.ptx:1227) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_189_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1990 (_1.ptx:1248) setp.ge.u32 %p7, %r30, %r6;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1998 (_1.ptx:1249) @%p7 bra $Lt_4_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:1281) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x19d0 (_1.ptx:1256) @%p8 bra $Lt_4_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:1281) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x19e8 (_1.ptx:1261) bra.uni $Lt_4_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:1281) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1266) @%p9 bra $Lt_4_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:1281) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1283) @%p10 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a68 (_1.ptx:1284) bra.uni $Lt_4_17154;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1a68 (_1.ptx:1284) bra.uni $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a88 (_1.ptx:1292) mov.u32 %r36, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1a78 (_1.ptx:1287) bra.uni $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a88 (_1.ptx:1292) mov.u32 %r36, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1a98 (_1.ptx:1294) @%p11 bra $Lt_4_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab8 (_1.ptx:1301) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dcomputelevels5GraphPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dcomputelevels5GraphPb'.
GPGPU-Sim PTX: instruction assembly for function '_Z11dinitlevels5Graph'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding dominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dinitlevels5Graph'...
GPGPU-Sim PTX: reconvergence points for _Z11dinitlevels5Graph...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1321) @%p1 bra $Lt_5_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b28 (_1.ptx:1330) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11dinitlevels5Graph
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dinitlevels5Graph'.
GPGPU-Sim PTX: allocating global region for "__constant873" from 0x600 to 0x607 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant874" from 0x680 to 0x68a (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant875" from 0x700 to 0x724 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_43_16872" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_32888" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_56912" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_88944" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_112968" from 0x200 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x21c to 0x224
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x224 to 0x22c
GPGPU-Sim PTX: instruction assembly for function '_Z9dprint1x15Graph'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding dominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding postdominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9dprint1x15Graph'...
GPGPU-Sim PTX: reconvergence points for _Z9dprint1x15Graph...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1365) @%p1 bra $Lt_6_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2210 (_1.ptx:1627) setp.eq.u32 %p14, %r2, %r6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be8 (_1.ptx:1380) @%p2 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e0 (_1.ptx:1619) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1388) @!%p3 bra $Lt_6_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec8 (_1.ptx:1496) @!%p3 bra $Lt_6_33538;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c28 (_1.ptx:1392) @%p4 bra $Lt_6_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec8 (_1.ptx:1496) @!%p3 bra $Lt_6_33538;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1c40 (_1.ptx:1396) @%p5 bra $Lt_6_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d30 (_1.ptx:1433) add.u32 %r24, %r16, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c68 (_1.ptx:1401) @%p6 bra $Lt_6_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d30 (_1.ptx:1433) add.u32 %r24, %r16, %r11;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c98 (_1.ptx:1408) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_193_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d30 (_1.ptx:1433) add.u32 %r24, %r16, %r11;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d80 (_1.ptx:1443) @%p7 bra $Lt_6_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec8 (_1.ptx:1496) @!%p3 bra $Lt_6_33538;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1db0 (_1.ptx:1450) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_193_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec8 (_1.ptx:1496) @!%p3 bra $Lt_6_33538;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1dc0 (_1.ptx:1454) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_193_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec8 (_1.ptx:1496) @!%p3 bra $Lt_6_33538;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1df0 (_1.ptx:1462) @!%p3 bra $Lt_6_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (_1.ptx:1493) mov.s32 %r33, %r1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1e60 (_1.ptx:1477) bra.uni $Lt_6_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (_1.ptx:1493) mov.s32 %r33, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1ec8 (_1.ptx:1496) @!%p3 bra $Lt_6_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2180 (_1.ptx:1604) st.local.u32 [__cuda___cuda__temp__valist_array_43_16872+0], %r5;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1ee0 (_1.ptx:1500) @%p8 bra $Lt_6_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2180 (_1.ptx:1604) st.local.u32 [__cuda___cuda__temp__valist_array_43_16872+0], %r5;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1ef8 (_1.ptx:1504) @%p9 bra $Lt_6_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe8 (_1.ptx:1541) add.u32 %r52, %r44, %r11;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1f20 (_1.ptx:1509) @%p10 bra $Lt_6_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe8 (_1.ptx:1541) add.u32 %r52, %r44, %r11;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1f50 (_1.ptx:1516) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_193_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe8 (_1.ptx:1541) add.u32 %r52, %r44, %r11;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2038 (_1.ptx:1551) @%p11 bra $Lt_6_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2180 (_1.ptx:1604) st.local.u32 [__cuda___cuda__temp__valist_array_43_16872+0], %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2068 (_1.ptx:1558) bra.uni $LDWendi__ZN5Graph9getWeightEjj_193_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2180 (_1.ptx:1604) st.local.u32 [__cuda___cuda__temp__valist_array_43_16872+0], %r5;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2078 (_1.ptx:1562) bra.uni $LDWendi__ZN5Graph9getWeightEjj_193_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2180 (_1.ptx:1604) st.local.u32 [__cuda___cuda__temp__valist_array_43_16872+0], %r5;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x20a8 (_1.ptx:1570) @!%p3 bra $Lt_6_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (_1.ptx:1601) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2118 (_1.ptx:1585) bra.uni $Lt_6_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (_1.ptx:1601) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x21d8 (_1.ptx:1617) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e0 (_1.ptx:1619) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x21f8 (_1.ptx:1622) @%p13 bra $Lt_6_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2200 (_1.ptx:1623) bra.uni $Lt_6_25090;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2200 (_1.ptx:1623) bra.uni $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2210 (_1.ptx:1627) setp.eq.u32 %p14, %r2, %r6;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2218 (_1.ptx:1628) @%p14 bra $Lt_6_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2258 (_1.ptx:1639) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9dprint1x15Graph
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9dprint1x15Graph'.
GPGPU-Sim PTX: allocating global region for "__constant906" from 0x780 to 0x795 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant907" from 0x800 to 0x80c (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_68_2488" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z8print1x114ComponentSpace'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding dominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding postdominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8print1x114ComponentSpace'...
GPGPU-Sim PTX: reconvergence points for _Z8print1x114ComponentSpace...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x22a8 (_1.ptx:1667) @%p1 bra $Lt_7_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2338 (_1.ptx:1690) cvta.global.u64 %rd8, __constant906;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2328 (_1.ptx:1686) @%p2 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2330 (_1.ptx:1687) cvta.local.u64 %rd1, __cuda___cuda__temp__valist_array_68_2488;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8print1x114ComponentSpace
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8print1x114ComponentSpace'.
GPGPU-Sim PTX: instruction assembly for function '_Z7dinitcsjPjS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7dinitcsjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x23a0 (_1.ptx:1717) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f0 (_1.ptx:1731) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7dinitcsjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7dinitcsjPjS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10initializePjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10initializePjj'...
GPGPU-Sim PTX: Finding dominators for '_Z10initializePjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10initializePjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z10initializePjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10initializePjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10initializePjj'...
GPGPU-Sim PTX: reconvergence points for _Z10initializePjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2430 (_1.ptx:1751) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2468 (_1.ptx:1761) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10initializePjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10initializePjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_161192" from 0x0 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_401216" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_721248" from 0x100 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_961272" from 0x180 to 0x19c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x19c to 0x1a4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x1a4 to 0x1ac
GPGPU-Sim PTX: instruction assembly for function '_Z15dverifysolutionPj5GraphS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15dverifysolutionPj5GraphS_'...
GPGPU-Sim PTX: Finding dominators for '_Z15dverifysolutionPj5GraphS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15dverifysolutionPj5GraphS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15dverifysolutionPj5GraphS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15dverifysolutionPj5GraphS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15dverifysolutionPj5GraphS_'...
GPGPU-Sim PTX: reconvergence points for _Z15dverifysolutionPj5GraphS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x24a8 (_1.ptx:1788) @%p1 bra $Lt_10_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d0 (_1.ptx:1998) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x24e8 (_1.ptx:1797) @%p2 bra $Lt_10_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d0 (_1.ptx:1998) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2528 (_1.ptx:1808) @!%p3 bra $Lt_10_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2738 (_1.ptx:1891) @!%p3 bra $Lt_10_14082;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2540 (_1.ptx:1812) @%p4 bra $Lt_10_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2618 (_1.ptx:1846) add.u32 %r19, %r16, %r10;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2568 (_1.ptx:1817) @%p5 bra $Lt_10_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2618 (_1.ptx:1846) add.u32 %r19, %r16, %r10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2598 (_1.ptx:1824) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_199_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2618 (_1.ptx:1846) add.u32 %r19, %r16, %r10;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2670 (_1.ptx:1857) @%p6 bra $Lt_10_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2738 (_1.ptx:1891) @!%p3 bra $Lt_10_14082;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x26a0 (_1.ptx:1864) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_199_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2738 (_1.ptx:1891) @!%p3 bra $Lt_10_14082;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x26b0 (_1.ptx:1868) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_199_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2738 (_1.ptx:1891) @!%p3 bra $Lt_10_14082;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2738 (_1.ptx:1891) @!%p3 bra $Lt_10_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2930 (_1.ptx:1972) mov.u32 %r50, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2758 (_1.ptx:1897) @%p7 bra $Lt_10_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2820 (_1.ptx:1929) add.u32 %r37, %r34, %r10;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2780 (_1.ptx:1902) @%p8 bra $Lt_10_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2820 (_1.ptx:1929) add.u32 %r37, %r34, %r10;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27b0 (_1.ptx:1909) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_199_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2820 (_1.ptx:1929) add.u32 %r37, %r34, %r10;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2878 (_1.ptx:1940) @%p9 bra $Lt_10_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2930 (_1.ptx:1972) mov.u32 %r50, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x28a8 (_1.ptx:1947) bra.uni $LDWendi__ZN5Graph9getWeightEjj_199_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2930 (_1.ptx:1972) mov.u32 %r50, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x28b8 (_1.ptx:1951) bra.uni $LDWendi__ZN5Graph9getWeightEjj_199_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2930 (_1.ptx:1972) mov.u32 %r50, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2940 (_1.ptx:1974) @%p10 bra $Lt_10_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b8 (_1.ptx:1992) add.u32 %r10, %r10, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2990 (_1.ptx:1984) @%p11 bra $Lt_10_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b8 (_1.ptx:1992) add.u32 %r10, %r10, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x29c8 (_1.ptx:1994) @%p12 bra $Lt_10_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d0 (_1.ptx:1998) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15dverifysolutionPj5GraphS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15dverifysolutionPj5GraphS_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_161424" from 0x0 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_401448" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_721480" from 0x100 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_961504" from 0x180 to 0x19c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x19c to 0x1a4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x1a4 to 0x1ac
GPGPU-Sim PTX: instruction assembly for function '_Z6drelaxPj5GraphPb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6drelaxPj5GraphPb'...
GPGPU-Sim PTX: Finding dominators for '_Z6drelaxPj5GraphPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6drelaxPj5GraphPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z6drelaxPj5GraphPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6drelaxPj5GraphPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6drelaxPj5GraphPb'...
GPGPU-Sim PTX: reconvergence points for _Z6drelaxPj5GraphPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2a38 (_1.ptx:2031) @%p1 bra $Lt_11_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3048 (_1.ptx:2291) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a68 (_1.ptx:2040) @%p2 bra $Lt_11_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3000 (_1.ptx:2278) mov.u32 %r67, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2a78 (_1.ptx:2043) bra.uni $LDWendi__Z11processnodePjR5Graphj_200_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3000 (_1.ptx:2278) mov.u32 %r67, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2ab8 (_1.ptx:2053) @%p3 bra $Lt_11_41218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_1.ptx:2275) mov.s32 %r15, %r20;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2af0 (_1.ptx:2063) @%p4 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce0 (_1.ptx:2142) setp.lt.u32 %p8, %r38, %r13;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2b08 (_1.ptx:2067) @%p5 bra $Lt_11_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd0 (_1.ptx:2099) add.u32 %r28, %r25, %r19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2b30 (_1.ptx:2072) @%p6 bra $Lt_11_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd0 (_1.ptx:2099) add.u32 %r28, %r25, %r19;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2b60 (_1.ptx:2079) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_200_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd0 (_1.ptx:2099) add.u32 %r28, %r25, %r19;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2c28 (_1.ptx:2110) @%p7 bra $Lt_11_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce0 (_1.ptx:2142) setp.lt.u32 %p8, %r38, %r13;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2c58 (_1.ptx:2117) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_200_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce0 (_1.ptx:2142) setp.lt.u32 %p8, %r38, %r13;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2c68 (_1.ptx:2121) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_200_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ce0 (_1.ptx:2142) setp.lt.u32 %p8, %r38, %r13;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2ce8 (_1.ptx:2143) @%p8 bra $LDWendi__ZN5Graph12getOutDegreeEj_200_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb0 (_1.ptx:2262) mov.u32 %r66, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2cf8 (_1.ptx:2146) bra.uni $LDWendi__Z11processedgePjR5GraphjjRj_200_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb0 (_1.ptx:2262) mov.u32 %r66, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2d10 (_1.ptx:2151) @%p9 bra $Lt_11_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (_1.ptx:2230) mov.u32 %r60, 999999999;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2d28 (_1.ptx:2155) @%p10 bra $Lt_11_41986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (_1.ptx:2187) add.u32 %r47, %r44, %r19;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2d50 (_1.ptx:2160) @%p11 bra $Lt_11_41986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (_1.ptx:2187) add.u32 %r47, %r44, %r19;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2d80 (_1.ptx:2167) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_200_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df0 (_1.ptx:2187) add.u32 %r47, %r44, %r19;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2e48 (_1.ptx:2198) @%p12 bra $Lt_11_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (_1.ptx:2230) mov.u32 %r60, 999999999;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2e78 (_1.ptx:2205) bra.uni $LDWendi__ZN5Graph9getWeightEjj_200_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (_1.ptx:2230) mov.u32 %r60, 999999999;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2e88 (_1.ptx:2209) bra.uni $LDWendi__ZN5Graph9getWeightEjj_200_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (_1.ptx:2230) mov.u32 %r60, 999999999;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2f10 (_1.ptx:2232) @%p13 bra $Lt_11_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb0 (_1.ptx:2262) mov.u32 %r66, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2f20 (_1.ptx:2235) bra.uni $LDWendi__Z11processedgePjR5GraphjjRj_200_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb0 (_1.ptx:2262) mov.u32 %r66, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2f70 (_1.ptx:2247) @%p14 bra $Lt_11_38658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb0 (_1.ptx:2262) mov.u32 %r66, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2f90 (_1.ptx:2252) @%p15 bra $Lt_11_38658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb0 (_1.ptx:2262) mov.u32 %r66, 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2fa0 (_1.ptx:2255) bra.uni $LDWendi__Z11processedgePjR5GraphjjRj_200_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fb0 (_1.ptx:2262) mov.u32 %r66, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2fc0 (_1.ptx:2264) @%p16 bra $Lt_11_38914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd0 (_1.ptx:2267) add.u32 %r19, %r19, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2fe0 (_1.ptx:2269) @%p17 bra $Lt_11_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fe8 (_1.ptx:2270) bra.uni $Lt_11_32002;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2fe8 (_1.ptx:2270) bra.uni $Lt_11_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_1.ptx:2275) mov.s32 %r15, %r20;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x3010 (_1.ptx:2280) @%p18 bra $Lt_11_39682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3030 (_1.ptx:2286) add.u32 %r9, %r9, 1;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x3040 (_1.ptx:2288) @%p19 bra $Lt_11_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3048 (_1.ptx:2291) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6drelaxPj5GraphPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6drelaxPj5GraphPb'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_401536" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_41_641560" from 0x100 to 0x114
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_75907_7_non_const_prefix_32144" from 0x114 to 0x116
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x116 to 0x11e
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x11e to 0x126
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph13printStats1x1Ev'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph13printStats1x1Ev'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph13printStats1x1Ev...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3098 (_1.ptx:2318) @!%p1 bra $Lt_12_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3220 (_1.ptx:2383) @!%p1 bra $Lt_12_12290;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x30e8 (_1.ptx:2330) @%p2 bra $Lt_12_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3100 (_1.ptx:2336) setp.le.u32 %p3, %r3, %r5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3108 (_1.ptx:2337) @%p3 bra $Lt_12_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2366) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3128 (_1.ptx:2342) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_188_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2366) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31d8 (_1.ptx:2369) @%p4 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e8 (_1.ptx:2374) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3208 (_1.ptx:2378) @%p5 bra $Lt_12_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3210 (_1.ptx:2379) mov.u32 %r17, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3220 (_1.ptx:2383) @!%p1 bra $Lt_12_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32d0 (_1.ptx:2414) cvta.local.u64 %rd15, __cuda___cuda_local_var_75907_7_non_const_prefix_32144;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3268 (_1.ptx:2395) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3298 (_1.ptx:2404) mov.s32 %r20, %r23;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3278 (_1.ptx:2397) @%p7 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3298 (_1.ptx:2404) mov.s32 %r20, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3288 (_1.ptx:2399) bra.uni $L_12_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3298 (_1.ptx:2404) mov.s32 %r20, %r23;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x32b8 (_1.ptx:2408) @%p8 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32c0 (_1.ptx:2409) bra.uni $Lt_12_11010;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x32c0 (_1.ptx:2409) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32d0 (_1.ptx:2414) cvta.local.u64 %rd15, __cuda___cuda_local_var_75907_7_non_const_prefix_32144;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph13printStats1x1Ev
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph13printStats1x1Ev'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_43_161584" from 0x80 to 0x8c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_321600" from 0x100 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_561624" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_801648" from 0x200 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_1121680" from 0x280 to 0x298
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_1361704" from 0x300 to 0x318
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_1601728" from 0x380 to 0x39c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_1921760" from 0x400 to 0x418
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x418 to 0x420
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x420 to 0x428
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph8print1x1Ev'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph8print1x1Ev'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph8print1x1Ev...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3508 (_1.ptx:2512) @!%p1 bra $Lt_13_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (_1.ptx:2865) ld.u32 %r73, [%rd2+8];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3538 (_1.ptx:2520) @!%p2 bra $Lt_13_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3600 (_1.ptx:2551) mov.u32 %r15, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3568 (_1.ptx:2527) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_194_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3600 (_1.ptx:2551) mov.u32 %r15, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3610 (_1.ptx:2553) @%p5 bra $Lt_13_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (_1.ptx:2857) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3640 (_1.ptx:2562) @!%p2 bra $Lt_13_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d0 (_1.ptx:2704) @!%p2 bra $Lt_13_34050;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3678 (_1.ptx:2570) @%p6 bra $Lt_13_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d0 (_1.ptx:2704) @!%p2 bra $Lt_13_34050;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3690 (_1.ptx:2574) @%p7 bra $Lt_13_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3790 (_1.ptx:2613) neg.s32 %r30, %r22;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x36b8 (_1.ptx:2579) @%p8 bra $Lt_13_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3790 (_1.ptx:2613) neg.s32 %r30, %r22;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x36e8 (_1.ptx:2586) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_194_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3790 (_1.ptx:2613) neg.s32 %r30, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x37a0 (_1.ptx:2615) @%p9 bra $Lt_13_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d0 (_1.ptx:2704) @!%p2 bra $Lt_13_34050;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x37c8 (_1.ptx:2620) @%p10 bra $Lt_13_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d0 (_1.ptx:2704) @!%p2 bra $Lt_13_34050;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x37f8 (_1.ptx:2627) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_194_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d0 (_1.ptx:2704) @!%p2 bra $Lt_13_34050;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3808 (_1.ptx:2632) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_194_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d0 (_1.ptx:2704) @!%p2 bra $Lt_13_34050;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3838 (_1.ptx:2640) @!%p2 bra $Lt_13_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39b8 (_1.ptx:2699) ld.u32 %r3, [%rd2+4];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3880 (_1.ptx:2650) @%p11 bra $Lt_13_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3920 (_1.ptx:2676) st.local.u32 [__cuda___cuda__temp__valist_array_49_801648+24], %r42;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x38b0 (_1.ptx:2657) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_194_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3920 (_1.ptx:2676) st.local.u32 [__cuda___cuda__temp__valist_array_49_801648+24], %r42;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3950 (_1.ptx:2682) bra.uni $Lt_13_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39b8 (_1.ptx:2699) ld.u32 %r3, [%rd2+4];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x39d0 (_1.ptx:2704) @!%p2 bra $Lt_13_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d40 (_1.ptx:2842) st.local.u32 [__cuda___cuda__temp__valist_array_43_161584+0], %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3a08 (_1.ptx:2712) @%p12 bra $Lt_13_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d40 (_1.ptx:2842) st.local.u32 [__cuda___cuda__temp__valist_array_43_161584+0], %r5;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3a20 (_1.ptx:2716) @%p13 bra $Lt_13_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b10 (_1.ptx:2753) neg.s32 %r57, %r49;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3a48 (_1.ptx:2721) @%p14 bra $Lt_13_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b10 (_1.ptx:2753) neg.s32 %r57, %r49;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3a78 (_1.ptx:2728) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_194_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b10 (_1.ptx:2753) neg.s32 %r57, %r49;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x3b20 (_1.ptx:2755) @%p15 bra $Lt_13_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d40 (_1.ptx:2842) st.local.u32 [__cuda___cuda__temp__valist_array_43_161584+0], %r5;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3b48 (_1.ptx:2760) @%p16 bra $Lt_13_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d40 (_1.ptx:2842) st.local.u32 [__cuda___cuda__temp__valist_array_43_161584+0], %r5;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3b78 (_1.ptx:2767) bra.uni $LDWendi__ZN5Graph9getWeightEjj_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d40 (_1.ptx:2842) st.local.u32 [__cuda___cuda__temp__valist_array_43_161584+0], %r5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3b88 (_1.ptx:2772) bra.uni $LDWendi__ZN5Graph9getWeightEjj_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d40 (_1.ptx:2842) st.local.u32 [__cuda___cuda__temp__valist_array_43_161584+0], %r5;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3bb8 (_1.ptx:2780) @!%p2 bra $Lt_13_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d38 (_1.ptx:2839) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x3c00 (_1.ptx:2790) @%p17 bra $Lt_13_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca0 (_1.ptx:2816) st.local.u32 [__cuda___cuda__temp__valist_array_51_1601728+24], %r68;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x3c30 (_1.ptx:2797) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_194_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ca0 (_1.ptx:2816) st.local.u32 [__cuda___cuda__temp__valist_array_51_1601728+24], %r68;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:2822) bra.uni $Lt_13_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d38 (_1.ptx:2839) mov.u32 %r61, 1000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x3d98 (_1.ptx:2854) @%p18 bra $Lt_13_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (_1.ptx:2857) add.u32 %r5, %r5, 1;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x3db8 (_1.ptx:2860) @%p2 bra $Lt_13_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dc0 (_1.ptx:2861) bra.uni $Lt_13_25858;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x3dc0 (_1.ptx:2861) bra.uni $Lt_13_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (_1.ptx:2865) ld.u32 %r73, [%rd2+8];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3de0 (_1.ptx:2867) @%p19 bra $Lt_13_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e20 (_1.ptx:2878) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph8print1x1Ev
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph8print1x1Ev'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_161784" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12getOutDegreeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12getOutDegreeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12getOutDegreeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3e58 (_1.ptx:2898) @%p1 bra $Lt_14_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_1.ptx:2929) mov.s32 %r12, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3e88 (_1.ptx:2905) bra.uni $LBB5__ZN5Graph12getOutDegreeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_1.ptx:2929) mov.s32 %r12, %r4;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12getOutDegreeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12getOutDegreeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_161808" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph11getInDegreeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph11getInDegreeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph11getInDegreeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3f70 (_1.ptx:2951) @%p1 bra $Lt_15_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4040 (_1.ptx:2982) mov.s32 %r12, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3fa0 (_1.ptx:2958) bra.uni $LBB5__ZN5Graph11getInDegreeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4040 (_1.ptx:2982) mov.s32 %r12, %r4;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph11getInDegreeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph11getInDegreeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_161832" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_401856" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_721888" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x198 to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x1a0 to 0x1a8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph14getDestinationEjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph14getDestinationEjj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph14getDestinationEjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4098 (_1.ptx:3008) @!%p1 bra $Lt_16_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4420 (_1.ptx:3148) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x40d0 (_1.ptx:3016) @%p2 bra $Lt_16_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4420 (_1.ptx:3148) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3020) @%p3 bra $Lt_16_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41e0 (_1.ptx:3058) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4110 (_1.ptx:3025) @%p4 bra $L_16_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41e0 (_1.ptx:3058) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4140 (_1.ptx:3032) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41e0 (_1.ptx:3058) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x41f8 (_1.ptx:3061) @%p5 bra $Lt_16_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4420 (_1.ptx:3148) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4218 (_1.ptx:3065) @%p6 bra $L_16_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4420 (_1.ptx:3148) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4248 (_1.ptx:3072) bra.uni $LBB21__ZN5Graph14getDestinationEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4420 (_1.ptx:3148) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4258 (_1.ptx:3077) bra.uni $LBB21__ZN5Graph14getDestinationEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4420 (_1.ptx:3148) mov.s32 %r34, %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4288 (_1.ptx:3085) @!%p1 bra $Lt_16_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4418 (_1.ptx:3146) ld.u32 %r21, [%rd2+4];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x42d8 (_1.ptx:3096) @%p7 bra $Lt_16_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3122) st.local.u32 [__cuda___cuda__temp__valist_array_49_401856+24], %r29;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4308 (_1.ptx:3103) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3122) st.local.u32 [__cuda___cuda__temp__valist_array_49_401856+24], %r29;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x43a8 (_1.ptx:3128) bra.uni $Lt_16_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4418 (_1.ptx:3146) ld.u32 %r21, [%rd2+4];
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph14getDestinationEjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph14getDestinationEjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_161912" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_401936" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_721968" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x198 to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x1a0 to 0x1a8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph9getWeightEjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph9getWeightEjj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph9getWeightEjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4478 (_1.ptx:3174) @!%p1 bra $Lt_17_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4800 (_1.ptx:3314) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x44b0 (_1.ptx:3182) @%p2 bra $Lt_17_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4800 (_1.ptx:3314) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3186) @%p3 bra $Lt_17_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c0 (_1.ptx:3224) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x44f0 (_1.ptx:3191) @%p4 bra $L_17_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c0 (_1.ptx:3224) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4520 (_1.ptx:3198) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c0 (_1.ptx:3224) add.u32 %r17, %r9, %r4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x45d8 (_1.ptx:3227) @%p5 bra $Lt_17_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4800 (_1.ptx:3314) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x45f8 (_1.ptx:3231) @%p6 bra $L_17_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4800 (_1.ptx:3314) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4628 (_1.ptx:3238) bra.uni $LBB21__ZN5Graph9getWeightEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4800 (_1.ptx:3314) mov.s32 %r34, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4638 (_1.ptx:3243) bra.uni $LBB21__ZN5Graph9getWeightEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4800 (_1.ptx:3314) mov.s32 %r34, %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4668 (_1.ptx:3251) @!%p1 bra $Lt_17_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f8 (_1.ptx:3312) mov.u32 %r21, 1000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x46b8 (_1.ptx:3262) @%p7 bra $Lt_17_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_1.ptx:3288) st.local.u32 [__cuda___cuda__temp__valist_array_51_401936+24], %r29;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x46e8 (_1.ptx:3269) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_1.ptx:3288) st.local.u32 [__cuda___cuda__temp__valist_array_51_401936+24], %r29;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4788 (_1.ptx:3294) bra.uni $Lt_17_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f8 (_1.ptx:3312) mov.u32 %r21, 1000000000;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph9getWeightEjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph9getWeightEjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_161992" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_51_402016" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_722048" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_53_962072" from 0x200 to 0x218
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x218 to 0x220
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x220 to 0x228
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph10getMinEdgeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph10getMinEdgeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph10getMinEdgeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4848 (_1.ptx:3339) @%p1 bra $Lt_18_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5090 (_1.ptx:3674) mov.s32 %r76, %r61;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4888 (_1.ptx:3348) @!%p2 bra $Lt_18_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5090 (_1.ptx:3674) mov.s32 %r76, %r61;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x48a0 (_1.ptx:3352) @%p3 bra $Lt_18_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (_1.ptx:3464) mov.s32 %r31, %r19;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x48a8 (_1.ptx:3354) @!%p2 bra $Lt_18_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a8 (_1.ptx:3393) mov.u32 %r16, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x48d0 (_1.ptx:3359) @%p4 bra $Lt_18_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a8 (_1.ptx:3393) mov.u32 %r16, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4908 (_1.ptx:3367) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_206_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a8 (_1.ptx:3393) mov.u32 %r16, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x49b8 (_1.ptx:3395) @%p5 bra $Lt_18_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (_1.ptx:3464) mov.s32 %r31, %r19;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x49d8 (_1.ptx:3399) @%p6 bra $Lt_18_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (_1.ptx:3464) mov.s32 %r31, %r19;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4a08 (_1.ptx:3406) bra.uni $LDWendi__ZN5Graph9getWeightEjj_206_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (_1.ptx:3464) mov.s32 %r31, %r19;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4a18 (_1.ptx:3411) bra.uni $LDWendi__ZN5Graph9getWeightEjj_206_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b60 (_1.ptx:3464) mov.s32 %r31, %r19;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4a98 (_1.ptx:3429) @%p7 bra $Lt_18_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b28 (_1.ptx:3453) st.local.u32 [__cuda___cuda__temp__valist_array_51_402016+24], %r28;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4ab8 (_1.ptx:3434) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_206_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b28 (_1.ptx:3453) st.local.u32 [__cuda___cuda__temp__valist_array_51_402016+24], %r28;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4b78 (_1.ptx:3467) @%p8 bra $Lt_18_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f48 (_1.ptx:3626) mov.s32 %r61, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4bb0 (_1.ptx:3477) @!%p9 bra $Lt_18_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f00 (_1.ptx:3611) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x4bd8 (_1.ptx:3483) @%p10 bra $Lt_18_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f00 (_1.ptx:3611) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:3487) @%p11 bra $Lt_18_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce0 (_1.ptx:3524) neg.s32 %r46, %r8;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4c18 (_1.ptx:3492) @%p12 bra $Lt_18_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce0 (_1.ptx:3524) neg.s32 %r46, %r8;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c48 (_1.ptx:3499) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_206_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce0 (_1.ptx:3524) neg.s32 %r46, %r8;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4cf0 (_1.ptx:3526) @%p13 bra $Lt_18_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f00 (_1.ptx:3611) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x4d18 (_1.ptx:3531) @%p14 bra $Lt_18_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f00 (_1.ptx:3611) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x4d48 (_1.ptx:3538) bra.uni $LDWendi__ZN5Graph9getWeightEjj_206_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f00 (_1.ptx:3611) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x4d58 (_1.ptx:3543) bra.uni $LDWendi__ZN5Graph9getWeightEjj_206_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f00 (_1.ptx:3611) setp.ge.u32 %p16, %r50, %r31;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x4d88 (_1.ptx:3551) @!%p9 bra $Lt_18_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ef8 (_1.ptx:3608) mov.u32 %r50, 1000000000;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x4dd0 (_1.ptx:3561) @%p15 bra $Lt_18_31234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_1.ptx:3585) st.local.u32 [__cuda___cuda__temp__valist_array_51_402016+24], %r28;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x4df0 (_1.ptx:3566) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_206_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_1.ptx:3585) st.local.u32 [__cuda___cuda__temp__valist_array_51_402016+24], %r28;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x4e90 (_1.ptx:3591) bra.uni $Lt_18_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ef8 (_1.ptx:3608) mov.u32 %r50, 1000000000;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x4f08 (_1.ptx:3612) @%p16 bra $Lt_18_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f20 (_1.ptx:3618) add.u32 %r34, %r34, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x4f30 (_1.ptx:3620) @%p17 bra $Lt_18_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f38 (_1.ptx:3621) bra.uni $Lt_18_29442;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x4f38 (_1.ptx:3621) bra.uni $Lt_18_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f48 (_1.ptx:3626) mov.s32 %r61, %r35;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x4f50 (_1.ptx:3627) bra.uni $LBB52__ZN5Graph10getMinEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5090 (_1.ptx:3674) mov.s32 %r76, %r61;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x4ff0 (_1.ptx:3650) bra.uni $LBB52__ZN5Graph10getMinEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5090 (_1.ptx:3674) mov.s32 %r76, %r61;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph10getMinEdgeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph10getMinEdgeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_162096" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12getFirstEdgeEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12getFirstEdgeEj'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12getFirstEdgeEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x50d8 (_1.ptx:3696) @%p1 bra $Lt_19_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b0 (_1.ptx:3766) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5118 (_1.ptx:3706) @%p2 bra $Lt_19_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b0 (_1.ptx:3766) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5140 (_1.ptx:3711) @%p3 bra $L_19_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b0 (_1.ptx:3766) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5170 (_1.ptx:3718) bra.uni $LBB9__ZN5Graph12getFirstEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b0 (_1.ptx:3766) mov.s32 %r22, %r7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5210 (_1.ptx:3742) bra.uni $LBB9__ZN5Graph12getFirstEdgeEj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b0 (_1.ptx:3766) mov.s32 %r22, %r7;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12getFirstEdgeEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12getFirstEdgeEj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_162120" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xa0 to 0xa8
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12computeStatsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12computeStatsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12computeStatsEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x52f0 (_1.ptx:3787) @!%p1 bra $Lt_20_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5478 (_1.ptx:3852) @!%p1 bra $Lt_20_12290;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5340 (_1.ptx:3799) @%p2 bra $Lt_20_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_1.ptx:3805) setp.le.u32 %p3, %r1, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5360 (_1.ptx:3806) @%p3 bra $Lt_20_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5418 (_1.ptx:3835) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5380 (_1.ptx:3811) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_201_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5418 (_1.ptx:3835) ld.u64 %rd12, [%rd2+88];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5430 (_1.ptx:3838) @%p4 bra $Lt_20_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_1.ptx:3843) add.u32 %r3, %r3, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5460 (_1.ptx:3847) @%p5 bra $Lt_20_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5468 (_1.ptx:3848) mov.u32 %r15, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5478 (_1.ptx:3852) @!%p1 bra $Lt_20_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5528 (_1.ptx:3883) st.u32 [%rd2+96], %r18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x54c0 (_1.ptx:3864) @%p6 bra $Lt_20_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3873) mov.s32 %r18, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x54d0 (_1.ptx:3866) @%p7 bra $Lt_20_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3873) mov.s32 %r18, %r21;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x54e0 (_1.ptx:3868) bra.uni $L_20_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54f0 (_1.ptx:3873) mov.s32 %r18, %r21;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5510 (_1.ptx:3877) @%p8 bra $Lt_20_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5518 (_1.ptx:3878) bra.uni $Lt_20_11010;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5518 (_1.ptx:3878) bra.uni $Lt_20_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5528 (_1.ptx:3883) st.u32 [%rd2+96], %r18;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12computeStatsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12computeStatsEv'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_55_162144" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_49_402168" from 0x100 to 0x11c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_722200" from 0x180 to 0x198
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_57_962224" from 0x200 to 0x214
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x214 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x21c to 0x224
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph13computeLevelsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph13computeLevelsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph13computeLevelsEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5580 (_1.ptx:3911) @%p1 bra $Lt_21_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a30 (_1.ptx:4107) mov.s32 %r37, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x55d8 (_1.ptx:3924) @%p2 bra $Lt_21_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a30 (_1.ptx:4107) mov.s32 %r37, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5618 (_1.ptx:3935) @!%p3 bra $Lt_21_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5928 (_1.ptx:4061) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5640 (_1.ptx:3941) @%p4 bra $Lt_21_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5928 (_1.ptx:4061) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5658 (_1.ptx:3945) @%p5 bra $Lt_21_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_1.ptx:3978) neg.s32 %r21, %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5680 (_1.ptx:3950) @%p6 bra $Lt_21_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_1.ptx:3978) neg.s32 %r21, %r18;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x56b0 (_1.ptx:3957) bra.uni $LDWendi__ZN5Graph12getFirstEdgeEj_190_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_1.ptx:3978) neg.s32 %r21, %r18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5738 (_1.ptx:3980) @%p7 bra $Lt_21_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5928 (_1.ptx:4061) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5760 (_1.ptx:3985) @%p8 bra $Lt_21_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5928 (_1.ptx:4061) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5790 (_1.ptx:3992) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_190_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5928 (_1.ptx:4061) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x57a0 (_1.ptx:3997) bra.uni $LDWendi__ZN5Graph14getDestinationEjj_190_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5928 (_1.ptx:4061) setp.ge.u32 %p10, %r25, %r14;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x57a8 (_1.ptx:4000) @!%p3 bra $Lt_21_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5918 (_1.ptx:4057) ld.u32 %r14, [%rd2+4];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x57f0 (_1.ptx:4010) @%p9 bra $Lt_21_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:4034) st.local.u32 [__cuda___cuda__temp__valist_array_49_402168+24], %r28;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5810 (_1.ptx:4015) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_190_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:4034) st.local.u32 [__cuda___cuda__temp__valist_array_49_402168+24], %r28;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x58b0 (_1.ptx:4040) bra.uni $Lt_21_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5918 (_1.ptx:4057) ld.u32 %r14, [%rd2+4];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x5930 (_1.ptx:4062) @%p10 bra $Lt_21_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59f8 (_1.ptx:4096) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x5970 (_1.ptx:4070) @%p11 bra $Lt_21_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59f8 (_1.ptx:4096) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x5988 (_1.ptx:4075) bra.uni $Lt_21_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59f8 (_1.ptx:4096) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x5998 (_1.ptx:4080) @%p12 bra $Lt_21_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59f8 (_1.ptx:4096) add.u32 %r11, %r11, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x5a08 (_1.ptx:4098) @%p13 bra $Lt_21_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a10 (_1.ptx:4099) bra.uni $Lt_21_16642;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5a10 (_1.ptx:4099) bra.uni $Lt_21_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a30 (_1.ptx:4107) mov.s32 %r37, %r12;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5a20 (_1.ptx:4102) bra.uni $Lt_21_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a30 (_1.ptx:4107) mov.s32 %r37, %r12;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph13computeLevelsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph13computeLevelsEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12findMaxLevelEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12findMaxLevelEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12findMaxLevelEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a70 (_1.ptx:4125) @%p1 bra $Lt_22_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (_1.ptx:4156) mov.s32 %r9, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5ab8 (_1.ptx:4137) @%p2 bra $Lt_22_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ae8 (_1.ptx:4146) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5ac8 (_1.ptx:4139) @%p3 bra $Lt_22_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ae8 (_1.ptx:4146) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4141) bra.uni $L_22_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ae8 (_1.ptx:4146) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5b08 (_1.ptx:4150) @%p4 bra $Lt_22_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b10 (_1.ptx:4151) bra.uni $Lt_22_3074;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5b10 (_1.ptx:4151) bra.uni $Lt_22_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (_1.ptx:4156) mov.s32 %r9, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12findMaxLevelEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12findMaxLevelEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph15computeDiameterEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph15computeDiameterEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph15computeDiameterEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5b60 (_1.ptx:4174) @%p1 bra $Lt_23_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c10 (_1.ptx:4205) st.u32 [%rd2+96], %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5ba8 (_1.ptx:4186) @%p2 bra $Lt_23_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bd8 (_1.ptx:4195) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5bb8 (_1.ptx:4188) @%p3 bra $Lt_23_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bd8 (_1.ptx:4195) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5bc8 (_1.ptx:4190) bra.uni $L_23_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bd8 (_1.ptx:4195) mov.s32 %r5, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5bf8 (_1.ptx:4199) @%p4 bra $Lt_23_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c00 (_1.ptx:4200) bra.uni $Lt_23_3074;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5c00 (_1.ptx:4200) bra.uni $Lt_23_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c10 (_1.ptx:4205) st.u32 [%rd2+96], %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph15computeDiameterEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph15computeDiameterEv'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_45_162248" from 0x80 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_47_402272" from 0x100 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x118 to 0x120
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x120 to 0x128
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph12computeInOutEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph12computeInOutEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph12computeInOutEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c48 (_1.ptx:4227) @!%p1 bra $Lt_24_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e80 (_1.ptx:4320) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c70 (_1.ptx:4234) @!%p2 bra $Lt_24_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d38 (_1.ptx:4265) ld.u64 %rd10, [%rd2+80];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5ca0 (_1.ptx:4241) bra.uni $LDWendi__ZN5Graph12getOutDegreeEj_207_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d38 (_1.ptx:4265) ld.u64 %rd10, [%rd2+80];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5d50 (_1.ptx:4268) @%p5 bra $Lt_24_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d60 (_1.ptx:4273) ld.u32 %r13, [%rd2+4];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5d70 (_1.ptx:4275) @%p6 bra $Lt_24_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_1.ptx:4306) ld.u64 %rd17, [%rd2+88];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5da0 (_1.ptx:4282) bra.uni $LDWendi__ZN5Graph11getInDegreeEj_207_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_1.ptx:4306) ld.u64 %rd17, [%rd2+88];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5e50 (_1.ptx:4309) @%p7 bra $Lt_24_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (_1.ptx:4314) add.u32 %r3, %r3, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5e78 (_1.ptx:4317) @%p2 bra $Lt_24_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e80 (_1.ptx:4320) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph12computeInOutEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph12computeInOutEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN5Graph10initLevelsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN5Graph10initLevelsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN5Graph10initLevelsEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5ed0 (_1.ptx:4340) @%p1 bra $Lt_25_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f00 (_1.ptx:4349) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN5Graph10initLevelsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN5Graph10initLevelsEv'.
GPGPU-Sim PTX: allocating global region for "__constant889" from 0x880 to 0x8c5 (global memory space)
GPGPU-Sim PTX: allocating global region for "__constant890" from 0x900 to 0x911 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_59_162296" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_malloc" from 0x94 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudareta_malloc" from 0x9c to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xac to 0xb4
GPGPU-Sim PTX: instruction assembly for function '_ZN4ListC1Ej'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding dominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4ListC1Ej'...
GPGPU-Sim PTX: reconvergence points for _ZN4ListC1Ej...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5f60 (_1.ptx:4381) @%p1 bra $Lt_26_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6048 (_1.ptx:4417) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5fb0 (_1.ptx:4392) @%p2 bra $Lt_26_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6048 (_1.ptx:4417) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6038 (_1.ptx:4410) bra.uni $Lt_26_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6048 (_1.ptx:4417) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4ListC1Ej
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4ListC1Ej'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4initEPjjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4initEPjjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4initEPjjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4initEPjjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4initEPjjj'.
GPGPU-Sim PTX: allocating global region for "__constant893" from 0x980 to 0x9b9 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_61_162320" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x94 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x9c to 0xa4
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4pushEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4pushEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4pushEj'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4pushEj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x60e0 (_1.ptx:4461) @%p1 bra $Lt_28_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61c0 (_1.ptx:4495) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x60f8 (_1.ptx:4464) @%p2 bra $L_28_1538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61c0 (_1.ptx:4495) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6130 (_1.ptx:4472) bra.uni $L_28_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61c0 (_1.ptx:4495) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4pushEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4pushEj'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4List7toArrayEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List7toArrayEv'...
GPGPU-Sim PTX: reconvergence points for _ZN4List7toArrayEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List7toArrayEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List7toArrayEv'.
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_free" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_ZN4List5clearEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List5clearEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List5clearEv'...
GPGPU-Sim PTX: reconvergence points for _ZN4List5clearEv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6218 (_1.ptx:4525) @%p1 bra $Lt_30_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6238 (_1.ptx:4531) mov.u32 %r1, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List5clearEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List5clearEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4sizeEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4sizeEv'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4sizeEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4sizeEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4sizeEv'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_63_162344" from 0x80 to 0x94
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_malloc" from 0x94 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudareta_malloc" from 0x9c to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_free" from 0xb4 to 0xbc
GPGPU-Sim PTX: instruction assembly for function '_ZN4List4uniqEPjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4List4uniqEPjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4List4uniqEPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x62c8 (_1.ptx:4578) @%p1 bra $Lt_32_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6540 (_1.ptx:4679) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x62d0 (_1.ptx:4579) bra.uni $LBB19__ZN4List4uniqEPjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6540 (_1.ptx:4679) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6318 (_1.ptx:4590) @%p2 bra $Lt_32_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6540 (_1.ptx:4679) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x63a0 (_1.ptx:4608) bra.uni $LBB19__ZN4List4uniqEPjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6540 (_1.ptx:4679) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x63c0 (_1.ptx:4614) @%p3 bra $Lt_32_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64b0 (_1.ptx:4653) mov.u64 %rd20, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6430 (_1.ptx:4631) @%p4 bra $Lt_32_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:4644) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6460 (_1.ptx:4637) @%p5 bra $Lt_32_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:4644) add.u32 %r18, %r18, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6498 (_1.ptx:4647) @%p6 bra $Lt_32_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64a0 (_1.ptx:4648) bra.uni $Lt_32_6146;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x64a0 (_1.ptx:4648) bra.uni $Lt_32_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64b0 (_1.ptx:4653) mov.u64 %rd20, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x64c0 (_1.ptx:4655) @%p7 bra $Lt_32_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64e0 (_1.ptx:4662) mov.u32 %r22, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4List4uniqEPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4List4uniqEPjj'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace16numberOfElementsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace16numberOfElementsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace16numberOfElementsEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace16numberOfElementsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace16numberOfElementsEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace18numberOfComponentsEv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace18numberOfComponentsEv'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace18numberOfComponentsEv...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace18numberOfComponentsEv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace18numberOfComponentsEv'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace6isBossEj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace6isBossEj'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace6isBossEj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace6isBossEj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace6isBossEj'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace4findEjb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace4findEjb'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace4findEjb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6678 (_1.ptx:4758) @%p1 bra $Lt_36_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66d8 (_1.ptx:4775) mov.u32 %r11, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x66d0 (_1.ptx:4773) @%p2 bra $Lt_36_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66d8 (_1.ptx:4775) mov.u32 %r11, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x66e8 (_1.ptx:4777) @%p3 bra $Lt_36_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66f8 (_1.ptx:4782) mov.s32 %r12, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace4findEjb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace4findEjb'.
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace5unifyEjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace5unifyEjj'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace5unifyEjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6778 (_1.ptx:4811) @%p1 bra $Lt_37_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67d8 (_1.ptx:4829) mov.s32 %r11, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x67d0 (_1.ptx:4826) @%p2 bra $Lt_37_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67d8 (_1.ptx:4829) mov.s32 %r11, %r5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6810 (_1.ptx:4838) @%p3 bra $Lt_37_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6870 (_1.ptx:4856) setp.ne.u32 %p5, %r11, %r5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6868 (_1.ptx:4853) @%p4 bra $Lt_37_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6870 (_1.ptx:4856) setp.ne.u32 %p5, %r11, %r5;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6878 (_1.ptx:4857) @%p5 bra $Lt_37_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6968 (_1.ptx:4903) mov.s32 %r25, %r16;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6888 (_1.ptx:4860) bra.uni $LBB15__ZN14ComponentSpace5unifyEjj;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6968 (_1.ptx:4903) mov.s32 %r25, %r16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x68a8 (_1.ptx:4867) @%p6 bra $Lt_37_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68c0 (_1.ptx:4874) cvt.u64.u32 %rd16, %r18;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x68f0 (_1.ptx:4880) @%p7 bra $Lt_37_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6968 (_1.ptx:4903) mov.s32 %r25, %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6908 (_1.ptx:4886) bra.uni $Lt_37_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6740 (_1.ptx:4803) mov.s32 %r5, %r2;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace5unifyEjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace5unifyEjj'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda__temp__valist_array_68_24424" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma1_vprintf" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparma2_vprintf" from 0x18 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_ZN14ComponentSpace8print1x1Ev'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding dominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding postdominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN14ComponentSpace8print1x1Ev'...
GPGPU-Sim PTX: reconvergence points for _ZN14ComponentSpace8print1x1Ev...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x69d8 (_1.ptx:4931) @%p1 bra $Lt_38_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a70 (_1.ptx:4955) cvta.global.u64 %rd12, __constant906;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6a60 (_1.ptx:4951) @%p2 bra $Lt_38_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a68 (_1.ptx:4952) cvta.local.u64 %rd3, __cuda___cuda__temp__valist_array_68_24424;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN14ComponentSpace8print1x1Ev
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN14ComponentSpace8print1x1Ev'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wNWOPp"
Running: cat _ptx_wNWOPp | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_M9rVU3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_M9rVU3 --output-file  /dev/null 2> _ptx_wNWOPpinfo"
GPGPU-Sim PTX: Kernel '_Z6drelaxPj5GraphPb' : regs=28, lmem=0, smem=0, cmem=228
GPGPU-Sim PTX: Kernel '_Z15dverifysolutionPj5GraphS_' : regs=25, lmem=0, smem=0, cmem=224
GPGPU-Sim PTX: Kernel '_Z10initializePjj' : regs=6, lmem=0, smem=0, cmem=116
GPGPU-Sim PTX: Kernel '_Z7dinitcsjPjS_' : regs=8, lmem=0, smem=0, cmem=128
GPGPU-Sim PTX: Kernel '_Z8print1x114ComponentSpace' : regs=18, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z9dprint1x15Graph' : regs=27, lmem=0, smem=0, cmem=208
GPGPU-Sim PTX: Kernel '_Z11dinitlevels5Graph' : regs=6, lmem=0, smem=0, cmem=208
GPGPU-Sim PTX: Kernel '_Z14dcomputelevels5GraphPb' : regs=26, lmem=0, smem=0, cmem=216
GPGPU-Sim PTX: Kernel '_Z11dprintstats5Graph' : regs=24, lmem=0, smem=0, cmem=212
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wNWOPp _ptx2_M9rVU3 _ptx_wNWOPpinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__constant876' ...  wrote 53 bytes
GPGPU-Sim PTX:     initializing '__constant877' ...  wrote 18 bytes
GPGPU-Sim PTX:     initializing '__constant880' ...  wrote 62 bytes
GPGPU-Sim PTX:     initializing '__constant882' ...  wrote 53 bytes
GPGPU-Sim PTX:     initializing '__constant867' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant869' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant870' ...  wrote 34 bytes
GPGPU-Sim PTX:     initializing '__constant871' ...  wrote 34 bytes
GPGPU-Sim PTX:     initializing '__constant872' ...  wrote 28 bytes
GPGPU-Sim PTX:     initializing '__constant885' ...  wrote 31 bytes
GPGPU-Sim PTX:     initializing '__constant873' ...  wrote 7 bytes
GPGPU-Sim PTX:     initializing '__constant874' ...  wrote 10 bytes
GPGPU-Sim PTX:     initializing '__constant875' ...  wrote 36 bytes
GPGPU-Sim PTX:     initializing '__constant906' ...  wrote 21 bytes
GPGPU-Sim PTX:     initializing '__constant907' ...  wrote 12 bytes
GPGPU-Sim PTX:     initializing '__constant889' ...  wrote 69 bytes
GPGPU-Sim PTX:     initializing '__constant890' ...  wrote 17 bytes
GPGPU-Sim PTX:     initializing '__constant893' ...  wrote 57 bytes
GPGPU-Sim PTX: finished loading globals (598 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15dverifysolutionPj5GraphS_ : hostFun 0x0x402fd0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10initializePjj : hostFun 0x0x402ef0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7dinitcsjPjS_ : hostFun 0x0x402f50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8print1x114ComponentSpace : hostFun 0x0x402cb0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9dprint1x15Graph : hostFun 0x0x402c70, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dinitlevels5Graph : hostFun 0x0x402c30, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dcomputelevels5GraphPb : hostFun 0x0x402cf0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dprintstats5Graph : hostFun 0x0x402bf0, fat_cubin_handle = 1
Found 1 devices, using device 0 (GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ), compute capability 2.0, cores 15*32.
nnodes=1048576, nedges=8259994.
	  1%	 10%	 20%	 30%	 40%	 50%	 60%	 70%	 80%	 90%	100%initializing.

GPGPU-Sim PTX: cudaLaunch for 0x0x402ef0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10initializePjj' to stream 0, gridDim= (2048,1,1) blockDim = (512,1,1) 
kernel '_Z10initializePjj' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10initializePjj'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 30720 (ipc=61.4) sim_rate=6144 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 13:01:30 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(35,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1531,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1532,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1550,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1551,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1610,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1653,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1654,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1673,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1674,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1699,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1700,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1713,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1714,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1722,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1723,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1771,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1772,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1797,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1798,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(51,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1856,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1857,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1865,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1866,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1878,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1879,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1897,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1898,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1928,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1929,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 421536 (ipc=210.8) sim_rate=70256 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:01:31 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2135,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2136,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2147,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2148,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2172,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2173,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2235,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2236,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2265,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2266,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2314,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2315,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2353,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2354,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(66,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2368,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2369,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2392,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2393,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2394,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2395,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2474,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2475,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2481,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2482,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2502,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2503,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2533,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2534,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2563,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2564,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2612,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2613,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2722,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2723,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2758,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2759,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2775,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2776,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2797,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2798,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2813,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2814,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(77,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2858,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2859,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2860,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2861,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2864,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2865,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2904,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2905,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2905,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2906,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2937,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2938,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2944,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2945,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3065,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3066,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3096,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3097,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3132,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3133,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3161,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3162,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3172,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3173,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3213,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3214,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(91,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3219,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3220,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3254,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3255,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3281,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3282,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3376,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3376,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3377,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3377,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3427,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3428,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3535,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3536,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3555,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3556,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3571,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3572,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3623,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3624,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3680,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3681,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3703,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3704,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3713,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3714,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3725,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3726,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(105,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3758,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3759,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3760,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3761,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3767,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3768,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3789,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3790,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3806,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3807,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3868,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3869,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3950,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3951,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 815136 (ipc=203.8) sim_rate=116448 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:01:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4044,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4045,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4075,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4076,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4138,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4139,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4169,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4170,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4181,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4182,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(118,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4315,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4316,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4316,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4317,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4361,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4362,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4396,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4420,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4421,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4432,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4433,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4438,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4439,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4445,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4446,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4480,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4481,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4506,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4507,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4559,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4560,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4572,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4573,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4576,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4577,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(128,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4607,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4608,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4665,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4666,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4682,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4683,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4727,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4728,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4774,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4775,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4795,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4796,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4816,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4817,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4885,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4886,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4919,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4920,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4959,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4960,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4994,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4995,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5049,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5050,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(142,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5079,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5080,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5124,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5125,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5173,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5174,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5182,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5183,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5201,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5202,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5238,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5239,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5295,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5296,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5335,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5336,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5349,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5350,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5352,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5353,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5375,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5376,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5377,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5378,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5422,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5423,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5424,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5425,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(152,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5469,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5470,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5487,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5488,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1130560 (ipc=205.6) sim_rate=141320 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:01:33 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5508,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5509,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5562,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5563,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5566,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5567,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5659,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5660,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5717,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5718,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5793,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5794,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5819,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5820,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5859,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5860,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5919,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5920,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(168,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5980,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5981,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6008,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6009,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6088,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6089,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6102,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6103,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6142,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6143,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6151,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6152,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6182,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6183,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6222,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6223,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6230,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6231,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6269,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6270,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6283,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6284,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6325,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6326,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6369,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6370,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6373,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6374,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6400,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6401,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(181,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6489,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6490,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6493,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6494,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6556,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6557,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6561,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6562,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6572,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6573,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6715,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6716,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6727,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6728,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6733,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6734,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6833,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6834,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6907,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6908,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6974,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6975,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1395680 (ipc=199.4) sim_rate=155075 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:01:34 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7001,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7002,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(194,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7023,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7024,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7070,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7071,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7088,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7089,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7103,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7104,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7131,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7132,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7144,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7145,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7169,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7170,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7171,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(7172,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7178,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7179,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7214,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7215,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7216,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7217,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7309,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7310,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7318,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7319,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7340,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7341,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(210,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7402,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7403,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7495,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7496,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7558,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7559,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7582,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7583,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7694,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7694,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7695,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7695,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7728,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7729,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7761,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7762,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7762,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7763,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7767,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7768,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7768,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7769,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7800,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7801,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7839,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7840,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(222,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7884,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7885,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7941,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7942,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7951,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7956,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7957,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7959,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7960,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8038,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8039,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8080,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8081,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8134,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8135,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8138,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8139,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8166,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8167,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8169,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8170,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(234,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8293,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8294,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8369,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8395,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8396,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8433,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8434,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8440,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8441,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8478,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8479,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8502,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8503,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8516,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8517,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8663,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8664,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8666,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8667,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8677,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8678,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8690,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8691,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8722,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8723,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8726,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8727,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8744,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8745,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8766,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8767,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(249,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8804,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8805,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8811,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8844,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8845,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8891,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8892,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8894,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8895,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8931,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8932,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8963,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8964,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8967,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8968,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1834304 (ipc=203.8) sim_rate=183430 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:01:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9025,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9026,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9278,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9279,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9325,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9326,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(261,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9345,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9346,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9363,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9364,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9384,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9385,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9394,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9395,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9399,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9400,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9425,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9426,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9486,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9487,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9538,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9539,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9582,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9583,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9584,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9585,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9644,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9645,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9669,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9670,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9711,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9712,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(273,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9751,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9752,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9782,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9783,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9787,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9788,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9818,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9819,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9865,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9866,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9880,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9881,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9927,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9928,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9938,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9939,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10000,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10001,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10004,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10005,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10011,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10012,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10186,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10187,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10227,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10228,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(281,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10271,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10272,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10310,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10311,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10319,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10320,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10378,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10379,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10410,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10411,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10473,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10474,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10478,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10479,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2096320 (ipc=199.6) sim_rate=190574 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:01:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10503,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10504,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10553,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10554,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10557,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10558,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10558,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10558,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10559,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10559,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10593,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10594,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(297,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10662,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10663,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10672,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10673,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10765,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10766,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10793,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10794,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10796,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10797,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10975,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10976,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11038,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11039,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11039,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11040,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11068,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11069,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11072,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11073,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11080,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11081,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11131,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11132,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11141,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11142,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11179,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11180,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11180,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11181,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(310,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11242,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11243,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11287,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11288,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11295,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11296,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11325,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11326,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11358,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11359,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11397,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11397,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11398,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11398,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11399,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11400,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11403,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11404,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11428,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11429,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11468,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11469,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11497,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11498,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(325,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11528,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11529,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11590,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11591,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11623,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11624,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11654,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11655,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11900,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11901,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11945,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11946,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11975,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11976,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2387872 (ipc=199.0) sim_rate=198989 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:01:37 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12012,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12013,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12026,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12027,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12047,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12048,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12064,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12065,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12097,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12098,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12106,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12107,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(338,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12146,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12146,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12147,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12147,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12186,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12187,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12191,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12192,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12210,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12211,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12244,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12245,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12289,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12290,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12300,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12301,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12365,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12366,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12391,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12392,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12396,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12423,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12424,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12467,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12468,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(353,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12568,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12569,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12657,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12658,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12688,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(12689,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12706,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12707,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12719,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12720,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12733,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12734,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12759,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12760,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12916,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12917,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12925,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12926,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12966,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12967,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13005,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13006,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13009,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13010,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13050,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13051,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13059,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13060,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(364,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13094,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13095,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13144,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13145,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13148,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13149,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13233,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13234,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13238,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13239,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13242,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13243,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13309,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13366,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13367,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13371,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13372,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13402,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13403,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13433,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13434,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13459,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13460,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(376,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2710112 (ipc=200.7) sim_rate=208470 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:01:38 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13522,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13523,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13588,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13589,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13616,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13617,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13722,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13723,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13856,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13857,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13864,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13865,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13909,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13910,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13915,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13916,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13949,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13950,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13953,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13954,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13998,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13998,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13999,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13999,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14047,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14048,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(392,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14088,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14089,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14092,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14093,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14128,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14129,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14132,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14133,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14203,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14204,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14234,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14235,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14247,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14248,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14278,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14279,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14342,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14343,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14354,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14355,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14385,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14386,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14416,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14417,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14421,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14422,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(402,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14510,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14511,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14545,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14546,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14606,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14607,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14674,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14675,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14714,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14715,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14751,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14752,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14759,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14760,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14793,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14794,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14797,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14798,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14834,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14835,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14856,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14857,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14875,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14876,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14906,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14907,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14912,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14913,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14919,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14920,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(417,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14946,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14947,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14979,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14980,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14981,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14981,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14982,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14982,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3011104 (ipc=200.7) sim_rate=215078 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:01:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15045,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15046,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15050,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15051,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15294,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15295,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15310,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15311,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15329,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15330,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(429,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15453,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(15454,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15489,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15490,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15494,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15495,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15516,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15517,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15534,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15535,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15565,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15566,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15609,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15610,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15614,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15615,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15628,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15629,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15659,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15660,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15663,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15664,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15678,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15679,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15757,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15758,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15810,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15811,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15811,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15842,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15843,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(444,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15916,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(15917,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15962,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15963,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15993,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15994,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16024,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16025,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16029,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16030,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16148,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16149,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16188,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16189,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16238,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16239,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16269,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(16270,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16301,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16302,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16365,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16366,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16366,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16367,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(457,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16442,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16443,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16456,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16457,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16491,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16492,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3282624 (ipc=198.9) sim_rate=218841 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:01:40 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16541,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16542,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16545,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16546,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16550,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16551,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16599,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16599,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16600,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16600,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16683,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16684,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16688,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16689,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16705,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16706,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16728,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16729,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16733,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16734,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(469,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16809,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16810,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16880,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16881,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16884,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16885,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16897,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16898,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16916,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16917,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17066,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17067,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17071,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17072,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17141,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17142,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17178,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17179,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17195,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17196,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17271,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17272,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17275,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17276,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17316,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17317,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17320,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17321,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(483,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17365,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17366,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17419,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17420,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17468,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17469,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17517,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17518,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17562,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17563,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17570,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17571,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17674,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17675,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17704,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17705,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17709,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17710,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17744,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17745,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17775,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17776,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17780,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17781,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17806,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17807,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(494,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17838,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17839,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17842,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17843,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17873,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17874,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17900,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17901,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17962,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17963,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 3594080 (ipc=199.7) sim_rate=224630 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:01:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18031,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18032,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18126,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18127,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18157,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18158,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18228,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18229,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18236,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18237,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18256,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18257,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18269,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18270,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18275,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18276,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18291,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18292,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(511,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18306,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18307,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18352,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18353,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18355,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18355,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18356,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18356,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18383,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18384,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18488,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18489,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18490,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(18491,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18523,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18524,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18612,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18613,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18643,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18644,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18674,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18675,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(520,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18705,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(18706,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18736,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18737,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18767,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18768,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18798,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18799,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18834,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18835,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18905,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18906,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18950,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18951,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18965,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18966,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19070,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19071,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19075,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19076,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19129,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19130,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19169,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19170,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19178,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19179,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(532,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19218,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19219,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19222,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19223,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19227,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19228,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19267,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19268,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19272,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19273,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19316,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19317,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19356,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19357,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19388,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19389,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19392,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19393,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19450,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19451,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19454,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19455,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19485,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19486,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 3906144 (ipc=200.3) sim_rate=229773 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:01:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19543,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19544,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(547,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19636,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19637,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19641,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19642,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19850,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19851,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19859,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19860,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19900,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19901,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19904,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19905,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19940,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19941,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19944,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19945,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19964,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19965,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19989,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19990,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20003,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20004,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20038,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20039,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20043,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20044,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20088,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20089,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(562,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20137,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20138,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20262,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20263,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20288,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20289,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20302,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20303,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20319,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20320,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20364,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20365,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20391,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20392,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20395,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20396,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20422,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20423,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20453,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20454,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20515,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20516,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(564,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20600,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20601,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20653,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20654,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20684,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20685,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20724,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20725,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20797,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20798,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20867,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20868,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20872,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20873,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20876,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20877,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20916,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20917,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20921,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(20922,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20925,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20926,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20966,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20967,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20975,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20976,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21015,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21016,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21019,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21020,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(587,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21069,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21070,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21104,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21105,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21109,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21110,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21149,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21150,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21211,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21212,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21326,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21327,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21396,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21397,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21427,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21428,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21460,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21461,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21465,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21466,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21493,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21494,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 4271360 (ipc=198.7) sim_rate=237297 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:01:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21529,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21530,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21564,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21565,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21566,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21567,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(602,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21581,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21582,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21608,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21609,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21639,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21640,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21709,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21710,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21742,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21743,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21780,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21781,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21784,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21785,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21816,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21817,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21858,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21859,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21891,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21892,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21892,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21893,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21925,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21926,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(608,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21957,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21958,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21991,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21992,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22022,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22023,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22053,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22054,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22058,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22059,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22116,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22117,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22123,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22124,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22156,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22157,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22220,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22221,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22298,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(22299,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22392,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(22393,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22397,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(22398,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(624,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22432,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(22433,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22437,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22438,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22441,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22442,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22481,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(22482,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22531,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22532,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22535,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22536,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22580,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22581,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22594,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22595,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22609,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22610,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22629,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(22630,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22634,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22635,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22643,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22644,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22703,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22704,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(637,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22737,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22738,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22803,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22804,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22901,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22902,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22906,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22907,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22932,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22933,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22963,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22964,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22994,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22995,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 4612352 (ipc=200.5) sim_rate=242755 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:01:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23030,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23031,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23061,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23062,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23130,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23131,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23132,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23133,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23213,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23214,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(649,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23257,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23258,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23306,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23307,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23362,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23363,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23396,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23397,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23397,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23398,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23459,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23460,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23508,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23509,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23553,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23554,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23593,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23594,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23597,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23598,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23633,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23634,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23642,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23643,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23664,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23665,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23695,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23696,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23726,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23727,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(666,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23766,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23767,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23859,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23860,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23891,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23892,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23975,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23976,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23985,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23986,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24030,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24031,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24119,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24120,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24154,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24155,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24159,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24160,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24199,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24200,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24203,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24204,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24244,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24245,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24263,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24264,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(679,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24279,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24280,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24333,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24334,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24338,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24339,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24342,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24343,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24378,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24379,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24431,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24432,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24441,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24442,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 4913696 (ipc=200.6) sim_rate=245684 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:01:45 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24533,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24534,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24538,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24539,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24543,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24544,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24583,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24584,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24659,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24660,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(690,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24738,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24739,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24810,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24811,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24815,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24816,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24847,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24848,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24908,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24909,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24940,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24941,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24947,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24948,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24973,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(24974,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25050,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25051,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25061,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25062,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25094,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25095,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25126,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25127,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25128,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25129,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25134,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25135,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(703,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25171,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25172,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25174,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25175,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25234,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25235,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25236,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25237,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25269,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25270,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25300,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25301,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25305,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25306,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25336,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25337,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25364,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25365,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25427,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25428,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25520,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25521,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(716,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25559,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25560,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25647,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25648,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25678,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25679,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25742,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25743,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25758,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25759,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25838,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25839,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25883,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25884,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25899,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25900,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25923,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25924,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25928,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25929,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25930,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25931,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 5202336 (ipc=200.1) sim_rate=247730 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:01:46 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26022,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26023,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26030,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26031,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26062,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26063,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26102,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26103,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(729,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26106,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26107,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26111,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26112,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26182,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(26183,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26219,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26220,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26249,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26250,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26311,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26312,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26343,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26344,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26400,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26401,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26459,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26460,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26502,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26503,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (26503,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(26504,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26547,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26548,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26573,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26574,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(742,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26624,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26625,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26644,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26645,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26673,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(26674,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26689,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26690,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26725,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26726,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26783,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26784,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26823,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(26824,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26870,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26871,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26932,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(26933,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26971,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26972,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26975,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(26976,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27052,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27053,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27061,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27062,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(757,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27092,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(27093,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27122,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27123,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (27153,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(27154,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27216,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27217,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27221,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(27222,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27309,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27310,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27313,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27314,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27340,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27341,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27344,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27345,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27375,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27376,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 5500480 (ipc=200.0) sim_rate=250021 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 13:01:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27509,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27510,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27566,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27567,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(768,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27597,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27598,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27638,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27639,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27647,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27648,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27687,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27688,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27691,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27692,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27736,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27737,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27741,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27742,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27745,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27746,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27790,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27791,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (27866,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(27867,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27910,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27911,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28003,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28004,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(781,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28061,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28062,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28092,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28093,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28099,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28100,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28123,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28124,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28154,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28155,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28159,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28160,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28185,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28186,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28218,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28219,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28221,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28222,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28247,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28248,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28278,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28279,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28341,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28342,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28538,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28539,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28544,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28545,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28554,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28555,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(796,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28616,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(28617,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28622,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(28623,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28624,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28625,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28658,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28659,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28660,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28661,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28693,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28694,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28695,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28696,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28699,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28700,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28731,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28732,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28762,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28763,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28828,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28829,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28838,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28839,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28855,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28856,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(808,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28917,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28918,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28922,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(28923,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 5806144 (ipc=200.2) sim_rate=252441 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:01:48 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29179,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29180,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29215,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29216,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29219,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(29220,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29246,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29247,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29286,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29287,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29317,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29318,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29357,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29358,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29406,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29407,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29411,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(29412,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29416,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29417,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29456,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29457,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29470,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29471,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(822,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29505,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29506,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29563,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29564,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29606,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29607,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29608,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29609,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29653,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29654,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29657,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29658,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29728,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29729,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29759,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29760,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29786,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29787,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29817,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29818,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29848,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(29849,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29879,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29880,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(834,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29910,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29911,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29941,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(29942,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (30003,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(30004,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30115,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30116,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30150,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30151,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30208,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30209,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30213,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30214,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30253,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30254,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30302,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30303,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30311,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30312,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30387,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30388,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30391,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30392,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30427,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30428,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(847,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (30436,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(30437,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30467,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30468,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30476,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30477,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 6083360 (ipc=199.5) sim_rate=253473 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:01:49 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30507,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30508,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30514,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30515,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30547,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30548,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30588,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30589,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30716,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30717,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30809,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(30810,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30841,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30842,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30867,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30868,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30877,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30878,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30898,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30899,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(861,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30929,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30930,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30934,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(30935,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30969,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30970,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31009,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31010,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31045,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31046,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31076,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31077,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31164,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31165,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31170,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31171,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31213,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31214,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31253,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31254,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31259,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31260,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31304,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(31305,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31313,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31314,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(871,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31363,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31364,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31438,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31439,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31478,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31479,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31509,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31510,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31514,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31519,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31520,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31581,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31582,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31585,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31586,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31612,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31613,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31643,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31644,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31705,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31706,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31767,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(31768,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(886,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31829,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31830,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31834,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31835,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31896,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31897,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 6376384 (ipc=199.3) sim_rate=255055 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:01:50 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32004,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(32005,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32008,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32009,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32043,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32044,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32047,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(32048,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32113,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32114,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32152,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32153,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32154,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(32155,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32158,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32159,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32191,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32192,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32199,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32200,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32229,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(32230,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32235,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(32236,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(901,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32265,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(32266,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32269,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(32270,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32271,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(32272,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32331,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(32332,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32366,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(32367,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32544,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(32545,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32562,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32563,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32691,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32692,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32722,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(32723,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32762,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32763,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32811,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32820,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32821,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(909,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32860,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32861,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32865,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(32866,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32909,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32910,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32914,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(32915,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32919,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32920,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32959,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(32960,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (32963,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(32964,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32972,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32973,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33033,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33034,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33042,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33043,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33057,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33058,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33071,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33072,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(925,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33156,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33157,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33187,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33188,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33218,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33219,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33249,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33250,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33280,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33281,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33311,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(33312,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33405,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33406,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33409,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33410,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33435,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33436,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33440,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(33441,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33497,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33498,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 6694656 (ipc=199.8) sim_rate=257486 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 13:01:51 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33578,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33579,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33659,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33660,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(937,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33743,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33744,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33747,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(33748,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33756,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33757,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33766,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33767,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33792,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(33793,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33877,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33878,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33881,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33882,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33894,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(33895,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33926,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33927,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33966,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33967,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33971,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33972,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34016,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34017,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34052,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34053,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34082,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34083,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(948,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34138,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34139,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34233,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(34234,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34304,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34305,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34309,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34310,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34335,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34336,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34366,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34367,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34371,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34372,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34397,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34398,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34469,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34470,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34509,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34510,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34536,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34537,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34607,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34608,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(962,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34670,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34671,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34706,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34707,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34719,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34720,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34759,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34760,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34769,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(34770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34813,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34814,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34853,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34854,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34863,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34864,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34867,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34868,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34903,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34904,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34907,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(34908,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34912,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34913,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34943,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(34944,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (34974,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(34975,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(964,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35036,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35037,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35099,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35100,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35134,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35135,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35166,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(35167,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35199,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35200,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35239,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35240,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35400,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35401,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35406,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(35407,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35408,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35409,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35440,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35441,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (35474,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(35475,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35480,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35481,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 7071040 (ipc=199.2) sim_rate=261890 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 13:01:52 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35513,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35514,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35521,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35522,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35544,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35551,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35552,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(987,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35557,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35558,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35559,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35560,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35590,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35591,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35607,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35608,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35697,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35698,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35733,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35734,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35768,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35769,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35815,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35816,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35825,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35826,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35856,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35857,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1003,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35888,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35919,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35920,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36043,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36044,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36074,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36075,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36079,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36080,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36150,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36151,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36185,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36186,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36248,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36249,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36293,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36294,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36307,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36308,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36338,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36339,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36387,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36388,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36418,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36419,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36431,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36432,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(1015,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36436,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36437,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36448,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36449,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36485,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36486,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 7299680 (ipc=200.0) sim_rate=260702 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 13:01:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36512,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36513,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36588,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36589,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36634,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36635,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36645,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36646,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36650,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36651,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (36831,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(36832,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (36863,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(36864,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36894,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36895,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36898,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36899,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36946,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36947,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1028,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36956,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36957,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36987,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36988,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37134,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37135,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37178,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37179,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37215,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37216,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37219,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37220,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37255,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37256,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37295,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37296,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37300,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37301,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37344,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37345,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37349,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37358,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37359,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (37403,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(37404,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37407,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37408,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1037,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37434,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37435,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37485,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37486,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (37496,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(37497,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37547,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37548,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37578,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37579,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37594,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37595,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37713,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37714,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37718,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37719,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37761,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37762,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37820,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37821,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37851,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37852,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1052,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37903,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37904,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37918,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37919,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37989,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37990,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38043,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38044,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38092,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(38093,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38128,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38129,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38137,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38138,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38172,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38173,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38181,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38182,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38186,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38187,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38240,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38241,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38275,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38276,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38287,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38288,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1066,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38440,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38441,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38459,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38460,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38471,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38472,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38475,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38476,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 7672512 (ipc=199.3) sim_rate=264569 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 13:01:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38502,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38503,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38533,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38534,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38565,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38566,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38595,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38596,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38676,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38677,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38715,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38716,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38884,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38885,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38899,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38900,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38928,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38929,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(1082,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38940,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38941,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38953,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38954,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38963,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38964,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38969,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38970,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39003,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39004,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39009,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39010,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39040,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39041,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39080,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39081,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39084,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39085,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39094,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39095,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39116,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39117,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39147,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39148,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39160,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(39161,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39209,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39210,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1091,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39365,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39366,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39369,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39370,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (39396,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(39397,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39463,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39464,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39513,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39514,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39540,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39541,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39582,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(39583,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39584,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39585,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39629,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39630,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39721,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39722,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39752,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39753,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39781,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39782,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1108,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39859,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39860,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39869,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39870,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39940,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39941,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39944,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39945,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39969,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39970,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39989,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39990,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 7967744 (ipc=199.2) sim_rate=265591 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:01:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (40000,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(40001,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40029,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(40030,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40038,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(40039,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40069,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(40070,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40078,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(40079,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40087,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40088,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40100,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(40101,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40153,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40154,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1118,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40194,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40195,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40225,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40226,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40456,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40457,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40484,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(40485,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40564,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(40565,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40613,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(40614,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40625,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(40626,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40629,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(40630,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40683,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(40684,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40705,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(40706,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40712,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(40713,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40721,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40722,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40732,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40733,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (40761,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(40762,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1136,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (40809,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(40810,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40844,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(40845,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40848,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(40849,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40893,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40894,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40959,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(40960,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41017,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(41018,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (41053,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(41054,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41084,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41085,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41112,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(41113,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41143,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(41144,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41174,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41175,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41203,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(41204,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (41205,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(41206,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(1146,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (41234,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(41235,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41346,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(41347,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41377,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(41378,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41395,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(41396,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41439,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41440,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 8265344 (ipc=199.2) sim_rate=266624 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 13:01:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41535,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(41536,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41578,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(41579,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (41618,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(41619,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41650,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(41651,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41667,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41668,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41707,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(41708,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (41726,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(41727,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(1158,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (41756,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(41757,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (41766,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(41767,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (41773,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(41774,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41806,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(41807,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41846,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(41847,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41851,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(41852,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41941,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(41942,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42094,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42095,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42101,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42102,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42128,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(42129,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42130,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42131,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42156,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42157,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1171,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42220,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(42221,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42263,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(42264,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42299,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(42300,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42322,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42323,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42362,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(42363,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42376,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(42377,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42441,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42442,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42458,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(42459,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42474,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42475,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42478,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(42479,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (42497,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(42498,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42547,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(42548,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42564,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42565,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (42586,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(42587,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42588,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(42589,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1188,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42622,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(42623,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (42656,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(42657,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42658,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42659,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42784,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42785,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42844,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42845,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42847,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(42848,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42944,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42945,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42975,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42976,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (42990,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(42991,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 8568512 (ipc=199.3) sim_rate=267766 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:01:57 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43006,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43007,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43022,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(43023,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43064,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43065,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (43069,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(43070,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1197,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43096,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(43097,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43194,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43195,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43253,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(43254,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (43342,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(43343,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43351,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(43352,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43356,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(43357,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43392,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(43393,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43396,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43397,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (43400,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(43401,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43441,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(43442,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43445,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43446,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (43450,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(43451,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1210,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43530,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(43531,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43601,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(43602,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (43637,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(43638,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43638,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(43639,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43699,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(43700,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43761,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(43762,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (43788,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(43789,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43850,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(43851,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (43854,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(43855,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (43917,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(43918,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43962,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(43963,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1224,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44043,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44044,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (44074,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(44075,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44092,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44093,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (44101,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(44102,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (44213,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(44214,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (44217,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(44218,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (44240,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(44241,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (44257,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(44258,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (44280,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(44281,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44306,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44307,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (44316,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(44317,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44360,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(44361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44369,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44370,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (44413,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(44414,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1237,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (44445,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(44446,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44475,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44476,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 8878816 (ipc=199.5) sim_rate=269055 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 13:01:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44521,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(44522,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (44538,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(44539,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44569,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44570,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44703,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(44704,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (44707,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(44708,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44734,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(44735,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44796,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(44797,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (44827,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(44828,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44889,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44890,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44943,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(44944,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1250,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44992,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(44993,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45032,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(45033,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (45077,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(45078,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45086,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45086,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(45087,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45087,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45091,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(45092,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45135,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(45136,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45175,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(45176,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45189,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45190,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45225,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45226,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45331,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45332,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45393,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(45394,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45411,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(45412,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45424,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45425,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45442,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45443,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45447,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45448,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1262,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45478,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(45479,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45517,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(45518,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (45535,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(45536,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45571,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(45572,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (45602,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(45603,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45765,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45766,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45769,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45770,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45837,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45838,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45873,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(45874,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45877,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45878,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45913,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45914,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45914,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45915,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1276,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45952,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45953,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45953,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45954,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45990,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45991,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 9163808 (ipc=199.2) sim_rate=269523 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:01:59 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46025,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(46026,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46061,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46062,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (46067,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(46068,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46096,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(46097,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46127,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(46128,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46220,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(46221,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (46251,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(46252,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46287,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46288,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (46313,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(46314,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46318,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46319,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1289,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (46385,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(46386,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46406,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(46407,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46442,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(46443,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (46456,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(46457,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46545,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(46546,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46656,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(46657,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46684,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(46685,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46700,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(46701,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46790,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(46791,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46830,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(46831,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46834,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46835,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46884,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46885,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (46888,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(46889,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1300,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46916,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46917,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46924,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46925,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46928,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46929,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46933,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46934,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46959,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(46960,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (47000,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(47001,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (47004,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(47005,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (47035,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(47036,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (47062,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(47063,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (47169,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(47170,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47310,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (47315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(47316,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1316,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47341,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47342,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (47372,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(47373,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47377,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(47378,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47405,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47406,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47434,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(47435,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 9462464 (ipc=199.2) sim_rate=270356 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:02:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (47507,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(47508,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47581,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47582,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (47650,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(47651,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47691,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(47692,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (47720,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(47721,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47725,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47726,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (47765,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(47766,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (47805,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(47806,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (47845,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(47846,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1326,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (47850,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(47851,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47885,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(47886,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47917,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(47918,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (47948,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(47949,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (47980,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(47981,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (47983,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(47984,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48014,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(48015,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (48045,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(48046,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (48138,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(48139,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (48300,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(48301,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (48369,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(48370,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (48400,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(48401,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1340,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (48431,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(48432,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (48472,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(48473,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (48492,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(48493,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (48512,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(48513,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (48521,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(48522,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (48525,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(48526,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (48532,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(48533,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (48566,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(48567,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48615,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(48616,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (48617,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(48618,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48619,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(48620,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (48675,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(48676,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48709,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(48710,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1355,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48740,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48741,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48919,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48920,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48935,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(48936,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48940,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(48941,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (48966,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(48967,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (49017,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(49018,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (49042,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(49043,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49053,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49054,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (49069,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(49070,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (49073,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(49074,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (49106,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(49107,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (49109,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(49110,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (49166,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(49167,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1363,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49201,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(49202,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (49206,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(49207,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49353,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49354,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (49356,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(49357,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (49396,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(49397,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (49423,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(49424,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49430,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(49431,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49461,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(49462,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 9854656 (ipc=199.1) sim_rate=273740 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:02:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (49500,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(49501,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (49502,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(49503,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49506,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49507,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (49508,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(49509,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (49538,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(49539,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (49546,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(49547,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1378,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49613,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(49614,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (49745,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(49746,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (49747,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(49748,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (49834,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(49835,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49865,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49866,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49943,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(49944,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (49958,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(49959,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49974,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49975,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50020,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50021,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (50056,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(50057,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50063,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50064,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (50096,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(50097,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1393,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50181,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50182,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (50185,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(50186,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (50239,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(50240,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (50260,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(50261,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (50333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(50334,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50378,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(50379,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (50427,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(50428,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (50431,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(50432,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (50436,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(50437,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50467,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(50468,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50503,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50504,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50539,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(50540,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1405,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (50620,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(50621,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50627,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50628,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (50651,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(50652,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (50653,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(50654,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (50713,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(50714,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (50720,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(50721,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (50749,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(50750,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50871,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(50872,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (50883,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(50884,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50902,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(50903,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (50942,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(50943,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (50982,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(50983,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (50987,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(50988,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50991,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(50992,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 10154880 (ipc=199.1) sim_rate=274456 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 13:02:02 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1420,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (51121,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(51122,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51129,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51130,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (51169,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(51170,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51178,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(51179,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (51179,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(51180,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (51259,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(51260,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (51264,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(51265,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (51269,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(51270,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51273,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(51274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (51516,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(51517,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (51540,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(51541,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (51602,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(51603,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (51611,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(51612,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(1431,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (51650,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(51651,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (51673,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(51674,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (51678,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(51679,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (51681,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(51682,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (51704,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(51705,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (51709,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(51710,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (51771,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(51772,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (51792,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(51793,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (52007,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(52008,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (52020,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(52021,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (52060,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(52061,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (52061,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(52062,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (52070,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(52071,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (52110,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(52111,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52119,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(52120,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(1444,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52155,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(52156,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (52164,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(52165,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (52194,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(52195,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52204,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(52205,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (52209,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(52210,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52244,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52245,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (52249,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(52250,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52347,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(52348,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (52442,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(52443,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52444,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52445,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 10446848 (ipc=199.0) sim_rate=274917 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:02:03 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (52506,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(52507,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1457,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (52564,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(52565,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (52595,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(52596,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (52627,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(52628,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (52662,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(52663,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (52688,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(52689,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (52788,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(52789,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52851,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(52852,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (52857,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(52858,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52890,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52891,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (52896,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(52897,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (52909,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(52910,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (52928,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(52929,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (52967,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(52968,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (52973,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(52974,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1469,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (53041,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(53042,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53043,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53044,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (53081,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(53082,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53112,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53113,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53169,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(53170,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53174,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53175,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (53200,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(53201,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (53231,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(53232,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (53263,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(53264,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (53294,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(53295,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (53298,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(53299,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (53356,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(53357,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1485,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53484,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(53485,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53512,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53513,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53516,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53517,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53601,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(53602,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (53650,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(53651,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (53663,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(53664,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (53717,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(53718,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (53722,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(53723,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53766,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53767,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (53811,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(53812,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (53816,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(53817,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (53820,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(53821,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (53851,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(53852,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53860,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53861,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(1496,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53909,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53910,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53963,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53964,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 10756480 (ipc=199.2) sim_rate=275807 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:02:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (54008,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(54009,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (54101,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(54102,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (54163,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(54164,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (54233,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(54234,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (54261,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(54262,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (54292,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(54293,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (54295,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(54296,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54354,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54355,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54389,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54390,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (54412,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(54413,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54416,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54417,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (54443,0), 2 CTAs running
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(1509,0,0) tid=(223,0,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(54444,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (54447,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(54448,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (54488,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(54489,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (54657,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(54658,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (54675,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(54676,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (54702,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(54703,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (54756,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(54757,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (54780,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(54781,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (54800,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(54801,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (54809,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(54810,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54818,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(54819,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54849,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54850,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (54850,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(54851,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (54854,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(54855,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54894,0), 2 CTAs running
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1521,0,0) tid=(255,0,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54895,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (54925,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(54926,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (54956,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(54957,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55143,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(55144,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (55200,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(55201,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (55231,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(55232,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (55236,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(55237,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55240,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(55241,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55303,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(55304,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (55325,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(55326,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55360,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(55361,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1537,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (55458,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(55459,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55463,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55464,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55499,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(55500,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 11024192 (ipc=198.6) sim_rate=275604 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:02:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55548,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(55549,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55606,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55607,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55610,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(55611,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (55664,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(55665,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (55695,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(55696,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (55700,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(55701,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (55704,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(55705,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55749,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(55750,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55806,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(55807,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55816,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(55817,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55837,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(55838,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1551,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (55868,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(55869,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55930,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(55931,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56002,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56003,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56038,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(56039,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (56069,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(56070,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (56100,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(56101,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (56128,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(56129,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (56196,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(56197,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (56328,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(56329,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (56356,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(56357,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (56395,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(56396,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (56397,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(56398,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (56400,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(56401,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56430,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(56431,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56438,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(56439,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1565,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56470,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(56471,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (56472,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(56473,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56476,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56477,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (56507,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(56508,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (56546,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(56547,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (56559,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(56560,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (56584,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(56585,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (56599,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(56600,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (56655,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(56656,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (56717,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(56718,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (56723,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(56724,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1577,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (56877,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(56878,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (56959,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(56960,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (56970,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(56971,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (56999,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(57000,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 11319040 (ipc=198.6) sim_rate=276074 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:02:06 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (57001,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(57002,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57037,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(57038,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (57068,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(57069,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (57070,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(57071,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (57157,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(57158,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57159,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(57160,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (57162,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(57163,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57188,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(57189,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57249,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57250,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1586,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (57298,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(57299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57300,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57301,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57400,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(57401,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (57434,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(57435,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (57439,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(57440,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (57475,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(57476,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (57484,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(57485,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (57515,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(57516,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (57520,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(57521,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57524,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(57525,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57559,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57560,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1601,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57702,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(57703,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (57710,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(57711,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (57844,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(57845,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (57977,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(57978,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57981,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57982,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58008,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(58009,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58013,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58014,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58022,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(58023,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (58088,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(58089,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (58128,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(58129,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (58133,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(58134,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (58171,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(58172,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58180,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58181,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (58182,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(58183,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (58187,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(58188,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (58227,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(58228,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (58229,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(58230,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (58231,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(58232,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1619,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (58325,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(58326,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58441,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(58442,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (58499,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(58500,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 11620416 (ipc=198.6) sim_rate=276676 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:02:07 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58561,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(58562,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (58589,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(58590,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (58597,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(58598,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (58620,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(58621,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58651,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(58652,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (58654,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(58655,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (58659,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(58660,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58690,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(58691,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1624,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58756,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58757,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (58819,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(58820,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58823,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58824,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58993,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(58994,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (59038,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(59039,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (59047,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(59048,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (59050,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(59051,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (59082,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(59083,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (59087,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(59088,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59131,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(59132,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (59141,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(59142,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (59145,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(59146,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59181,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(59182,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1642,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59194,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(59195,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (59235,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(59236,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (59241,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(59242,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (59279,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(59280,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59284,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(59285,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (59444,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(59445,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (59541,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(59542,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59625,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(59626,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (59634,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(59635,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (59658,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(59659,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (59695,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(59696,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (59735,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(59736,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1655,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (59754,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(59755,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (59785,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(59786,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (59792,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(59793,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (59813,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(59814,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (59816,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(59817,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (59903,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(59904,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (59941,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(59942,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (59976,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(59977,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 11913920 (ipc=198.6) sim_rate=277067 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:02:08 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (60012,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(60013,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60047,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(60048,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60052,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60053,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60078,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(60079,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (60120,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(60121,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1667,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60145,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(60146,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (60147,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(60148,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (60151,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(60152,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60172,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60173,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (60275,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(60276,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (60333,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(60334,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (60338,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(60339,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60409,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(60410,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (60444,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(60445,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (60475,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(60476,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (60506,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(60507,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (60578,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(60579,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1679,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60622,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(60623,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (60666,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(60667,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (60720,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(60721,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60734,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60735,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60771,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(60772,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (60805,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(60806,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (60823,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(60824,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60835,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(60836,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (60872,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(60873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60917,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(60918,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (60975,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(60976,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61016,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(61017,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (61047,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(61048,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61078,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(61079,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1676,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (61109,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(61110,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61140,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(61141,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (61171,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(61172,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61175,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(61176,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (61206,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(61207,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61238,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(61239,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61264,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(61265,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (61295,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(61296,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (61331,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(61332,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (61357,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(61358,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (61455,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(61456,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 12218464 (ipc=198.7) sim_rate=277692 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:02:09 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1705,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (61589,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(61590,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (61629,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(61630,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61634,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61635,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (61643,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(61644,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (61696,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(61697,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (61728,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(61729,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (61777,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(61778,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (61791,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(61792,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (61794,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(61795,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (61825,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(61826,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (61826,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(61827,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (61831,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(61832,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61875,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61876,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (61916,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(61917,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1716,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (61982,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(61983,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (62071,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(62072,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (62102,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(62103,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (62106,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(62107,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (62195,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(62196,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (62226,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(62227,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (62257,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(62258,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (62288,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(62289,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (62319,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(62320,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (62400,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(62401,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (62409,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(62410,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (62444,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(62445,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62480,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(62481,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (62486,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(62487,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1729,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (62543,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(62544,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (62580,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(62581,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (62699,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(62700,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (62703,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(62704,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (62748,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(62749,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62757,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(62758,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (62778,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(62779,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62797,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(62798,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (62809,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(62810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (62838,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(62839,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62873,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(62874,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (62902,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(62903,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (62904,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(62905,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (62938,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(62939,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1743,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62993,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(62994,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (62997,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(62998,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63213,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(63214,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (63218,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(63219,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63219,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(63220,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (63247,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(63248,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63290,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(63291,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63325,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63326,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (63329,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(63330,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (63331,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(63332,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (63368,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(63369,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1758,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63441,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (63441,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(63442,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(63442,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63445,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(63446,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63475,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(63476,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (63477,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(63478,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 12616832 (ipc=198.7) sim_rate=280374 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:02:10 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63520,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(63521,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (63585,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(63586,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (63619,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(63620,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (63624,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(63625,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (63653,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(63654,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63691,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(63692,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63716,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(63717,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (63722,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(63723,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1769,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63815,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(63816,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (63846,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(63847,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (63903,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(63904,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (63907,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(63908,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (63969,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(63970,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (64032,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(64033,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (64141,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(64142,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64175,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(64176,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (64220,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(64221,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64225,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64226,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64275,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(64276,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64279,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(64280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (64314,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(64315,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (64354,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(64355,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64359,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(64360,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (64368,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(64369,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1786,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64415,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(64416,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64453,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(64454,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64470,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(64471,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (64488,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(64489,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64515,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(64516,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64581,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(64582,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64639,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(64640,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64644,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(64645,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (64670,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(64671,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (64768,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(64769,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1797,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (64915,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(64916,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (64946,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(64947,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64986,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(64987,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 12892608 (ipc=198.3) sim_rate=280274 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:02:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65035,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(65036,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65036,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(65037,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65087,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(65088,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (65127,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(65128,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65129,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(65130,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65135,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(65136,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (65142,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(65143,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (65174,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(65175,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (65178,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(65179,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65228,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(65229,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (65272,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(65273,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (65277,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(65278,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1811,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65428,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(65429,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (65455,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(65456,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (65517,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(65518,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (65522,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(65523,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65557,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(65558,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65588,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(65589,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65606,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(65607,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (65619,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(65620,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65650,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(65651,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (65686,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(65687,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (65713,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(65714,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (65717,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(65718,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1822,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (65828,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(65829,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (65913,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(65914,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65936,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(65937,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (65953,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(65954,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (65963,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(65964,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (65998,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(65999,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (66067,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(66068,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (66115,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(66116,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (66146,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(66147,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (66150,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(66151,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (66195,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(66196,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (66222,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(66223,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (66231,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(66232,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (66262,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(66263,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (66266,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(66267,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (66270,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(66271,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1836,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (66324,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(66325,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (66329,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(66330,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (66479,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(66480,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 13205824 (ipc=198.6) sim_rate=280974 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:02:12 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (66541,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(66542,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (66546,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(66547,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (66577,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(66578,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (66588,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(66589,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (66656,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(66657,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (66694,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(66695,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (66702,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(66703,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1849,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (66735,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(66736,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (66847,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(66848,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (66849,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(66850,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (66855,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(66856,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66886,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(66887,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (66938,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(66939,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (66999,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(67000,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (67005,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(67006,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (67009,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(67010,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (67033,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(67034,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (67065,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(67066,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (67072,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(67073,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (67104,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(67105,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (67133,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(67134,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (67135,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(67136,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1864,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (67162,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(67163,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (67260,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(67261,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (67286,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(67287,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (67322,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(67323,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (67379,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(67380,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (67575,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(67576,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (67616,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(67617,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (67641,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(67642,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (67651,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(67652,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (67664,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(67665,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (67691,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(67692,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (67741,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(67742,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1874,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (67750,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(67751,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (67790,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(67791,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (67839,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(67840,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (67879,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(67880,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (67888,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(67889,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (67919,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(67920,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (67924,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(67925,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (67983,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(67984,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 13500832 (ipc=198.5) sim_rate=281267 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:02:13 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (68000,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(68001,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (68035,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(68036,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (68046,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(68047,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (68066,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(68067,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (68081,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(68082,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1887,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (68191,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(68192,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (68217,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(68218,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (68257,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(68258,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (68288,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(68289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (68328,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(68329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (68391,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(68392,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (68422,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(68423,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (68462,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(68463,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (68479,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(68480,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (68551,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(68552,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (68605,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(68606,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (68614,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(68615,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (68650,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(68651,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1902,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (68653,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(68654,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (68675,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(68676,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (68734,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(68735,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (68788,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(68789,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (68793,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(68794,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (68809,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(68810,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (68828,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(68829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (68833,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(68834,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (68871,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(68872,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (68904,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(68905,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (69024,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(69025,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69026,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(69027,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (69028,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(69029,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1916,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (69246,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(69247,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (69272,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(69273,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (69321,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(69322,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (69344,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(69345,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (69348,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(69349,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (69388,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(69389,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (69433,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(69434,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (69438,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(69439,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (69491,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(69492,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 13787744 (ipc=198.4) sim_rate=281382 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:02:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (69500,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(69501,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (69522,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(69523,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (69531,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(69532,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (69541,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(69542,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (69553,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(69554,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1929,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (69585,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(69586,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (69639,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(69640,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (69701,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(69702,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (69804,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(69805,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (69836,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(69837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (69866,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(69867,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (69878,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(69879,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (69932,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(69933,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (69959,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(69960,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (69963,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(69964,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (69976,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(69977,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (70010,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(70011,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1939,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (70074,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(70075,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (70083,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(70084,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70120,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(70121,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (70226,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(70227,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (70301,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(70302,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (70335,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(70336,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (70366,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(70367,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (70376,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(70377,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (70415,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(70416,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (70417,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(70418,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (70421,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(70422,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (70424,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(70425,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (70455,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(70456,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (70460,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(70461,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (70462,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(70463,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1957,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (70492,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(70493,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (70528,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(70529,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70562,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70563,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (70629,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(70630,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (70753,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(70754,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (70819,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(70820,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (70841,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(70842,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (70890,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(70891,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (70903,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(70904,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (70935,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(70936,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (70970,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(70971,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1967,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 14098368 (ipc=198.6) sim_rate=281967 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:02:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (71002,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(71003,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (71033,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(71034,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (71051,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(71052,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (71078,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(71079,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (71100,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(71101,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (71230,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(71231,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (71239,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(71240,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (71244,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(71245,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (71275,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(71276,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (71365,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(71366,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (71395,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(71396,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (71400,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(71401,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (71426,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(71427,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (71431,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(71432,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (71435,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(71436,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1982,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (71466,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(71467,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (71471,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(71472,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (71497,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(71498,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (71653,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(71654,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (71656,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(71657,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (71688,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(71689,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (71728,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(71729,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (71879,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(71880,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (71898,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(71899,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (71933,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(71934,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1993,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (72009,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(72010,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (72013,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(72014,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (72049,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(72050,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (72053,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(72054,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (72061,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(72062,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72086,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(72087,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (72107,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(72108,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (72126,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(72127,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (72166,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(72167,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (72197,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(72198,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (72201,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(72202,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (72331,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(72332,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2005,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (72370,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(72371,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (72468,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(72469,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (72494,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(72495,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (72499,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(72500,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 14385248 (ipc=198.4) sim_rate=282063 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:02:16 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (72519,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(72520,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72548,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(72549,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (72556,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(72557,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (72588,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(72589,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (72628,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(72629,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (72654,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(72655,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (72721,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(72722,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (72756,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(72757,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (72797,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(72798,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (72846,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(72847,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2018,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (72916,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(72917,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (72961,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(72962,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (73022,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(73023,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (73038,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(73039,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (73052,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(73053,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (73092,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(73093,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (73104,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(73105,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73122,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(73123,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (73134,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(73135,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (73141,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(73142,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (73178,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(73179,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (73222,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(73223,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (73228,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(73229,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (73248,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(73249,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(2031,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (73310,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(73311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (73341,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(73342,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (73403,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(73404,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (73408,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(73409,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (73532,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(73533,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (73588,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(73589,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (73693,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(73694,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (73728,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(73729,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (73733,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(73734,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73759,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73760,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (73792,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(73793,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (73833,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(73834,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (73838,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(73839,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (73839,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(73840,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(2045,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (73869,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (73871,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (73910,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (73943,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (73945,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (73949,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (74009,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (74106,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (74138,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (74228,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (74257,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (74288,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (74319,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (74350,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (74391,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (74497,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 14680064 (ipc=197.0) sim_rate=282308 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:02:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (74566,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (74596,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (74631,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (74636,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (74667,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (74685,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (74735,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (74744,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (74788,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (74828,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (74838,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (74850,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (74882,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (74918,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (74922,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (74927,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (74994,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (75005,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (75025,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (75072,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75098,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (75238,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (75269,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (75273,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (75300,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (75331,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (75335,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75362,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (75406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z10initializePjj').
GPGPU-Sim uArch: GPU detected kernel '_Z10initializePjj' finished on shader 1.
kernel_name = _Z10initializePjj 
kernel_launch_uid = 1 
gpu_sim_cycle = 75407
gpu_sim_insn = 14680064
gpu_ipc =     194.6777
gpu_tot_sim_cycle = 75407
gpu_tot_sim_insn = 14680064
gpu_tot_ipc =     194.6777
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 434527
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=282308

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262144
	L1I_total_cache_misses = 960
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15159
	L1D_cache_core[1]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16063
	L1D_cache_core[2]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16141
	L1D_cache_core[3]: Access = 2208, Miss = 2208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15505
	L1D_cache_core[4]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17768
	L1D_cache_core[5]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16846
	L1D_cache_core[6]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 15299
	L1D_cache_core[7]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17283
	L1D_cache_core[8]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16486
	L1D_cache_core[9]: Access = 2240, Miss = 2240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13436
	L1D_cache_core[10]: Access = 2192, Miss = 2192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16934
	L1D_cache_core[11]: Access = 2192, Miss = 2192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14887
	L1D_cache_core[12]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14855
	L1D_cache_core[13]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16058
	L1D_cache_core[14]: Access = 2176, Miss = 2176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16329
	L1D_total_cache_accesses = 32768
	L1D_total_cache_misses = 32768
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 239049
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 65536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 239049
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 261184
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 690, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 675, 
gpgpu_n_tot_thrd_icount = 15728640
gpgpu_n_tot_w_icount = 491520
gpgpu_n_stall_shd_mem = 239049
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2097152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 239049
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:161460	W0_Idle:1477898	W0_Scoreboard:122200	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:491520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4456448 {136:32768,}
traffic_breakdown_coretomem[INST_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080 {136:30,}
maxmrqlatency = 344 
maxdqlatency = 0 
maxmflatency = 1897 
averagemflatency = 1126 
max_icnt2mem_latency = 966 
max_icnt2sh_latency = 75406 
mrq_lat_table:3269 	94 	518 	1547 	3213 	6593 	24672 	25348 	285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6 	134 	9626 	23017 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	703 	1836 	2853 	5363 	8575 	12670 	813 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2 	13 	0 	0 	0 	0 	0 	365 	890 	1868 	3621 	7332 	14451 	4241 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	3 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7121      7148      7155      7171      7147      7163      7171      7219      7077      7117      7178      7133      7209      7143      7035      7085 
dram[1]:      7102      7151      7137      7256      7102      7245      7138      7320      7196      7036      7137      7239      7037      7195      7200      7132 
dram[2]:      7133      7151      7060      7135      7082      7185      7094      7126      7159      7058      7056      7169      7166      7160      7142      7024 
dram[3]:      7085      7076      7092      7138      7105      7076      7113      7102      7135      7198      7071      7142      7085      7118      7108      7188 
dram[4]:      7125      7080      7086      7138      7198      7095      7121      7062      7129      7142      7110      7093      7077      7119      7116      7139 
dram[5]:      6981      7203      7069      7086      7046      7073      7097      7078      7054      7011      7038      7154      7008      7147      7105      7025 
average row accesses per activate:
dram[0]: 52.153847 61.454544 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 62.909092 62.545456 64.000000 64.000000 64.000000 64.000000 
dram[1]: 61.454544 61.454544 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 62.545456 62.545456 64.000000 64.000000 64.000000 64.000000 
dram[2]: 61.454544 61.454544 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 62.545456 62.545456 64.000000 64.000000 64.000000 64.000000 
dram[3]: 61.454544 61.818180 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 62.545456 62.545456 64.000000 64.000000 64.000000 64.000000 
dram[4]: 61.454544 61.818180 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 62.545456 62.545456 64.000000 64.000000 64.000000 64.000000 
dram[5]: 61.454544 56.750000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 62.545456 62.545456 64.000000 64.000000 64.000000 64.000000 
average row locality = 65539/1035 = 63.322704
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       340       338       352       352       352       352       352       352       352       352       346       344       320       320       320       320 
dram[1]:       338       338       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
dram[2]:       338       338       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
dram[3]:       338       340       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
dram[4]:       338       340       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
dram[5]:       338       341       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
total reads: 32771
bank skew: 352/320 = 1.10
chip skew: 5464/5460 = 1.00
number of total write accesses:
dram[0]:       338       338       352       352       352       352       352       352       352       352       346       344       320       320       320       320 
dram[1]:       338       338       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
dram[2]:       338       338       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
dram[3]:       338       340       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
dram[4]:       338       340       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
dram[5]:       338       340       352       352       352       352       352       352       352       352       344       344       320       320       320       320 
total reads: 32768
bank skew: 352/320 = 1.10
chip skew: 5462/5460 = 1.00
average mf latency per bank:
dram[0]:        607       604       635       626       665       656       665       647       648       629       650       629       670       660       672       658
dram[1]:        510       556       545       590       581       618       572       608       547       592       551       592       575       618       567       612
dram[2]:        497       518       527       554       562       577       552       571       526       551       527       555       548       576       545       573
dram[3]:        551       528       589       553       623       580       608       580       580       551       585       554       610       576       603       580
dram[4]:        492       454       527       481       561       508       543       504       521       476       519       481       547       508       541       505
dram[5]:        479       484       510       517       539       542       528       536       508       504       497       517       534       542       531       543
maximum mf latency per bank:
dram[0]:       1716      1732      1690      1779      1897      1753      1669      1812      1686      1814      1694      1763      1827      1820      1768      1866
dram[1]:       1485      1648      1526      1696      1639      1719      1500      1663      1622      1718      1562      1620      1627      1715      1500      1755
dram[2]:       1503      1493      1493      1620      1725      1746      1470      1676      1547      1643      1558      1562      1588      1638      1533      1654
dram[3]:       1520      1604      1623      1579      1759      1762      1585      1530      1639      1653      1605      1530      1684      1568      1590      1679
dram[4]:       1549      1504      1600      1495      1777      1475      1544      1473      1554      1410      1613      1377      1528      1426      1602      1467
dram[5]:       1490      1575      1555      1633      1588      1739      1717      1557      1527      1522      1522      1600      1572      1587      1524      1650

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x85304480, atomic=0 1 entries : 0x7f4589728be0 :  mf: uid=636405, sid01:w23, part=0, addr=0x85304480, load , size=128, unknown  status = IN_PARTITION_DRAM (75404), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99536 n_nop=77352 n_act=174 n_pre=158 n_req=10926 n_rd=10928 n_write=10924 bw_util=0.4391
n_activity=98083 dram_eff=0.4456
bk0: 680a 82992i bk1: 676a 83131i bk2: 704a 81381i bk3: 704a 81250i bk4: 704a 81149i bk5: 704a 81419i bk6: 704a 82516i bk7: 704a 82477i bk8: 704a 82294i bk9: 704a 82621i bk10: 692a 81745i bk11: 688a 82126i bk12: 640a 83366i bk13: 640a 83512i bk14: 640a 84067i bk15: 640a 84034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.6154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99536 n_nop=77368 n_act=172 n_pre=156 n_req=10920 n_rd=10920 n_write=10920 bw_util=0.4388
n_activity=97780 dram_eff=0.4467
bk0: 676a 83808i bk1: 676a 83113i bk2: 704a 81811i bk3: 704a 81359i bk4: 704a 81448i bk5: 704a 81331i bk6: 704a 82677i bk7: 704a 82582i bk8: 704a 83037i bk9: 704a 82339i bk10: 688a 82298i bk11: 688a 81882i bk12: 640a 83415i bk13: 640a 83002i bk14: 640a 84064i bk15: 640a 83921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5814
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99536 n_nop=77368 n_act=172 n_pre=156 n_req=10920 n_rd=10920 n_write=10920 bw_util=0.4388
n_activity=97670 dram_eff=0.4472
bk0: 676a 83451i bk1: 676a 82997i bk2: 704a 81344i bk3: 704a 81115i bk4: 704a 81682i bk5: 704a 81223i bk6: 704a 82606i bk7: 704a 82454i bk8: 704a 82863i bk9: 704a 82318i bk10: 688a 82639i bk11: 688a 81691i bk12: 640a 83375i bk13: 640a 82986i bk14: 640a 84455i bk15: 640a 83998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5651
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99536 n_nop=77360 n_act=172 n_pre=156 n_req=10924 n_rd=10924 n_write=10924 bw_util=0.439
n_activity=97732 dram_eff=0.4471
bk0: 676a 82910i bk1: 680a 83089i bk2: 704a 81116i bk3: 704a 81532i bk4: 704a 81015i bk5: 704a 81339i bk6: 704a 82516i bk7: 704a 82359i bk8: 704a 82265i bk9: 704a 82683i bk10: 688a 82062i bk11: 688a 81928i bk12: 640a 83042i bk13: 640a 83276i bk14: 640a 84050i bk15: 640a 83958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5765
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99536 n_nop=77360 n_act=172 n_pre=156 n_req=10924 n_rd=10924 n_write=10924 bw_util=0.439
n_activity=97467 dram_eff=0.4483
bk0: 676a 82786i bk1: 680a 82995i bk2: 704a 81113i bk3: 704a 81356i bk4: 704a 81196i bk5: 704a 81450i bk6: 704a 82620i bk7: 704a 82331i bk8: 704a 82151i bk9: 704a 82558i bk10: 688a 82146i bk11: 688a 81960i bk12: 640a 83029i bk13: 640a 83277i bk14: 640a 83999i bk15: 640a 84009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.5327
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99536 n_nop=77356 n_act=173 n_pre=157 n_req=10925 n_rd=10926 n_write=10924 bw_util=0.439
n_activity=97288 dram_eff=0.4492
bk0: 676a 83062i bk1: 682a 82932i bk2: 704a 81025i bk3: 704a 81130i bk4: 704a 81145i bk5: 704a 81106i bk6: 704a 82203i bk7: 704a 82536i bk8: 704a 82315i bk9: 704a 82284i bk10: 688a 81774i bk11: 688a 81641i bk12: 640a 83039i bk13: 640a 83047i bk14: 640a 83953i bk15: 640a 84098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=15.4948

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2762, Miss = 2734, Miss_rate = 0.990, Pending_hits = 6, Reservation_fails = 201
L2_cache_bank[1]: Access = 2730, Miss = 2730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2730, Miss = 2730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2730, Miss = 2730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2730, Miss = 2730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2730, Miss = 2730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2730, Miss = 2730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2732, Miss = 2732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2730, Miss = 2730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2732, Miss = 2732, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2730, Miss = 2730, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2747, Miss = 2733, Miss_rate = 0.995, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 32813
L2_total_cache_misses = 32771
L2_total_cache_miss_rate = 0.9987
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 317
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 208
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.145

icnt_total_pkts_mem_to_simt=32963
icnt_total_pkts_simt_to_mem=163885
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 43.0095
	minimum = 6
	maximum = 633
Network latency average = 32.5986
	minimum = 6
	maximum = 509
Slowest packet = 787
Flit latency average = 39.3869
	minimum = 6
	maximum = 505
Slowest flit = 3462
Fragmentation average = 2.83379
	minimum = 0
	maximum = 457
Injected packet rate average = 0.032233
	minimum = 0.0288965 (at node 0)
	maximum = 0.0366279 (at node 15)
Accepted packet rate average = 0.032233
	minimum = 0.0288965 (at node 0)
	maximum = 0.0366279 (at node 15)
Injected flit rate average = 0.0966842
	minimum = 0.0362035 (at node 16)
	maximum = 0.148567 (at node 9)
Accepted flit rate average= 0.0966842
	minimum = 0.0290291 (at node 0)
	maximum = 0.181548 (at node 15)
Injected packet length average = 2.99954
Accepted packet length average = 2.99954
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.0095 (1 samples)
	minimum = 6 (1 samples)
	maximum = 633 (1 samples)
Network latency average = 32.5986 (1 samples)
	minimum = 6 (1 samples)
	maximum = 509 (1 samples)
Flit latency average = 39.3869 (1 samples)
	minimum = 6 (1 samples)
	maximum = 505 (1 samples)
Fragmentation average = 2.83379 (1 samples)
	minimum = 0 (1 samples)
	maximum = 457 (1 samples)
Injected packet rate average = 0.032233 (1 samples)
	minimum = 0.0288965 (1 samples)
	maximum = 0.0366279 (1 samples)
Accepted packet rate average = 0.032233 (1 samples)
	minimum = 0.0288965 (1 samples)
	maximum = 0.0366279 (1 samples)
Injected flit rate average = 0.0966842 (1 samples)
	minimum = 0.0362035 (1 samples)
	maximum = 0.148567 (1 samples)
Accepted flit rate average = 0.0966842 (1 samples)
	minimum = 0.0290291 (1 samples)
	maximum = 0.181548 (1 samples)
Injected packet size average = 2.99954 (1 samples)
Accepted packet size average = 2.99954 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 282308 (inst/sec)
gpgpu_simulation_rate = 1450 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
solving.

GPGPU-Sim PTX: cudaLaunch for 0x0x403050 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6drelaxPj5GraphPb' to stream 0, gridDim= (2048,1,1) blockDim = (512,1,1) 
kernel '_Z6drelaxPj5GraphPb' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6drelaxPj5GraphPb'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,75407)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,75407)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,75407)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(13,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(29,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 76407  inst.: 14956576 (ipc=276.5) sim_rate=282199 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:02:18 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(19,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 76907  inst.: 15029892 (ipc=233.2) sim_rate=263682 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:02:22 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(28,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(16,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 77907  inst.: 15190532 (ipc=204.2) sim_rate=261905 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:02:23 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(16,0,0) tid=(278,0,0)
GPGPU-Sim uArch: cycles simulated: 79407  inst.: 15365792 (ipc=171.4) sim_rate=260437 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:02:24 2016
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(20,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 80907  inst.: 15420100 (ipc=134.6) sim_rate=257001 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:02:25 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(8,0,0) tid=(278,0,0)
GPGPU-Sim uArch: cycles simulated: 82907  inst.: 15539502 (ipc=114.6) sim_rate=254745 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:02:26 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(10,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 84407  inst.: 15631996 (ipc=105.8) sim_rate=252128 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:02:27 2016
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(8,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 86407  inst.: 15691067 (ipc=91.9) sim_rate=249064 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:02:28 2016
GPGPU-Sim uArch: cycles simulated: 87907  inst.: 15732846 (ipc=84.2) sim_rate=245825 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:02:29 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(0,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 89907  inst.: 15785655 (ipc=76.2) sim_rate=242856 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 13:02:30 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(8,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 91407  inst.: 15850688 (ipc=73.2) sim_rate=240161 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 13:02:31 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(2,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 93407  inst.: 15933069 (ipc=69.6) sim_rate=237807 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 13:02:32 2016
GPGPU-Sim uArch: cycles simulated: 94907  inst.: 15998980 (ipc=67.6) sim_rate=235279 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 13:02:33 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(12,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 96907  inst.: 16082347 (ipc=65.2) sim_rate=233077 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 13:02:34 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 98407  inst.: 16131875 (ipc=63.1) sim_rate=230455 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 13:02:35 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(9,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 100407  inst.: 16196590 (ipc=60.7) sim_rate=228120 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 13:02:36 2016
GPGPU-Sim uArch: cycles simulated: 102407  inst.: 16266783 (ipc=58.8) sim_rate=225927 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 13:02:37 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(22,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 103907  inst.: 16319003 (ipc=57.5) sim_rate=223547 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 13:02:38 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(11,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 105907  inst.: 16403729 (ipc=56.5) sim_rate=221672 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 13:02:39 2016
GPGPU-Sim uArch: cycles simulated: 107407  inst.: 16455753 (ipc=55.5) sim_rate=219410 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 13:02:40 2016
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(28,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 109407  inst.: 16518237 (ipc=54.1) sim_rate=217345 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 13:02:41 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 110907  inst.: 16561874 (ipc=53.0) sim_rate=215089 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 13:02:42 2016
GPGPU-Sim uArch: cycles simulated: 112907  inst.: 16627133 (ipc=51.9) sim_rate=213168 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 13:02:43 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(10,0,0) tid=(481,0,0)
GPGPU-Sim uArch: cycles simulated: 114907  inst.: 16694904 (ipc=51.0) sim_rate=211327 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 13:02:44 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(2,0,0) tid=(471,0,0)
GPGPU-Sim uArch: cycles simulated: 116407  inst.: 16745009 (ipc=50.4) sim_rate=209312 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 13:02:45 2016
GPGPU-Sim uArch: cycles simulated: 118407  inst.: 16807436 (ipc=49.5) sim_rate=207499 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 13:02:46 2016
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(24,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 119907  inst.: 16852516 (ipc=48.8) sim_rate=205518 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 13:02:47 2016
GPGPU-Sim uArch: cycles simulated: 121907  inst.: 16919647 (ipc=48.2) sim_rate=203851 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 13:02:48 2016
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(17,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 123407  inst.: 16969043 (ipc=47.7) sim_rate=202012 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 13:02:49 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(2,0,0) tid=(273,0,0)
GPGPU-Sim uArch: cycles simulated: 125407  inst.: 17031253 (ipc=47.0) sim_rate=200367 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 13:02:50 2016
GPGPU-Sim uArch: cycles simulated: 127407  inst.: 17098224 (ipc=46.5) sim_rate=198816 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 13:02:51 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,0,0) tid=(261,0,0)
GPGPU-Sim uArch: cycles simulated: 128907  inst.: 17142059 (ipc=46.0) sim_rate=197035 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 13:02:52 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(23,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 130907  inst.: 17205745 (ipc=45.5) sim_rate=195519 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 13:02:53 2016
GPGPU-Sim uArch: cycles simulated: 132407  inst.: 17248772 (ipc=45.1) sim_rate=193806 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 13:02:54 2016
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(6,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 134407  inst.: 17317140 (ipc=44.7) sim_rate=192412 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 13:02:55 2016
GPGPU-Sim uArch: cycles simulated: 135907  inst.: 17359558 (ipc=44.3) sim_rate=190764 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 13:02:56 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 137907  inst.: 17416766 (ipc=43.8) sim_rate=189312 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 13:02:57 2016
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 139907  inst.: 17476569 (ipc=43.4) sim_rate=187920 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 13:02:58 2016
GPGPU-Sim uArch: cycles simulated: 141407  inst.: 17521914 (ipc=43.1) sim_rate=186403 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 13:02:59 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(16,0,0) tid=(320,0,0)
GPGPU-Sim uArch: cycles simulated: 143407  inst.: 17580009 (ipc=42.6) sim_rate=185052 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 13:03:00 2016
GPGPU-Sim uArch: cycles simulated: 144907  inst.: 17624389 (ipc=42.4) sim_rate=183587 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 13:03:01 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(12,0,0) tid=(302,0,0)
GPGPU-Sim uArch: cycles simulated: 146907  inst.: 17681913 (ipc=42.0) sim_rate=182287 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 13:03:02 2016
GPGPU-Sim uArch: cycles simulated: 148907  inst.: 17731603 (ipc=41.5) sim_rate=180934 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 13:03:03 2016
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(4,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 150407  inst.: 17771668 (ipc=41.2) sim_rate=179511 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 13:03:04 2016
GPGPU-Sim uArch: cycles simulated: 152407  inst.: 17825738 (ipc=40.9) sim_rate=178257 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 13:03:05 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(7,0,0) tid=(258,0,0)
GPGPU-Sim uArch: cycles simulated: 153907  inst.: 17869066 (ipc=40.6) sim_rate=176921 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 13:03:06 2016
GPGPU-Sim uArch: cycles simulated: 155907  inst.: 17925218 (ipc=40.3) sim_rate=175737 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 13:03:07 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(20,0,0) tid=(272,0,0)
GPGPU-Sim uArch: cycles simulated: 157407  inst.: 17966439 (ipc=40.1) sim_rate=174431 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 13:03:08 2016
GPGPU-Sim uArch: cycles simulated: 159407  inst.: 18018067 (ipc=39.7) sim_rate=173250 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 13:03:09 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(28,0,0) tid=(271,0,0)
GPGPU-Sim uArch: cycles simulated: 161407  inst.: 18072673 (ipc=39.4) sim_rate=172120 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 13:03:10 2016
GPGPU-Sim uArch: cycles simulated: 162907  inst.: 18108887 (ipc=39.2) sim_rate=170838 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 13:03:11 2016
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 164907  inst.: 18159317 (ipc=38.9) sim_rate=169713 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 13:03:12 2016
GPGPU-Sim uArch: cycles simulated: 166407  inst.: 18196685 (ipc=38.6) sim_rate=168487 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 13:03:13 2016
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(9,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 168407  inst.: 18251266 (ipc=38.4) sim_rate=167442 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 13:03:14 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 170407  inst.: 18302967 (ipc=38.1) sim_rate=166390 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 13:03:15 2016
GPGPU-Sim uArch: cycles simulated: 171907  inst.: 18343633 (ipc=38.0) sim_rate=165257 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 13:03:16 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(18,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 173907  inst.: 18395178 (ipc=37.7) sim_rate=164242 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 13:03:17 2016
GPGPU-Sim uArch: cycles simulated: 175407  inst.: 18436531 (ipc=37.6) sim_rate=163155 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 13:03:18 2016
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(22,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 177407  inst.: 18488995 (ipc=37.3) sim_rate=162184 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 13:03:19 2016
GPGPU-Sim uArch: cycles simulated: 178907  inst.: 18527648 (ipc=37.2) sim_rate=161109 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 13:03:20 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(13,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 180907  inst.: 18576788 (ipc=36.9) sim_rate=160144 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 13:03:21 2016
GPGPU-Sim uArch: cycles simulated: 182907  inst.: 18626148 (ipc=36.7) sim_rate=159197 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 13:03:22 2016
GPGPU-Sim uArch: cycles simulated: 184407  inst.: 18663522 (ipc=36.5) sim_rate=158165 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 13:03:23 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(11,0,0) tid=(391,0,0)
GPGPU-Sim uArch: cycles simulated: 186407  inst.: 18713524 (ipc=36.3) sim_rate=157256 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 13:03:24 2016
GPGPU-Sim uArch: cycles simulated: 187907  inst.: 18753335 (ipc=36.2) sim_rate=156277 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 13:03:25 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(3,0,0) tid=(335,0,0)
GPGPU-Sim uArch: cycles simulated: 189907  inst.: 18802737 (ipc=36.0) sim_rate=155394 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 13:03:26 2016
GPGPU-Sim uArch: cycles simulated: 191407  inst.: 18839742 (ipc=35.9) sim_rate=154424 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 13:03:27 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(5,0,0) tid=(328,0,0)
GPGPU-Sim uArch: cycles simulated: 193407  inst.: 18887338 (ipc=35.7) sim_rate=153555 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 13:03:28 2016
GPGPU-Sim uArch: cycles simulated: 194907  inst.: 18928290 (ipc=35.6) sim_rate=152647 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 13:03:29 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(8,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 196907  inst.: 18973689 (ipc=35.3) sim_rate=151789 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 13:03:30 2016
GPGPU-Sim uArch: cycles simulated: 198907  inst.: 19022463 (ipc=35.2) sim_rate=150971 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 13:03:31 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 200407  inst.: 19056181 (ipc=35.0) sim_rate=150048 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 13:03:32 2016
GPGPU-Sim uArch: cycles simulated: 202407  inst.: 19102313 (ipc=34.8) sim_rate=149236 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 13:03:33 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(4,0,0) tid=(370,0,0)
GPGPU-Sim uArch: cycles simulated: 203907  inst.: 19141042 (ipc=34.7) sim_rate=148380 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 13:03:34 2016
GPGPU-Sim uArch: cycles simulated: 205907  inst.: 19189630 (ipc=34.6) sim_rate=147612 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 13:03:35 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(25,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 207407  inst.: 19227856 (ipc=34.5) sim_rate=146777 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 13:03:36 2016
GPGPU-Sim uArch: cycles simulated: 209407  inst.: 19275984 (ipc=34.3) sim_rate=146030 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 13:03:37 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(19,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 211407  inst.: 19318819 (ipc=34.1) sim_rate=145254 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 13:03:38 2016
GPGPU-Sim uArch: cycles simulated: 212907  inst.: 19356061 (ipc=34.0) sim_rate=144448 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 13:03:39 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(24,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 214907  inst.: 19404483 (ipc=33.9) sim_rate=143736 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 13:03:40 2016
GPGPU-Sim uArch: cycles simulated: 216407  inst.: 19435686 (ipc=33.7) sim_rate=142909 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 13:03:41 2016
GPGPU-Sim uArch: cycles simulated: 218407  inst.: 19480910 (ipc=33.6) sim_rate=142196 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 13:03:42 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(28,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 219907  inst.: 19518314 (ipc=33.5) sim_rate=141437 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 13:03:43 2016
GPGPU-Sim uArch: cycles simulated: 221907  inst.: 19564901 (ipc=33.3) sim_rate=140754 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 13:03:44 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(11,0,0) tid=(349,0,0)
GPGPU-Sim uArch: cycles simulated: 223907  inst.: 19612482 (ipc=33.2) sim_rate=140089 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 13:03:45 2016
GPGPU-Sim uArch: cycles simulated: 225407  inst.: 19649572 (ipc=33.1) sim_rate=139358 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 13:03:46 2016
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(5,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 227407  inst.: 19694105 (ipc=33.0) sim_rate=138690 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 13:03:47 2016
GPGPU-Sim uArch: cycles simulated: 228907  inst.: 19730015 (ipc=32.9) sim_rate=137972 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 13:03:48 2016
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(2,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 230907  inst.: 19777046 (ipc=32.8) sim_rate=137340 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 13:03:49 2016
GPGPU-Sim uArch: cycles simulated: 232407  inst.: 19809272 (ipc=32.7) sim_rate=136615 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 13:03:50 2016
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(19,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 234407  inst.: 19854780 (ipc=32.5) sim_rate=135991 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 13:03:51 2016
GPGPU-Sim uArch: cycles simulated: 235907  inst.: 19887936 (ipc=32.4) sim_rate=135292 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 13:03:52 2016
GPGPU-Sim uArch: cycles simulated: 237907  inst.: 19931596 (ipc=32.3) sim_rate=134672 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 13:03:53 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(27,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 239907  inst.: 19974941 (ipc=32.2) sim_rate=134060 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 13:03:54 2016
GPGPU-Sim uArch: cycles simulated: 241407  inst.: 20006983 (ipc=32.1) sim_rate=133379 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 13:03:55 2016
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(23,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 243407  inst.: 20054362 (ipc=32.0) sim_rate=132810 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 13:03:56 2016
GPGPU-Sim uArch: cycles simulated: 244907  inst.: 20087555 (ipc=31.9) sim_rate=132154 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 13:03:57 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(15,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 246907  inst.: 20134715 (ipc=31.8) sim_rate=131599 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 13:03:58 2016
GPGPU-Sim uArch: cycles simulated: 248907  inst.: 20178304 (ipc=31.7) sim_rate=131027 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 13:03:59 2016
GPGPU-Sim uArch: cycles simulated: 250407  inst.: 20206273 (ipc=31.6) sim_rate=130363 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 13:04:00 2016
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,0,0) tid=(302,0,0)
GPGPU-Sim uArch: cycles simulated: 252407  inst.: 20252139 (ipc=31.5) sim_rate=129821 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 13:04:01 2016
GPGPU-Sim uArch: cycles simulated: 253907  inst.: 20284601 (ipc=31.4) sim_rate=129201 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 13:04:02 2016
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(18,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 255907  inst.: 20330483 (ipc=31.3) sim_rate=128673 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 13:04:03 2016
GPGPU-Sim uArch: cycles simulated: 257407  inst.: 20363680 (ipc=31.2) sim_rate=128073 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 13:04:04 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(28,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 259407  inst.: 20408847 (ipc=31.1) sim_rate=127555 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 13:04:05 2016
GPGPU-Sim uArch: cycles simulated: 260907  inst.: 20443202 (ipc=31.1) sim_rate=126976 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 13:04:06 2016
GPGPU-Sim uArch: cycles simulated: 262907  inst.: 20487545 (ipc=31.0) sim_rate=126466 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 13:04:07 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(7,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 264407  inst.: 20520638 (ipc=30.9) sim_rate=125893 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 13:04:08 2016
GPGPU-Sim uArch: cycles simulated: 266407  inst.: 20562147 (ipc=30.8) sim_rate=125378 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 13:04:09 2016
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(17,0,0) tid=(258,0,0)
GPGPU-Sim uArch: cycles simulated: 267907  inst.: 20593212 (ipc=30.7) sim_rate=124807 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 13:04:10 2016
GPGPU-Sim uArch: cycles simulated: 269907  inst.: 20636545 (ipc=30.6) sim_rate=124316 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 13:04:11 2016
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(19,0,0) tid=(397,0,0)
GPGPU-Sim uArch: cycles simulated: 271907  inst.: 20680676 (ipc=30.5) sim_rate=123836 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 13:04:12 2016
GPGPU-Sim uArch: cycles simulated: 273407  inst.: 20715997 (ipc=30.5) sim_rate=123309 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 13:04:13 2016
GPGPU-Sim uArch: cycles simulated: 275407  inst.: 20760658 (ipc=30.4) sim_rate=122844 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 13:04:14 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(11,0,0) tid=(497,0,0)
GPGPU-Sim uArch: cycles simulated: 276907  inst.: 20792709 (ipc=30.3) sim_rate=122310 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 13:04:15 2016
GPGPU-Sim uArch: cycles simulated: 278907  inst.: 20838678 (ipc=30.3) sim_rate=121863 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 13:04:16 2016
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(2,0,0) tid=(508,0,0)
GPGPU-Sim uArch: cycles simulated: 280407  inst.: 20870517 (ipc=30.2) sim_rate=121340 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 13:04:17 2016
GPGPU-Sim uArch: cycles simulated: 282407  inst.: 20912246 (ipc=30.1) sim_rate=120880 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 13:04:18 2016
GPGPU-Sim uArch: cycles simulated: 283907  inst.: 20945070 (ipc=30.0) sim_rate=120373 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 13:04:19 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(2,0,0) tid=(335,0,0)
GPGPU-Sim uArch: cycles simulated: 285907  inst.: 20989168 (ipc=30.0) sim_rate=119938 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 13:04:20 2016
GPGPU-Sim uArch: cycles simulated: 287407  inst.: 21023549 (ipc=29.9) sim_rate=119451 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 13:04:21 2016
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(7,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 289407  inst.: 21065058 (ipc=29.8) sim_rate=119011 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 13:04:22 2016
GPGPU-Sim uArch: cycles simulated: 290907  inst.: 21095157 (ipc=29.8) sim_rate=118512 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 13:04:23 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(28,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 292907  inst.: 21136855 (ipc=29.7) sim_rate=118082 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 13:04:24 2016
GPGPU-Sim uArch: cycles simulated: 294407  inst.: 21174045 (ipc=29.7) sim_rate=117633 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 13:04:25 2016
GPGPU-Sim uArch: cycles simulated: 296407  inst.: 21216833 (ipc=29.6) sim_rate=117220 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 13:04:26 2016
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(26,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 297907  inst.: 21251446 (ipc=29.5) sim_rate=116766 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 13:04:27 2016
GPGPU-Sim uArch: cycles simulated: 299907  inst.: 21294503 (ipc=29.5) sim_rate=116363 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 13:04:28 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(16,0,0) tid=(273,0,0)
GPGPU-Sim uArch: cycles simulated: 301407  inst.: 21328334 (ipc=29.4) sim_rate=115914 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 13:04:29 2016
GPGPU-Sim uArch: cycles simulated: 303407  inst.: 21371604 (ipc=29.3) sim_rate=115522 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 13:04:30 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(18,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 305407  inst.: 21414907 (ipc=29.3) sim_rate=115133 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 13:04:31 2016
GPGPU-Sim uArch: cycles simulated: 306907  inst.: 21445495 (ipc=29.2) sim_rate=114681 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 13:04:32 2016
GPGPU-Sim uArch: cycles simulated: 308907  inst.: 21487676 (ipc=29.2) sim_rate=114296 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 13:04:33 2016
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(12,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 310407  inst.: 21522111 (ipc=29.1) sim_rate=113873 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 13:04:34 2016
GPGPU-Sim uArch: cycles simulated: 312407  inst.: 21563084 (ipc=29.0) sim_rate=113489 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 13:04:35 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(0,0,0) tid=(388,0,0)
GPGPU-Sim uArch: cycles simulated: 313907  inst.: 21594479 (ipc=29.0) sim_rate=113060 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 13:04:36 2016
GPGPU-Sim uArch: cycles simulated: 315907  inst.: 21633806 (ipc=28.9) sim_rate=112676 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 13:04:37 2016
GPGPU-Sim uArch: cycles simulated: 317407  inst.: 21669515 (ipc=28.9) sim_rate=112277 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 13:04:38 2016
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(17,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 319407  inst.: 21709818 (ipc=28.8) sim_rate=111906 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 13:04:39 2016
GPGPU-Sim uArch: cycles simulated: 320907  inst.: 21739681 (ipc=28.8) sim_rate=111485 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 13:04:40 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(20,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 322907  inst.: 21783457 (ipc=28.7) sim_rate=111140 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 13:04:41 2016
GPGPU-Sim uArch: cycles simulated: 324407  inst.: 21813977 (ipc=28.7) sim_rate=110730 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 13:04:42 2016
GPGPU-Sim uArch: cycles simulated: 326407  inst.: 21851968 (ipc=28.6) sim_rate=110363 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 13:04:43 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(23,0,0) tid=(361,0,0)
GPGPU-Sim uArch: cycles simulated: 327907  inst.: 21885546 (ipc=28.5) sim_rate=109977 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 13:04:44 2016
GPGPU-Sim uArch: cycles simulated: 329907  inst.: 21927708 (ipc=28.5) sim_rate=109638 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 13:04:45 2016
GPGPU-Sim uArch: cycles simulated: 331407  inst.: 21954741 (ipc=28.4) sim_rate=109227 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 13:04:46 2016
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(25,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 333407  inst.: 21997356 (ipc=28.4) sim_rate=108897 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 13:04:47 2016
GPGPU-Sim uArch: cycles simulated: 334907  inst.: 22028198 (ipc=28.3) sim_rate=108513 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 13:04:48 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(24,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 336907  inst.: 22069471 (ipc=28.3) sim_rate=108183 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 13:04:49 2016
GPGPU-Sim uArch: cycles simulated: 338407  inst.: 22101399 (ipc=28.2) sim_rate=107811 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 13:04:50 2016
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(9,0,0) tid=(357,0,0)
GPGPU-Sim uArch: cycles simulated: 340407  inst.: 22143117 (ipc=28.2) sim_rate=107490 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 13:04:51 2016
GPGPU-Sim uArch: cycles simulated: 341907  inst.: 22171060 (ipc=28.1) sim_rate=107106 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 13:04:52 2016
GPGPU-Sim uArch: cycles simulated: 343907  inst.: 22214580 (ipc=28.1) sim_rate=106800 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 13:04:53 2016
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(11,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 345407  inst.: 22243905 (ipc=28.0) sim_rate=106430 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 13:04:54 2016
GPGPU-Sim uArch: cycles simulated: 347407  inst.: 22285888 (ipc=28.0) sim_rate=106123 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 13:04:55 2016
GPGPU-Sim uArch: cycles simulated: 348907  inst.: 22315534 (ipc=27.9) sim_rate=105760 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 13:04:56 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(7,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 350907  inst.: 22357615 (ipc=27.9) sim_rate=105460 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 13:04:57 2016
GPGPU-Sim uArch: cycles simulated: 352407  inst.: 22391185 (ipc=27.8) sim_rate=105122 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 13:04:58 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(14,0,0) tid=(416,0,0)
GPGPU-Sim uArch: cycles simulated: 353907  inst.: 22421952 (ipc=27.8) sim_rate=104775 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 13:04:59 2016
GPGPU-Sim uArch: cycles simulated: 355907  inst.: 22468668 (ipc=27.8) sim_rate=104505 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 13:05:00 2016
GPGPU-Sim uArch: cycles simulated: 357407  inst.: 22497800 (ipc=27.7) sim_rate=104156 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 13:05:01 2016
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(26,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 359407  inst.: 22540862 (ipc=27.7) sim_rate=103874 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 13:05:02 2016
GPGPU-Sim uArch: cycles simulated: 360907  inst.: 22573299 (ipc=27.6) sim_rate=103547 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 13:05:03 2016
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 362907  inst.: 22615162 (ipc=27.6) sim_rate=103265 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 13:05:04 2016
GPGPU-Sim uArch: cycles simulated: 364407  inst.: 22649357 (ipc=27.6) sim_rate=102951 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 13:05:05 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(15,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 366407  inst.: 22698714 (ipc=27.6) sim_rate=102709 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 13:05:06 2016
GPGPU-Sim uArch: cycles simulated: 367907  inst.: 22729294 (ipc=27.5) sim_rate=102384 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 13:05:07 2016
GPGPU-Sim uArch: cycles simulated: 369907  inst.: 22774672 (ipc=27.5) sim_rate=102128 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 13:05:08 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 371407  inst.: 22809602 (ipc=27.5) sim_rate=101828 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 13:05:09 2016
GPGPU-Sim uArch: cycles simulated: 373407  inst.: 22853395 (ipc=27.4) sim_rate=101570 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 13:05:10 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(7,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 374907  inst.: 22887846 (ipc=27.4) sim_rate=101273 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 13:05:11 2016
GPGPU-Sim uArch: cycles simulated: 376407  inst.: 22919583 (ipc=27.4) sim_rate=100967 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 13:05:12 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(3,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 378407  inst.: 22967064 (ipc=27.3) sim_rate=100732 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 13:05:13 2016
GPGPU-Sim uArch: cycles simulated: 379907  inst.: 23002027 (ipc=27.3) sim_rate=100445 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 13:05:14 2016
GPGPU-Sim uArch: cycles simulated: 381907  inst.: 23047938 (ipc=27.3) sim_rate=100208 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 13:05:15 2016
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(28,0,0) tid=(368,0,0)
GPGPU-Sim uArch: cycles simulated: 383407  inst.: 23080723 (ipc=27.3) sim_rate=99916 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 13:05:16 2016
GPGPU-Sim uArch: cycles simulated: 385407  inst.: 23126589 (ipc=27.2) sim_rate=99683 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 13:05:17 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(10,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 386907  inst.: 23159683 (ipc=27.2) sim_rate=99397 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 13:05:18 2016
GPGPU-Sim uArch: cycles simulated: 388907  inst.: 23203583 (ipc=27.2) sim_rate=99160 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 13:05:19 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(9,0,0) tid=(381,0,0)
GPGPU-Sim uArch: cycles simulated: 390407  inst.: 23239637 (ipc=27.2) sim_rate=98892 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 13:05:20 2016
GPGPU-Sim uArch: cycles simulated: 392407  inst.: 23288764 (ipc=27.2) sim_rate=98681 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 13:05:21 2016
GPGPU-Sim uArch: cycles simulated: 393907  inst.: 23320055 (ipc=27.1) sim_rate=98396 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 13:05:22 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(3,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 395907  inst.: 23363924 (ipc=27.1) sim_rate=98167 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 13:05:23 2016
GPGPU-Sim uArch: cycles simulated: 397407  inst.: 23398787 (ipc=27.1) sim_rate=97902 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 13:05:24 2016
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(4,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 398907  inst.: 23433028 (ipc=27.1) sim_rate=97637 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 13:05:25 2016
GPGPU-Sim uArch: cycles simulated: 400907  inst.: 23479190 (ipc=27.0) sim_rate=97424 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 13:05:26 2016
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(7,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 402407  inst.: 23515986 (ipc=27.0) sim_rate=97173 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 13:05:27 2016
GPGPU-Sim uArch: cycles simulated: 404407  inst.: 23563393 (ipc=27.0) sim_rate=96968 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 13:05:28 2016
GPGPU-Sim uArch: cycles simulated: 405907  inst.: 23594619 (ipc=27.0) sim_rate=96699 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 13:05:29 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(10,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 407907  inst.: 23640815 (ipc=26.9) sim_rate=96493 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 13:05:30 2016
GPGPU-Sim uArch: cycles simulated: 409407  inst.: 23677513 (ipc=26.9) sim_rate=96250 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 13:05:31 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(13,0,0) tid=(375,0,0)
GPGPU-Sim uArch: cycles simulated: 411407  inst.: 23723959 (ipc=26.9) sim_rate=96048 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 13:05:32 2016
GPGPU-Sim uArch: cycles simulated: 412907  inst.: 23756940 (ipc=26.9) sim_rate=95794 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 13:05:33 2016
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(3,0,0) tid=(416,0,0)
GPGPU-Sim uArch: cycles simulated: 414907  inst.: 23802286 (ipc=26.9) sim_rate=95591 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 13:05:34 2016
GPGPU-Sim uArch: cycles simulated: 416407  inst.: 23833471 (ipc=26.8) sim_rate=95333 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 13:05:35 2016
GPGPU-Sim uArch: cycles simulated: 417907  inst.: 23867808 (ipc=26.8) sim_rate=95090 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 13:05:36 2016
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(21,0,0) tid=(278,0,0)
GPGPU-Sim uArch: cycles simulated: 419907  inst.: 23910496 (ipc=26.8) sim_rate=94882 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 13:05:37 2016
GPGPU-Sim uArch: cycles simulated: 421407  inst.: 23947933 (ipc=26.8) sim_rate=94655 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 13:05:38 2016
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(16,0,0) tid=(490,0,0)
GPGPU-Sim uArch: cycles simulated: 423407  inst.: 23994111 (ipc=26.8) sim_rate=94465 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 13:05:39 2016
GPGPU-Sim uArch: cycles simulated: 424907  inst.: 24027857 (ipc=26.7) sim_rate=94226 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 13:05:40 2016
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(12,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 426907  inst.: 24072287 (ipc=26.7) sim_rate=94032 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 13:05:41 2016
GPGPU-Sim uArch: cycles simulated: 428407  inst.: 24105354 (ipc=26.7) sim_rate=93795 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 13:05:42 2016
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(10,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 430407  inst.: 24149572 (ipc=26.7) sim_rate=93602 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 13:05:43 2016
GPGPU-Sim uArch: cycles simulated: 431907  inst.: 24181824 (ipc=26.7) sim_rate=93366 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 13:05:44 2016
GPGPU-Sim uArch: cycles simulated: 433907  inst.: 24224726 (ipc=26.6) sim_rate=93172 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 13:05:45 2016
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(26,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 435407  inst.: 24258429 (ipc=26.6) sim_rate=92944 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 13:05:46 2016
GPGPU-Sim uArch: cycles simulated: 437407  inst.: 24300641 (ipc=26.6) sim_rate=92750 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 13:05:47 2016
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(20,0,0) tid=(391,0,0)
GPGPU-Sim uArch: cycles simulated: 438907  inst.: 24334103 (ipc=26.6) sim_rate=92525 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 13:05:48 2016
GPGPU-Sim uArch: cycles simulated: 440407  inst.: 24363705 (ipc=26.5) sim_rate=92286 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 13:05:49 2016
GPGPU-Sim uArch: cycles simulated: 442407  inst.: 24407127 (ipc=26.5) sim_rate=92102 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 13:05:50 2016
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(24,0,0) tid=(449,0,0)
GPGPU-Sim uArch: cycles simulated: 443907  inst.: 24437413 (ipc=26.5) sim_rate=91869 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 13:05:51 2016
GPGPU-Sim uArch: cycles simulated: 445907  inst.: 24480669 (ipc=26.5) sim_rate=91687 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 13:05:52 2016
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(11,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 447407  inst.: 24513511 (ipc=26.4) sim_rate=91468 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 13:05:53 2016
GPGPU-Sim uArch: cycles simulated: 449407  inst.: 24557458 (ipc=26.4) sim_rate=91291 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 13:05:54 2016
GPGPU-Sim uArch: cycles simulated: 450907  inst.: 24586329 (ipc=26.4) sim_rate=91060 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 13:05:55 2016
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(18,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 452907  inst.: 24630680 (ipc=26.4) sim_rate=90888 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 13:05:56 2016
GPGPU-Sim uArch: cycles simulated: 454407  inst.: 24661331 (ipc=26.3) sim_rate=90666 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 13:05:57 2016
GPGPU-Sim uArch: cycles simulated: 455907  inst.: 24694199 (ipc=26.3) sim_rate=90454 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 13:05:58 2016
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(24,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 457907  inst.: 24737434 (ipc=26.3) sim_rate=90282 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 13:05:59 2016
GPGPU-Sim uArch: cycles simulated: 459407  inst.: 24767596 (ipc=26.3) sim_rate=90063 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 13:06:00 2016
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(27,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 461407  inst.: 24811550 (ipc=26.2) sim_rate=89896 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 13:06:01 2016
GPGPU-Sim uArch: cycles simulated: 462907  inst.: 24844921 (ipc=26.2) sim_rate=89692 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 13:06:02 2016
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(23,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 464907  inst.: 24889982 (ipc=26.2) sim_rate=89532 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 13:06:03 2016
GPGPU-Sim uArch: cycles simulated: 466407  inst.: 24924622 (ipc=26.2) sim_rate=89335 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 13:06:04 2016
GPGPU-Sim uArch: cycles simulated: 468407  inst.: 24966738 (ipc=26.2) sim_rate=89166 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 13:06:05 2016
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 469907  inst.: 24999557 (ipc=26.2) sim_rate=88966 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 13:06:06 2016
GPGPU-Sim uArch: cycles simulated: 471407  inst.: 25032635 (ipc=26.1) sim_rate=88768 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 13:06:07 2016
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(21,0,0) tid=(440,0,0)
GPGPU-Sim uArch: cycles simulated: 473407  inst.: 25075466 (ipc=26.1) sim_rate=88605 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 13:06:08 2016
GPGPU-Sim uArch: cycles simulated: 474907  inst.: 25107573 (ipc=26.1) sim_rate=88406 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 13:06:09 2016
GPGPU-Sim uArch: cycles simulated: 476907  inst.: 25148777 (ipc=26.1) sim_rate=88241 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 13:06:10 2016
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(5,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 478407  inst.: 25183868 (ipc=26.1) sim_rate=88055 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 13:06:11 2016
GPGPU-Sim uArch: cycles simulated: 480407  inst.: 25227717 (ipc=26.0) sim_rate=87901 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 13:06:12 2016
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(2,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 481907  inst.: 25259137 (ipc=26.0) sim_rate=87705 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 13:06:13 2016
GPGPU-Sim uArch: cycles simulated: 483407  inst.: 25290759 (ipc=26.0) sim_rate=87511 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 13:06:14 2016
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 485407  inst.: 25337341 (ipc=26.0) sim_rate=87370 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 13:06:15 2016
GPGPU-Sim uArch: cycles simulated: 486907  inst.: 25370664 (ipc=26.0) sim_rate=87184 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 13:06:16 2016
GPGPU-Sim uArch: cycles simulated: 488907  inst.: 25416385 (ipc=26.0) sim_rate=87042 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 13:06:17 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(3,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 490407  inst.: 25448232 (ipc=25.9) sim_rate=86854 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 13:06:18 2016
GPGPU-Sim uArch: cycles simulated: 492407  inst.: 25494644 (ipc=25.9) sim_rate=86716 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 13:06:19 2016
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(4,0,0) tid=(302,0,0)
GPGPU-Sim uArch: cycles simulated: 493907  inst.: 25528970 (ipc=25.9) sim_rate=86538 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 13:06:20 2016
GPGPU-Sim uArch: cycles simulated: 495407  inst.: 25560345 (ipc=25.9) sim_rate=86352 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 13:06:21 2016
GPGPU-Sim uArch: cycles simulated: 497407  inst.: 25599641 (ipc=25.9) sim_rate=86194 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 13:06:22 2016
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 498907  inst.: 25634151 (ipc=25.9) sim_rate=86020 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 13:06:23 2016
GPGPU-Sim uArch: cycles simulated: 500907  inst.: 25680217 (ipc=25.9) sim_rate=85887 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 13:06:24 2016
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,0,0) tid=(313,0,0)
GPGPU-Sim uArch: cycles simulated: 502407  inst.: 25713186 (ipc=25.8) sim_rate=85710 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 13:06:25 2016
GPGPU-Sim uArch: cycles simulated: 504407  inst.: 25755085 (ipc=25.8) sim_rate=85565 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 13:06:26 2016
GPGPU-Sim uArch: cycles simulated: 505907  inst.: 25789350 (ipc=25.8) sim_rate=85395 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 13:06:27 2016
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(14,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 507407  inst.: 25819918 (ipc=25.8) sim_rate=85214 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 13:06:28 2016
GPGPU-Sim uArch: cycles simulated: 509407  inst.: 25863189 (ipc=25.8) sim_rate=85076 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 13:06:29 2016
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(27,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 510907  inst.: 25894958 (ipc=25.8) sim_rate=84901 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 13:06:30 2016
GPGPU-Sim uArch: cycles simulated: 512907  inst.: 25938203 (ipc=25.7) sim_rate=84765 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 13:06:31 2016
GPGPU-Sim uArch: cycles simulated: 514407  inst.: 25971404 (ipc=25.7) sim_rate=84597 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 13:06:32 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(28,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 515907  inst.: 26007904 (ipc=25.7) sim_rate=84441 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 13:06:33 2016
GPGPU-Sim uArch: cycles simulated: 517907  inst.: 26055260 (ipc=25.7) sim_rate=84321 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 13:06:34 2016
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 519407  inst.: 26090346 (ipc=25.7) sim_rate=84162 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 13:06:35 2016
GPGPU-Sim uArch: cycles simulated: 521407  inst.: 26134488 (ipc=25.7) sim_rate=84033 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 13:06:36 2016
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(4,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 522907  inst.: 26168131 (ipc=25.7) sim_rate=83872 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 13:06:37 2016
GPGPU-Sim uArch: cycles simulated: 524907  inst.: 26210234 (ipc=25.7) sim_rate=83738 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 13:06:38 2016
GPGPU-Sim uArch: cycles simulated: 526407  inst.: 26244952 (ipc=25.6) sim_rate=83582 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 13:06:39 2016
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(0,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 527907  inst.: 26277823 (ipc=25.6) sim_rate=83421 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 13:06:40 2016
GPGPU-Sim uArch: cycles simulated: 529907  inst.: 26325525 (ipc=25.6) sim_rate=83308 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 13:06:41 2016
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(19,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 531407  inst.: 26358407 (ipc=25.6) sim_rate=83149 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 13:06:42 2016
GPGPU-Sim uArch: cycles simulated: 533407  inst.: 26404677 (ipc=25.6) sim_rate=83033 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 13:06:43 2016
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(15,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 534907  inst.: 26438222 (ipc=25.6) sim_rate=82878 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 13:06:44 2016
GPGPU-Sim uArch: cycles simulated: 536907  inst.: 26485031 (ipc=25.6) sim_rate=82765 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 13:06:45 2016
GPGPU-Sim uArch: cycles simulated: 538407  inst.: 26518571 (ipc=25.6) sim_rate=82612 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 13:06:46 2016
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(9,0,0) tid=(322,0,0)
GPGPU-Sim uArch: cycles simulated: 540407  inst.: 26561112 (ipc=25.6) sim_rate=82487 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 13:06:47 2016
GPGPU-Sim uArch: cycles simulated: 541907  inst.: 26596094 (ipc=25.5) sim_rate=82340 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 13:06:48 2016
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(22,0,0) tid=(502,0,0)
GPGPU-Sim uArch: cycles simulated: 543407  inst.: 26630661 (ipc=25.5) sim_rate=82193 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 13:06:49 2016
GPGPU-Sim uArch: cycles simulated: 545407  inst.: 26672722 (ipc=25.5) sim_rate=82069 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 13:06:50 2016
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(24,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 546907  inst.: 26706582 (ipc=25.5) sim_rate=81922 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 13:06:51 2016
GPGPU-Sim uArch: cycles simulated: 548907  inst.: 26751126 (ipc=25.5) sim_rate=81807 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 13:06:52 2016
GPGPU-Sim uArch: cycles simulated: 550407  inst.: 26780215 (ipc=25.5) sim_rate=81646 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 13:06:53 2016
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(8,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 552407  inst.: 26823789 (ipc=25.5) sim_rate=81531 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 13:06:54 2016
GPGPU-Sim uArch: cycles simulated: 553907  inst.: 26855385 (ipc=25.4) sim_rate=81379 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 13:06:55 2016
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(25,0,0) tid=(473,0,0)
GPGPU-Sim uArch: cycles simulated: 555907  inst.: 26901428 (ipc=25.4) sim_rate=81273 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 13:06:56 2016
GPGPU-Sim uArch: cycles simulated: 557407  inst.: 26933226 (ipc=25.4) sim_rate=81124 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 13:06:57 2016
GPGPU-Sim uArch: cycles simulated: 558907  inst.: 26962848 (ipc=25.4) sim_rate=80969 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 13:06:58 2016
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(4,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 560907  inst.: 27008694 (ipc=25.4) sim_rate=80864 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 13:06:59 2016
GPGPU-Sim uArch: cycles simulated: 562407  inst.: 27042404 (ipc=25.4) sim_rate=80723 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 13:07:00 2016
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(12,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 564407  inst.: 27085420 (ipc=25.4) sim_rate=80611 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 13:07:01 2016
GPGPU-Sim uArch: cycles simulated: 565907  inst.: 27117382 (ipc=25.4) sim_rate=80467 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 13:07:02 2016
GPGPU-Sim uArch: cycles simulated: 567907  inst.: 27161194 (ipc=25.3) sim_rate=80358 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 13:07:03 2016
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(12,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 569407  inst.: 27192333 (ipc=25.3) sim_rate=80213 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 13:07:04 2016
GPGPU-Sim uArch: cycles simulated: 571407  inst.: 27238015 (ipc=25.3) sim_rate=80111 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 13:07:05 2016
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(10,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 572907  inst.: 27270281 (ipc=25.3) sim_rate=79971 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 13:07:06 2016
GPGPU-Sim uArch: cycles simulated: 574407  inst.: 27300325 (ipc=25.3) sim_rate=79825 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 13:07:07 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(27,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 576407  inst.: 27345635 (ipc=25.3) sim_rate=79724 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 13:07:08 2016
GPGPU-Sim uArch: cycles simulated: 577907  inst.: 27379802 (ipc=25.3) sim_rate=79592 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 13:07:09 2016
GPGPU-Sim uArch: cycles simulated: 579907  inst.: 27420130 (ipc=25.3) sim_rate=79478 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 13:07:10 2016
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(8,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 581407  inst.: 27453847 (ipc=25.2) sim_rate=79346 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 13:07:11 2016
GPGPU-Sim uArch: cycles simulated: 583407  inst.: 27500905 (ipc=25.2) sim_rate=79253 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 13:07:12 2016
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 584907  inst.: 27534980 (ipc=25.2) sim_rate=79123 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 13:07:13 2016
GPGPU-Sim uArch: cycles simulated: 586907  inst.: 27577103 (ipc=25.2) sim_rate=79017 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 13:07:14 2016
GPGPU-Sim uArch: cycles simulated: 588407  inst.: 27609537 (ipc=25.2) sim_rate=78884 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 13:07:15 2016
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(15,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 589907  inst.: 27643008 (ipc=25.2) sim_rate=78755 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 13:07:16 2016
GPGPU-Sim uArch: cycles simulated: 591907  inst.: 27686754 (ipc=25.2) sim_rate=78655 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 13:07:17 2016
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(13,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 593407  inst.: 27719247 (ipc=25.2) sim_rate=78524 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 13:07:18 2016
GPGPU-Sim uArch: cycles simulated: 595407  inst.: 27765041 (ipc=25.2) sim_rate=78432 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 13:07:19 2016
GPGPU-Sim uArch: cycles simulated: 596907  inst.: 27797071 (ipc=25.2) sim_rate=78301 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 13:07:20 2016
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(17,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 598907  inst.: 27840240 (ipc=25.1) sim_rate=78202 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 13:07:21 2016
GPGPU-Sim uArch: cycles simulated: 600407  inst.: 27874706 (ipc=25.1) sim_rate=78080 (inst/sec) elapsed = 0:0:05:57 / Tue Mar 22 13:07:22 2016
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(8,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 602407  inst.: 27916660 (ipc=25.1) sim_rate=77979 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 13:07:23 2016
GPGPU-Sim uArch: cycles simulated: 603907  inst.: 27947697 (ipc=25.1) sim_rate=77848 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 13:07:24 2016
GPGPU-Sim uArch: cycles simulated: 605407  inst.: 27979691 (ipc=25.1) sim_rate=77721 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 13:07:25 2016
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(15,0,0) tid=(266,0,0)
GPGPU-Sim uArch: cycles simulated: 607407  inst.: 28023154 (ipc=25.1) sim_rate=77626 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 13:07:26 2016
GPGPU-Sim uArch: cycles simulated: 608907  inst.: 28055418 (ipc=25.1) sim_rate=77501 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 13:07:27 2016
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(21,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 610907  inst.: 28099902 (ipc=25.1) sim_rate=77410 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 13:07:28 2016
GPGPU-Sim uArch: cycles simulated: 612407  inst.: 28132346 (ipc=25.1) sim_rate=77286 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 13:07:29 2016
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(0,0,0) tid=(414,0,0)
GPGPU-Sim uArch: cycles simulated: 614407  inst.: 28174469 (ipc=25.0) sim_rate=77190 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 13:07:30 2016
GPGPU-Sim uArch: cycles simulated: 615907  inst.: 28205832 (ipc=25.0) sim_rate=77065 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 13:07:31 2016
GPGPU-Sim uArch: cycles simulated: 617907  inst.: 28247936 (ipc=25.0) sim_rate=76969 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 13:07:32 2016
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(4,0,0) tid=(284,0,0)
GPGPU-Sim uArch: cycles simulated: 619407  inst.: 28279435 (ipc=25.0) sim_rate=76846 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 13:07:33 2016
GPGPU-Sim uArch: cycles simulated: 621407  inst.: 28323884 (ipc=25.0) sim_rate=76758 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 13:07:34 2016
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(29,0,0) tid=(363,0,0)
GPGPU-Sim uArch: cycles simulated: 622907  inst.: 28353965 (ipc=25.0) sim_rate=76632 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 13:07:35 2016
GPGPU-Sim uArch: cycles simulated: 624407  inst.: 28384390 (ipc=25.0) sim_rate=76507 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 13:07:36 2016
GPGPU-Sim uArch: cycles simulated: 626407  inst.: 28425103 (ipc=24.9) sim_rate=76411 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 13:07:37 2016
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(28,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 627907  inst.: 28456492 (ipc=24.9) sim_rate=76290 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 13:07:38 2016
GPGPU-Sim uArch: cycles simulated: 629907  inst.: 28495051 (ipc=24.9) sim_rate=76189 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 13:07:39 2016
GPGPU-Sim uArch: cycles simulated: 631407  inst.: 28525347 (ipc=24.9) sim_rate=76067 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 13:07:40 2016
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(6,0,0) tid=(414,0,0)
GPGPU-Sim uArch: cycles simulated: 633407  inst.: 28564755 (ipc=24.9) sim_rate=75970 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 13:07:41 2016
GPGPU-Sim uArch: cycles simulated: 634907  inst.: 28597254 (ipc=24.9) sim_rate=75854 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 13:07:42 2016
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(24,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 636907  inst.: 28638537 (ipc=24.9) sim_rate=75763 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 13:07:43 2016
GPGPU-Sim uArch: cycles simulated: 638407  inst.: 28669597 (ipc=24.8) sim_rate=75645 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 13:07:44 2016
GPGPU-Sim uArch: cycles simulated: 639907  inst.: 28702060 (ipc=24.8) sim_rate=75531 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 13:07:45 2016
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(18,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 641907  inst.: 28744744 (ipc=24.8) sim_rate=75445 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 13:07:46 2016
GPGPU-Sim uArch: cycles simulated: 643407  inst.: 28773566 (ipc=24.8) sim_rate=75323 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 13:07:47 2016
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(2,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 645407  inst.: 28814383 (ipc=24.8) sim_rate=75233 (inst/sec) elapsed = 0:0:06:23 / Tue Mar 22 13:07:48 2016
GPGPU-Sim uArch: cycles simulated: 646907  inst.: 28844587 (ipc=24.8) sim_rate=75116 (inst/sec) elapsed = 0:0:06:24 / Tue Mar 22 13:07:49 2016
GPGPU-Sim uArch: cycles simulated: 648907  inst.: 28884980 (ipc=24.8) sim_rate=75025 (inst/sec) elapsed = 0:0:06:25 / Tue Mar 22 13:07:50 2016
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(4,0,0) tid=(291,0,0)
GPGPU-Sim uArch: cycles simulated: 650407  inst.: 28916050 (ipc=24.8) sim_rate=74912 (inst/sec) elapsed = 0:0:06:26 / Tue Mar 22 13:07:51 2016
GPGPU-Sim uArch: cycles simulated: 651907  inst.: 28944478 (ipc=24.7) sim_rate=74791 (inst/sec) elapsed = 0:0:06:27 / Tue Mar 22 13:07:52 2016
GPGPU-Sim uArch: cycles simulated: 653907  inst.: 28985205 (ipc=24.7) sim_rate=74704 (inst/sec) elapsed = 0:0:06:28 / Tue Mar 22 13:07:53 2016
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(20,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 655407  inst.: 29014723 (ipc=24.7) sim_rate=74587 (inst/sec) elapsed = 0:0:06:29 / Tue Mar 22 13:07:54 2016
GPGPU-Sim uArch: cycles simulated: 657407  inst.: 29055487 (ipc=24.7) sim_rate=74501 (inst/sec) elapsed = 0:0:06:30 / Tue Mar 22 13:07:55 2016
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(29,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 658907  inst.: 29084076 (ipc=24.7) sim_rate=74383 (inst/sec) elapsed = 0:0:06:31 / Tue Mar 22 13:07:56 2016
GPGPU-Sim uArch: cycles simulated: 660907  inst.: 29125045 (ipc=24.7) sim_rate=74298 (inst/sec) elapsed = 0:0:06:32 / Tue Mar 22 13:07:57 2016
GPGPU-Sim uArch: cycles simulated: 662407  inst.: 29155009 (ipc=24.7) sim_rate=74185 (inst/sec) elapsed = 0:0:06:33 / Tue Mar 22 13:07:58 2016
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(24,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 663907  inst.: 29182884 (ipc=24.6) sim_rate=74068 (inst/sec) elapsed = 0:0:06:34 / Tue Mar 22 13:07:59 2016
GPGPU-Sim uArch: cycles simulated: 665907  inst.: 29221364 (ipc=24.6) sim_rate=73978 (inst/sec) elapsed = 0:0:06:35 / Tue Mar 22 13:08:00 2016
GPGPU-Sim uArch: cycles simulated: 667407  inst.: 29251961 (ipc=24.6) sim_rate=73868 (inst/sec) elapsed = 0:0:06:36 / Tue Mar 22 13:08:01 2016
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(5,0,0) tid=(317,0,0)
GPGPU-Sim uArch: cycles simulated: 669407  inst.: 29291149 (ipc=24.6) sim_rate=73781 (inst/sec) elapsed = 0:0:06:37 / Tue Mar 22 13:08:02 2016
GPGPU-Sim uArch: cycles simulated: 670907  inst.: 29319479 (ipc=24.6) sim_rate=73667 (inst/sec) elapsed = 0:0:06:38 / Tue Mar 22 13:08:03 2016
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(24,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 672907  inst.: 29360504 (ipc=24.6) sim_rate=73585 (inst/sec) elapsed = 0:0:06:39 / Tue Mar 22 13:08:04 2016
GPGPU-Sim uArch: cycles simulated: 674407  inst.: 29390013 (ipc=24.6) sim_rate=73475 (inst/sec) elapsed = 0:0:06:40 / Tue Mar 22 13:08:05 2016
GPGPU-Sim uArch: cycles simulated: 676407  inst.: 29427792 (ipc=24.5) sim_rate=73386 (inst/sec) elapsed = 0:0:06:41 / Tue Mar 22 13:08:06 2016
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(26,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 677907  inst.: 29458503 (ipc=24.5) sim_rate=73279 (inst/sec) elapsed = 0:0:06:42 / Tue Mar 22 13:08:07 2016
GPGPU-Sim uArch: cycles simulated: 679907  inst.: 29496127 (ipc=24.5) sim_rate=73191 (inst/sec) elapsed = 0:0:06:43 / Tue Mar 22 13:08:08 2016
GPGPU-Sim uArch: cycles simulated: 681407  inst.: 29524896 (ipc=24.5) sim_rate=73081 (inst/sec) elapsed = 0:0:06:44 / Tue Mar 22 13:08:09 2016
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(14,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 682907  inst.: 29553699 (ipc=24.5) sim_rate=72972 (inst/sec) elapsed = 0:0:06:45 / Tue Mar 22 13:08:10 2016
GPGPU-Sim uArch: cycles simulated: 684907  inst.: 29595015 (ipc=24.5) sim_rate=72894 (inst/sec) elapsed = 0:0:06:46 / Tue Mar 22 13:08:11 2016
GPGPU-Sim uArch: cycles simulated: 686407  inst.: 29622492 (ipc=24.5) sim_rate=72782 (inst/sec) elapsed = 0:0:06:47 / Tue Mar 22 13:08:12 2016
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(0,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 688407  inst.: 29660602 (ipc=24.4) sim_rate=72697 (inst/sec) elapsed = 0:0:06:48 / Tue Mar 22 13:08:13 2016
GPGPU-Sim uArch: cycles simulated: 689907  inst.: 29691319 (ipc=24.4) sim_rate=72594 (inst/sec) elapsed = 0:0:06:49 / Tue Mar 22 13:08:14 2016
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(8,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 691907  inst.: 29731078 (ipc=24.4) sim_rate=72514 (inst/sec) elapsed = 0:0:06:50 / Tue Mar 22 13:08:15 2016
GPGPU-Sim uArch: cycles simulated: 693407  inst.: 29762027 (ipc=24.4) sim_rate=72413 (inst/sec) elapsed = 0:0:06:51 / Tue Mar 22 13:08:16 2016
GPGPU-Sim uArch: cycles simulated: 695407  inst.: 29802092 (ipc=24.4) sim_rate=72335 (inst/sec) elapsed = 0:0:06:52 / Tue Mar 22 13:08:17 2016
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(15,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 696907  inst.: 29832516 (ipc=24.4) sim_rate=72233 (inst/sec) elapsed = 0:0:06:53 / Tue Mar 22 13:08:18 2016
GPGPU-Sim uArch: cycles simulated: 698907  inst.: 29875222 (ipc=24.4) sim_rate=72162 (inst/sec) elapsed = 0:0:06:54 / Tue Mar 22 13:08:19 2016
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(13,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 700407  inst.: 29904763 (ipc=24.4) sim_rate=72059 (inst/sec) elapsed = 0:0:06:55 / Tue Mar 22 13:08:20 2016
GPGPU-Sim uArch: cycles simulated: 702407  inst.: 29948465 (ipc=24.4) sim_rate=71991 (inst/sec) elapsed = 0:0:06:56 / Tue Mar 22 13:08:21 2016
GPGPU-Sim uArch: cycles simulated: 703907  inst.: 29981772 (ipc=24.3) sim_rate=71898 (inst/sec) elapsed = 0:0:06:57 / Tue Mar 22 13:08:22 2016
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(9,0,0) tid=(439,0,0)
GPGPU-Sim uArch: cycles simulated: 705907  inst.: 30023162 (ipc=24.3) sim_rate=71825 (inst/sec) elapsed = 0:0:06:58 / Tue Mar 22 13:08:23 2016
GPGPU-Sim uArch: cycles simulated: 707407  inst.: 30055710 (ipc=24.3) sim_rate=71732 (inst/sec) elapsed = 0:0:06:59 / Tue Mar 22 13:08:24 2016
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(6,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 709407  inst.: 30096251 (ipc=24.3) sim_rate=71657 (inst/sec) elapsed = 0:0:07:00 / Tue Mar 22 13:08:25 2016
GPGPU-Sim uArch: cycles simulated: 710907  inst.: 30128767 (ipc=24.3) sim_rate=71564 (inst/sec) elapsed = 0:0:07:01 / Tue Mar 22 13:08:26 2016
GPGPU-Sim uArch: cycles simulated: 712907  inst.: 30171112 (ipc=24.3) sim_rate=71495 (inst/sec) elapsed = 0:0:07:02 / Tue Mar 22 13:08:27 2016
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(2,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 714407  inst.: 30202132 (ipc=24.3) sim_rate=71399 (inst/sec) elapsed = 0:0:07:03 / Tue Mar 22 13:08:28 2016
GPGPU-Sim uArch: cycles simulated: 716407  inst.: 30243017 (ipc=24.3) sim_rate=71327 (inst/sec) elapsed = 0:0:07:04 / Tue Mar 22 13:08:29 2016
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(29,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 717907  inst.: 30275682 (ipc=24.3) sim_rate=71236 (inst/sec) elapsed = 0:0:07:05 / Tue Mar 22 13:08:30 2016
GPGPU-Sim uArch: cycles simulated: 719907  inst.: 30316913 (ipc=24.3) sim_rate=71166 (inst/sec) elapsed = 0:0:07:06 / Tue Mar 22 13:08:31 2016
GPGPU-Sim uArch: cycles simulated: 721407  inst.: 30349031 (ipc=24.3) sim_rate=71075 (inst/sec) elapsed = 0:0:07:07 / Tue Mar 22 13:08:32 2016
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(28,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 723407  inst.: 30391389 (ipc=24.2) sim_rate=71007 (inst/sec) elapsed = 0:0:07:08 / Tue Mar 22 13:08:33 2016
GPGPU-Sim uArch: cycles simulated: 724907  inst.: 30422615 (ipc=24.2) sim_rate=70915 (inst/sec) elapsed = 0:0:07:09 / Tue Mar 22 13:08:34 2016
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(23,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 726907  inst.: 30462519 (ipc=24.2) sim_rate=70843 (inst/sec) elapsed = 0:0:07:10 / Tue Mar 22 13:08:35 2016
GPGPU-Sim uArch: cycles simulated: 728407  inst.: 30492378 (ipc=24.2) sim_rate=70747 (inst/sec) elapsed = 0:0:07:11 / Tue Mar 22 13:08:36 2016
GPGPU-Sim uArch: cycles simulated: 730407  inst.: 30533150 (ipc=24.2) sim_rate=70678 (inst/sec) elapsed = 0:0:07:12 / Tue Mar 22 13:08:37 2016
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(17,0,0) tid=(259,0,0)
GPGPU-Sim uArch: cycles simulated: 731907  inst.: 30562314 (ipc=24.2) sim_rate=70582 (inst/sec) elapsed = 0:0:07:13 / Tue Mar 22 13:08:38 2016
GPGPU-Sim uArch: cycles simulated: 733907  inst.: 30602167 (ipc=24.2) sim_rate=70511 (inst/sec) elapsed = 0:0:07:14 / Tue Mar 22 13:08:39 2016
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(28,0,0) tid=(352,0,0)
GPGPU-Sim uArch: cycles simulated: 735407  inst.: 30631953 (ipc=24.2) sim_rate=70418 (inst/sec) elapsed = 0:0:07:15 / Tue Mar 22 13:08:40 2016
GPGPU-Sim uArch: cycles simulated: 737407  inst.: 30674627 (ipc=24.2) sim_rate=70354 (inst/sec) elapsed = 0:0:07:16 / Tue Mar 22 13:08:41 2016
GPGPU-Sim uArch: cycles simulated: 738907  inst.: 30706238 (ipc=24.2) sim_rate=70265 (inst/sec) elapsed = 0:0:07:17 / Tue Mar 22 13:08:42 2016
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(17,0,0) tid=(510,0,0)
GPGPU-Sim uArch: cycles simulated: 740907  inst.: 30749628 (ipc=24.1) sim_rate=70204 (inst/sec) elapsed = 0:0:07:18 / Tue Mar 22 13:08:43 2016
GPGPU-Sim uArch: cycles simulated: 742907  inst.: 30788862 (ipc=24.1) sim_rate=70134 (inst/sec) elapsed = 0:0:07:19 / Tue Mar 22 13:08:44 2016
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(17,0,0) tid=(506,0,0)
GPGPU-Sim uArch: cycles simulated: 744407  inst.: 30817570 (ipc=24.1) sim_rate=70039 (inst/sec) elapsed = 0:0:07:20 / Tue Mar 22 13:08:45 2016
GPGPU-Sim uArch: cycles simulated: 746407  inst.: 30855510 (ipc=24.1) sim_rate=69967 (inst/sec) elapsed = 0:0:07:21 / Tue Mar 22 13:08:46 2016
GPGPU-Sim uArch: cycles simulated: 747907  inst.: 30886876 (ipc=24.1) sim_rate=69879 (inst/sec) elapsed = 0:0:07:22 / Tue Mar 22 13:08:47 2016
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(18,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 749907  inst.: 30927928 (ipc=24.1) sim_rate=69814 (inst/sec) elapsed = 0:0:07:23 / Tue Mar 22 13:08:48 2016
GPGPU-Sim uArch: cycles simulated: 751907  inst.: 30969036 (ipc=24.1) sim_rate=69750 (inst/sec) elapsed = 0:0:07:24 / Tue Mar 22 13:08:49 2016
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(29,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 753407  inst.: 30999504 (ipc=24.1) sim_rate=69661 (inst/sec) elapsed = 0:0:07:25 / Tue Mar 22 13:08:50 2016
GPGPU-Sim uArch: cycles simulated: 755407  inst.: 31041014 (ipc=24.1) sim_rate=69598 (inst/sec) elapsed = 0:0:07:26 / Tue Mar 22 13:08:51 2016
GPGPU-Sim uArch: cycles simulated: 756907  inst.: 31073003 (ipc=24.1) sim_rate=69514 (inst/sec) elapsed = 0:0:07:27 / Tue Mar 22 13:08:52 2016
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(19,0,0) tid=(345,0,0)
GPGPU-Sim uArch: cycles simulated: 758907  inst.: 31116708 (ipc=24.0) sim_rate=69456 (inst/sec) elapsed = 0:0:07:28 / Tue Mar 22 13:08:53 2016
GPGPU-Sim uArch: cycles simulated: 760907  inst.: 31156742 (ipc=24.0) sim_rate=69391 (inst/sec) elapsed = 0:0:07:29 / Tue Mar 22 13:08:54 2016
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(26,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 762407  inst.: 31186474 (ipc=24.0) sim_rate=69303 (inst/sec) elapsed = 0:0:07:30 / Tue Mar 22 13:08:55 2016
GPGPU-Sim uArch: cycles simulated: 764407  inst.: 31224253 (ipc=24.0) sim_rate=69233 (inst/sec) elapsed = 0:0:07:31 / Tue Mar 22 13:08:56 2016
GPGPU-Sim uArch: cycles simulated: 766407  inst.: 31267825 (ipc=24.0) sim_rate=69176 (inst/sec) elapsed = 0:0:07:32 / Tue Mar 22 13:08:57 2016
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(3,0,0) tid=(272,0,0)
GPGPU-Sim uArch: cycles simulated: 767907  inst.: 31300902 (ipc=24.0) sim_rate=69096 (inst/sec) elapsed = 0:0:07:33 / Tue Mar 22 13:08:58 2016
GPGPU-Sim uArch: cycles simulated: 769907  inst.: 31345354 (ipc=24.0) sim_rate=69042 (inst/sec) elapsed = 0:0:07:34 / Tue Mar 22 13:08:59 2016
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(22,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 771407  inst.: 31379487 (ipc=24.0) sim_rate=68965 (inst/sec) elapsed = 0:0:07:35 / Tue Mar 22 13:09:00 2016
GPGPU-Sim uArch: cycles simulated: 773407  inst.: 31424265 (ipc=24.0) sim_rate=68912 (inst/sec) elapsed = 0:0:07:36 / Tue Mar 22 13:09:01 2016
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(29,0,0) tid=(258,0,0)
GPGPU-Sim uArch: cycles simulated: 775407  inst.: 31463585 (ipc=24.0) sim_rate=68848 (inst/sec) elapsed = 0:0:07:37 / Tue Mar 22 13:09:02 2016
GPGPU-Sim uArch: cycles simulated: 776907  inst.: 31494737 (ipc=24.0) sim_rate=68765 (inst/sec) elapsed = 0:0:07:38 / Tue Mar 22 13:09:03 2016
GPGPU-Sim uArch: cycles simulated: 778907  inst.: 31536112 (ipc=24.0) sim_rate=68706 (inst/sec) elapsed = 0:0:07:39 / Tue Mar 22 13:09:04 2016
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(26,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 780907  inst.: 31579946 (ipc=24.0) sim_rate=68652 (inst/sec) elapsed = 0:0:07:40 / Tue Mar 22 13:09:05 2016
GPGPU-Sim uArch: cycles simulated: 782407  inst.: 31610552 (ipc=23.9) sim_rate=68569 (inst/sec) elapsed = 0:0:07:41 / Tue Mar 22 13:09:06 2016
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(29,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 784407  inst.: 31653444 (ipc=23.9) sim_rate=68513 (inst/sec) elapsed = 0:0:07:42 / Tue Mar 22 13:09:07 2016
GPGPU-Sim uArch: cycles simulated: 786407  inst.: 31695209 (ipc=23.9) sim_rate=68456 (inst/sec) elapsed = 0:0:07:43 / Tue Mar 22 13:09:08 2016
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(25,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 787907  inst.: 31727943 (ipc=23.9) sim_rate=68379 (inst/sec) elapsed = 0:0:07:44 / Tue Mar 22 13:09:09 2016
GPGPU-Sim uArch: cycles simulated: 789907  inst.: 31773856 (ipc=23.9) sim_rate=68330 (inst/sec) elapsed = 0:0:07:45 / Tue Mar 22 13:09:10 2016
GPGPU-Sim uArch: cycles simulated: 791907  inst.: 31815026 (ipc=23.9) sim_rate=68272 (inst/sec) elapsed = 0:0:07:46 / Tue Mar 22 13:09:11 2016
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(6,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 793907  inst.: 31858962 (ipc=23.9) sim_rate=68220 (inst/sec) elapsed = 0:0:07:47 / Tue Mar 22 13:09:12 2016
GPGPU-Sim uArch: cycles simulated: 795407  inst.: 31891839 (ipc=23.9) sim_rate=68144 (inst/sec) elapsed = 0:0:07:48 / Tue Mar 22 13:09:13 2016
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(23,0,0) tid=(492,0,0)
GPGPU-Sim uArch: cycles simulated: 797407  inst.: 31934655 (ipc=23.9) sim_rate=68090 (inst/sec) elapsed = 0:0:07:49 / Tue Mar 22 13:09:14 2016
GPGPU-Sim uArch: cycles simulated: 799407  inst.: 31981314 (ipc=23.9) sim_rate=68045 (inst/sec) elapsed = 0:0:07:50 / Tue Mar 22 13:09:15 2016
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(19,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 801407  inst.: 32027974 (ipc=23.9) sim_rate=67999 (inst/sec) elapsed = 0:0:07:51 / Tue Mar 22 13:09:16 2016
GPGPU-Sim uArch: cycles simulated: 802907  inst.: 32060526 (ipc=23.9) sim_rate=67924 (inst/sec) elapsed = 0:0:07:52 / Tue Mar 22 13:09:17 2016
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(12,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 804907  inst.: 32105088 (ipc=23.9) sim_rate=67875 (inst/sec) elapsed = 0:0:07:53 / Tue Mar 22 13:09:18 2016
GPGPU-Sim uArch: cycles simulated: 806907  inst.: 32151690 (ipc=23.9) sim_rate=67830 (inst/sec) elapsed = 0:0:07:54 / Tue Mar 22 13:09:19 2016
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 808907  inst.: 32195819 (ipc=23.9) sim_rate=67780 (inst/sec) elapsed = 0:0:07:55 / Tue Mar 22 13:09:20 2016
GPGPU-Sim uArch: cycles simulated: 810407  inst.: 32229784 (ipc=23.9) sim_rate=67709 (inst/sec) elapsed = 0:0:07:56 / Tue Mar 22 13:09:21 2016
GPGPU-Sim uArch: cycles simulated: 812407  inst.: 32274747 (ipc=23.9) sim_rate=67661 (inst/sec) elapsed = 0:0:07:57 / Tue Mar 22 13:09:22 2016
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(21,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 814407  inst.: 32318272 (ipc=23.9) sim_rate=67611 (inst/sec) elapsed = 0:0:07:58 / Tue Mar 22 13:09:23 2016
GPGPU-Sim uArch: cycles simulated: 816407  inst.: 32361666 (ipc=23.9) sim_rate=67560 (inst/sec) elapsed = 0:0:07:59 / Tue Mar 22 13:09:24 2016
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(22,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 818407  inst.: 32406095 (ipc=23.9) sim_rate=67512 (inst/sec) elapsed = 0:0:08:00 / Tue Mar 22 13:09:25 2016
GPGPU-Sim uArch: cycles simulated: 819907  inst.: 32441752 (ipc=23.9) sim_rate=67446 (inst/sec) elapsed = 0:0:08:01 / Tue Mar 22 13:09:26 2016
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(19,0,0) tid=(445,0,0)
GPGPU-Sim uArch: cycles simulated: 821907  inst.: 32485196 (ipc=23.9) sim_rate=67396 (inst/sec) elapsed = 0:0:08:02 / Tue Mar 22 13:09:27 2016
GPGPU-Sim uArch: cycles simulated: 823907  inst.: 32526466 (ipc=23.8) sim_rate=67342 (inst/sec) elapsed = 0:0:08:03 / Tue Mar 22 13:09:28 2016
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(8,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 825907  inst.: 32567243 (ipc=23.8) sim_rate=67287 (inst/sec) elapsed = 0:0:08:04 / Tue Mar 22 13:09:29 2016
GPGPU-Sim uArch: cycles simulated: 827907  inst.: 32610682 (ipc=23.8) sim_rate=67238 (inst/sec) elapsed = 0:0:08:05 / Tue Mar 22 13:09:30 2016
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(22,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 829907  inst.: 32653752 (ipc=23.8) sim_rate=67188 (inst/sec) elapsed = 0:0:08:06 / Tue Mar 22 13:09:31 2016
GPGPU-Sim uArch: cycles simulated: 831407  inst.: 32684441 (ipc=23.8) sim_rate=67113 (inst/sec) elapsed = 0:0:08:07 / Tue Mar 22 13:09:32 2016
GPGPU-Sim uArch: cycles simulated: 833407  inst.: 32727861 (ipc=23.8) sim_rate=67065 (inst/sec) elapsed = 0:0:08:08 / Tue Mar 22 13:09:33 2016
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(3,0,0) tid=(258,0,0)
GPGPU-Sim uArch: cycles simulated: 835407  inst.: 32772329 (ipc=23.8) sim_rate=67019 (inst/sec) elapsed = 0:0:08:09 / Tue Mar 22 13:09:34 2016
GPGPU-Sim uArch: cycles simulated: 837407  inst.: 32818086 (ipc=23.8) sim_rate=66975 (inst/sec) elapsed = 0:0:08:10 / Tue Mar 22 13:09:35 2016
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(26,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 839407  inst.: 32863052 (ipc=23.8) sim_rate=66930 (inst/sec) elapsed = 0:0:08:11 / Tue Mar 22 13:09:36 2016
GPGPU-Sim uArch: cycles simulated: 841407  inst.: 32907490 (ipc=23.8) sim_rate=66885 (inst/sec) elapsed = 0:0:08:12 / Tue Mar 22 13:09:37 2016
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(9,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 843407  inst.: 32949847 (ipc=23.8) sim_rate=66835 (inst/sec) elapsed = 0:0:08:13 / Tue Mar 22 13:09:38 2016
GPGPU-Sim uArch: cycles simulated: 845407  inst.: 32993104 (ipc=23.8) sim_rate=66787 (inst/sec) elapsed = 0:0:08:14 / Tue Mar 22 13:09:39 2016
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(11,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 847407  inst.: 33038079 (ipc=23.8) sim_rate=66743 (inst/sec) elapsed = 0:0:08:15 / Tue Mar 22 13:09:40 2016
GPGPU-Sim uArch: cycles simulated: 849407  inst.: 33083231 (ipc=23.8) sim_rate=66700 (inst/sec) elapsed = 0:0:08:16 / Tue Mar 22 13:09:41 2016
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(26,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 851407  inst.: 33127432 (ipc=23.8) sim_rate=66654 (inst/sec) elapsed = 0:0:08:17 / Tue Mar 22 13:09:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (776421,75407), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(776422,75407)
GPGPU-Sim uArch: cycles simulated: 852907  inst.: 33176791 (ipc=23.8) sim_rate=66620 (inst/sec) elapsed = 0:0:08:18 / Tue Mar 22 13:09:43 2016
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(19,0,0) tid=(376,0,0)
GPGPU-Sim uArch: cycles simulated: 854907  inst.: 33230570 (ipc=23.8) sim_rate=66594 (inst/sec) elapsed = 0:0:08:19 / Tue Mar 22 13:09:44 2016
GPGPU-Sim uArch: cycles simulated: 856907  inst.: 33277403 (ipc=23.8) sim_rate=66554 (inst/sec) elapsed = 0:0:08:20 / Tue Mar 22 13:09:45 2016
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(0,0,0) tid=(354,0,0)
GPGPU-Sim uArch: cycles simulated: 858907  inst.: 33327167 (ipc=23.8) sim_rate=66521 (inst/sec) elapsed = 0:0:08:21 / Tue Mar 22 13:09:46 2016
