Library {
  Name			  "xps_library"
  Version		  8.0
  MdlSubVersion		  0
  SavedCharacterEncoding  "UTF-8"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [197.0, 18.0, 1940.0, 1072.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkSubsys"
	LoadSaveID		"436"
	Extents			[1884.0, 885.0]
	ZoomFactor		[1.0]
	Offset			[-8.125, 0.0]
      }
    }
  }
  Created		  "Wed Jul 06 17:41:54 2005"
  Creator		  "hchen05"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "henno"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Jan 25 07:55:40 2013"
  RTWModifiedTimeStamp	  281000990
  ModelVersionFormat	  "1.%<AutoIncrement:477>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      6
      Version		      "1.12.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  7
	  Version		  "1.12.1"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  8
	  Version		  "1.12.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  9
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  10
	  Version		  "1.12.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  11
	  Version		  "1.12.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  12
	  Version		  "1.12.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  13
	  Version		  "1.12.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  14
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      15
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Classic"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      16
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 520, 285, 1400, 915 ] 
    }
    PropName		    "ConfigurationSets"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Delay
      DelayLengthSource	      "Dialog"
      DelayLength	      "2"
      DelayLengthUpperLimit   "100"
      InitialConditionSource  "Dialog"
      InitialCondition	      "0.0"
      ExternalReset	      "None"
      PreventDirectFeedthrough off
      DiagnosticForOutOfRangeDelayLength "None"
      RemoveProtectionDelayLength off
      InputProcessing	      "Elements as channels (sample based)"
      UseCircularBuffer	      off
      SampleTime	      "-1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
    }
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "xps_library"
    Location		    [197, 18, 2137, 1090]
    Open		    off
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "436"
    Block {
      BlockType		      SubSystem
      Name		      "1new_yellow_block"
      SID		      "1"
      Tag		      "xps:block_name"
      Ports		      []
      Position		      [20, 862, 80, 911]
      ZOrder		      -1
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"1new_yellow_block"
	Location		[491, 229, 1088, 645]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ADCs"
      SID		      "2"
      Ports		      []
      Position		      [20, 698, 79, 746]
      ZOrder		      -2
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"ADCs"
	Location		[225, 46, 1004, 1089]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "adc083000_ctrl"
	  SID			  "3"
	  Tag			  "xps:adc083000_ctrl"
	  Ports			  [2]
	  Position		  [200, 38, 270, 67]
	  ZOrder		  -1
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    17
	    $ClassName		    "Simulink.Mask"
	    Type		    "adc083000_ctrl"
	    Initialization	    "adc083000_ctrl_mask;"
	  }
	  System {
	    Name		    "adc083000_ctrl"
	    Location		    [114, 208, 728, 678]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "conf"
	      SID		      "4"
	      Position		      [40, 48, 70, 62]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sdata_bus"
	      SID		      "5"
	      Position		      [40, 123, 70, 137]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "6"
	      Ports		      [1, 1]
	      Position		      [230, 45, 285, 65]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "3"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,636,521"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,20,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black')"
	      ";disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "7"
	      Ports		      [1, 1]
	      Position		      [230, 120, 285, 140]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,636,521"
	      block_type	      "convert"
	      block_version	      "11.4"
	      sg_icon_stat	      "55,20,1,1,white,blue,0,b61d041b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 20 20 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'cast');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('black')"
	      ";disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "8"
	      Ports		      [1, 1]
	      Position		      [120, 45, 180, 65]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "3"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,631,621"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "60,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "9"
	      Position		      [500, 45, 520, 65]
	      ZOrder		      -6
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "10"
	      Position		      [500, 120, 520, 140]
	      ZOrder		      -7
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc083000_ctrl_conf"
	      SID		      "11"
	      Ports		      [1, 1]
	      Position		      [360, 45, 420, 65]
	      ZOrder		      -8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are di"
	      "scarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "11.4"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc083000_ctrl_sdata_bus"
	      SID		      "12"
	      Ports		      [1, 1]
	      Position		      [360, 120, 420, 140]
	      ZOrder		      -9
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are di"
	      "scarded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "11.4"
	      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985"
	      " 0.979 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	      "n');\nfprintf('','COMMENT: end icon text');"
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc083000_ctrl_sdata_bus"
	      SrcPort		      1
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc083000_ctrl_conf"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "xps_library_ADCs_adc083000_ctrl_sdata_bus"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conf"
	      SrcPort		      1
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "xps_library_ADCs_adc083000_ctrl_conf"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sdata_bus"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "adc2x14_400"
	  SID			  "13"
	  Tag			  "xps:adc2x14_400"
	  Ports			  [0, 5]
	  Position		  [330, 346, 405, 594]
	  ZOrder		  -2
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    18
	    $ClassName		    "Simulink.Mask"
	    Type		    "ADC board 2xADS5474 Interface Block"
	    Description		    "Interface block for the MKID 14-bits 400 MHz ADC board (2xADS5474)."
	    Initialization	    "adc2x14_400_mask;"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		19
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "0"
		  Cell			  "1"
		  PropName		  "TypeOptions"
		}
		Name			"adc_brd"
		Prompt			"ADC Board"
		Value			"0"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		20
		Type			"edit"
		Name			"adc_clk_rate"
		Prompt			"ADC Clock Rate (MHz)"
		Value			"400"
		Tunable			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "adc2x14_400"
	    Location		    [210, 45, 1247, 812]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "42"
	    Block {
	      BlockType		      Reference
	      Name		      "adc_snap_test_zdock0_adc2x14_400_user_data_i0"
	      SID		      "13:1"
	      Ports		      [1, 1]
	      Position		      [205, 39, 260, 61]
	      ZOrder		      -1
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc_snap_test_zdock0_adc2x14_400_user_data_i1"
	      SID		      "13:2"
	      Ports		      [1, 1]
	      Position		      [205, 139, 260, 161]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc_snap_test_zdock0_adc2x14_400_user_data_q0"
	      SID		      "13:3"
	      Ports		      [1, 1]
	      Position		      [205, 249, 260, 271]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc_snap_test_zdock0_adc2x14_400_user_data_q1"
	      SID		      "13:4"
	      Ports		      [1, 1]
	      Position		      [205, 349, 260, 371]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc_snap_test_zdock0_adc2x14_400_user_sync"
	      SID		      "13:5"
	      Ports		      [1, 1]
	      Position		      [210, 439, 265, 461]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv"
	      SID		      "13:6"
	      Ports		      [1, 1]
	      Position		      [385, 35, 465, 65]
	      ZOrder		      -6
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		21
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv"
		Location		[183, 48, 990, 555]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "13:7"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "13:8"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,97b7e8d2,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.11"
		  "7647 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0."
		  "27451 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
		  "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "13:9"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,248"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.32 0.2 0.36 0.2 0.32 0.5 0.54 0.58 0.78 0.62 0.48 0.38 0.54 0.38 0.48 0.62 0.78 0.58 0.54 0.5 0.32 ],[0.117"
		  "647 0.294118 0.529412 0.764706 0.941176 0.941176 0.882353 0.941176 0.941176 0.705882 0.911765 0.764706 0.529412 0."
		  "294118 0.147059 0.352941 0.117647 0.117647 0.176471 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0"
		  " 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');dis"
		  "p('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "13:10"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475"
		  " 0.275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0."
		  "09375 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "13:11"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "13:12"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "13:13"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv1"
	      SID		      "13:14"
	      Ports		      [1, 1]
	      Position		      [390, 135, 470, 165]
	      ZOrder		      -7
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		22
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv1"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "13:15"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "13:16"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,97b7e8d2,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.11"
		  "7647 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0."
		  "27451 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
		  "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "13:17"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.32 0.2 0.36 0.2 0.32 0.5 0.54 0.58 0.78 0.62 0.48 0.38 0.54 0.38 0.48 0.62 0.78 0.58 0.54 0.5 0.32 ],[0.117"
		  "647 0.294118 0.529412 0.764706 0.941176 0.941176 0.882353 0.941176 0.941176 0.705882 0.911765 0.764706 0.529412 0."
		  "294118 0.147059 0.352941 0.117647 0.117647 0.176471 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0"
		  " 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');dis"
		  "p('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "13:18"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475"
		  " 0.275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0."
		  "09375 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "13:19"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "13:20"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "13:21"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv2"
	      SID		      "13:22"
	      Ports		      [1, 1]
	      Position		      [395, 245, 475, 275]
	      ZOrder		      -8
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		23
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv2"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "13:23"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "13:24"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,97b7e8d2,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.11"
		  "7647 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0."
		  "27451 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
		  "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "13:25"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.32 0.2 0.36 0.2 0.32 0.5 0.54 0.58 0.78 0.62 0.48 0.38 0.54 0.38 0.48 0.62 0.78 0.58 0.54 0.5 0.32 ],[0.117"
		  "647 0.294118 0.529412 0.764706 0.941176 0.941176 0.882353 0.941176 0.941176 0.705882 0.911765 0.764706 0.529412 0."
		  "294118 0.147059 0.352941 0.117647 0.117647 0.176471 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0"
		  " 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');dis"
		  "p('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "13:26"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475"
		  " 0.275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0."
		  "09375 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "13:27"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "13:28"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "13:29"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv3"
	      SID		      "13:30"
	      Ports		      [1, 1]
	      Position		      [395, 345, 475, 375]
	      ZOrder		      -9
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		24
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv3"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "13:31"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "13:32"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,97b7e8d2,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.11"
		  "7647 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0."
		  "27451 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
		  "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "13:33"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.32 0.2 0.36 0.2 0.32 0.5 0.54 0.58 0.78 0.62 0.48 0.38 0.54 0.38 0.48 0.62 0.78 0.58 0.54 0.5 0.32 ],[0.117"
		  "647 0.294118 0.529412 0.764706 0.941176 0.941176 0.882353 0.941176 0.941176 0.705882 0.911765 0.764706 0.529412 0."
		  "294118 0.147059 0.352941 0.117647 0.117647 0.176471 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0"
		  " 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');dis"
		  "p('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "13:34"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475"
		  " 0.275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0."
		  "09375 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "13:35"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "13:36"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "13:37"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i0"
	      SID		      "13:38"
	      Position		      [640, 43, 670, 57]
	      ZOrder		      -10
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i1"
	      SID		      "13:39"
	      Position		      [640, 143, 670, 157]
	      ZOrder		      -11
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q0"
	      SID		      "13:40"
	      Position		      [640, 253, 670, 267]
	      ZOrder		      -12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q1"
	      SID		      "13:41"
	      Position		      [645, 353, 675, 367]
	      ZOrder		      -13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync"
	      SID		      "13:42"
	      Position		      [645, 443, 675, 457]
	      ZOrder		      -14
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adc_snap_test_zdock0_adc2x14_400_user_sync"
	      SrcPort		      1
	      DstBlock		      "sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_snap_test_zdock0_adc2x14_400_user_data_i0"
	      SrcPort		      1
	      DstBlock		      "conv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv"
	      SrcPort		      1
	      DstBlock		      "data_i0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_snap_test_zdock0_adc2x14_400_user_data_q0"
	      SrcPort		      1
	      DstBlock		      "conv2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv2"
	      SrcPort		      1
	      DstBlock		      "data_q0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_snap_test_zdock0_adc2x14_400_user_data_i1"
	      SrcPort		      1
	      DstBlock		      "conv1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv1"
	      SrcPort		      1
	      DstBlock		      "data_i1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_snap_test_zdock0_adc2x14_400_user_data_q1"
	      SrcPort		      1
	      DstBlock		      "conv3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv3"
	      SrcPort		      1
	      DstBlock		      "data_q1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "adc2x14_400_4x"
	  SID			  "14"
	  Tag			  "xps:adc2x14_400_4x"
	  Ports			  [0, 9]
	  Position		  [465, 345, 540, 595]
	  ZOrder		  -3
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    25
	    $ClassName		    "Simulink.Mask"
	    Type		    "2x 14-400 ADC Interface Block"
	    Description		    "Interface block for the 14-bits 400 MHz DC board (2xADS5474)."
	    Initialization	    "adc2x14_400_4x_mask;"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		26
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "0"
		  Cell			  "1"
		  PropName		  "TypeOptions"
		}
		Name			"adc_brd"
		Prompt			"ADC Board"
		Value			"1"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		27
		Type			"edit"
		Name			"adc_clk_rate"
		Prompt			"ADC Clock Rate (MHz)"
		Value			"400"
		Tunable			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "adc2x14_400_4x"
	    Location		    [12, 45, 1404, 921]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "82"
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv"
	      SID		      "14:1"
	      Ports		      [1, 1]
	      Position		      [650, 45, 730, 75]
	      ZOrder		      -1
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		28
		$ClassName		"Simulink.Mask"
		Description		"Converts an (14-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "14:2"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "14:3"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "14:4"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,248"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "14:5"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "14:6"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "14:7"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "14:8"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv1"
	      SID		      "14:9"
	      Ports		      [1, 1]
	      Position		      [650, 125, 730, 155]
	      ZOrder		      -2
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		29
		$ClassName		"Simulink.Mask"
		Description		"Converts an (14-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv1"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "14:10"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "14:11"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "14:12"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,248"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "14:13"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "14:14"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "14:15"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "14:16"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv2"
	      SID		      "14:17"
	      Ports		      [1, 1]
	      Position		      [650, 205, 730, 235]
	      ZOrder		      -3
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		30
		$ClassName		"Simulink.Mask"
		Description		"Converts an (14-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv2"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "14:18"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "14:19"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "14:20"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,248"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "14:21"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "14:22"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "14:23"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "14:24"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv3"
	      SID		      "14:25"
	      Ports		      [1, 1]
	      Position		      [655, 285, 735, 315]
	      ZOrder		      -4
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		31
		$ClassName		"Simulink.Mask"
		Description		"Converts an (14-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv3"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "14:26"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "14:27"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "14:28"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,248"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "14:29"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "14:30"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "14:31"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "14:32"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv4"
	      SID		      "14:33"
	      Ports		      [1, 1]
	      Position		      [655, 415, 735, 445]
	      ZOrder		      -5
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		32
		$ClassName		"Simulink.Mask"
		Description		"Converts an (14-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv4"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "14:34"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "14:35"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "14:36"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,248"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "14:37"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "14:38"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "14:39"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "14:40"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv5"
	      SID		      "14:41"
	      Ports		      [1, 1]
	      Position		      [660, 495, 740, 525]
	      ZOrder		      -6
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		33
		$ClassName		"Simulink.Mask"
		Description		"Converts an (14-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv5"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "14:42"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "14:43"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "14:44"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,248"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "14:45"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "14:46"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "14:47"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "14:48"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv6"
	      SID		      "14:49"
	      Ports		      [1, 1]
	      Position		      [665, 580, 745, 610]
	      ZOrder		      -7
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		34
		$ClassName		"Simulink.Mask"
		Description		"Converts an (14-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv6"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "14:50"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "14:51"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "14:52"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,248"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "14:53"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "14:54"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "14:55"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "14:56"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv7"
	      SID		      "14:57"
	      Ports		      [1, 1]
	      Position		      [665, 655, 745, 685]
	      ZOrder		      -8
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		35
		$ClassName		"Simulink.Mask"
		Description		"Converts an (14-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv7"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "14:58"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "14:59"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "14:60"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "14:61"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "13"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "14:62"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "14:63"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "13"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "14:64"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc2x14_400_4x_user_data_i0"
	      SID		      "14:65"
	      Ports		      [1, 1]
	      Position		      [470, 49, 525, 71]
	      ZOrder		      -9
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc2x14_400_4x_user_data_i1"
	      SID		      "14:66"
	      Ports		      [1, 1]
	      Position		      [465, 129, 520, 151]
	      ZOrder		      -10
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc2x14_400_4x_user_data_i2"
	      SID		      "14:67"
	      Ports		      [1, 1]
	      Position		      [465, 209, 520, 231]
	      ZOrder		      -11
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc2x14_400_4x_user_data_i3"
	      SID		      "14:68"
	      Ports		      [1, 1]
	      Position		      [470, 289, 525, 311]
	      ZOrder		      -12
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc2x14_400_4x_user_data_q0"
	      SID		      "14:69"
	      Ports		      [1, 1]
	      Position		      [475, 419, 530, 441]
	      ZOrder		      -13
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc2x14_400_4x_user_data_q1"
	      SID		      "14:70"
	      Ports		      [1, 1]
	      Position		      [475, 499, 530, 521]
	      ZOrder		      -14
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc2x14_400_4x_user_data_q2"
	      SID		      "14:71"
	      Ports		      [1, 1]
	      Position		      [480, 584, 535, 606]
	      ZOrder		      -15
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc2x14_400_4x_user_data_q3"
	      SID		      "14:72"
	      Ports		      [1, 1]
	      Position		      [475, 659, 530, 681]
	      ZOrder		      -16
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "14"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc2x14_400_4x_user_sync"
	      SID		      "14:73"
	      Ports		      [1, 1]
	      Position		      [480, 734, 535, 756]
	      ZOrder		      -17
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i0"
	      SID		      "14:74"
	      Position		      [905, 53, 935, 67]
	      ZOrder		      -18
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i1"
	      SID		      "14:75"
	      Position		      [900, 133, 930, 147]
	      ZOrder		      -19
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i2"
	      SID		      "14:76"
	      Position		      [900, 213, 930, 227]
	      ZOrder		      -20
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i3"
	      SID		      "14:77"
	      Position		      [905, 293, 935, 307]
	      ZOrder		      -21
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q0"
	      SID		      "14:78"
	      Position		      [910, 423, 940, 437]
	      ZOrder		      -22
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q1"
	      SID		      "14:79"
	      Position		      [915, 503, 945, 517]
	      ZOrder		      -23
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q2"
	      SID		      "14:80"
	      Position		      [920, 588, 950, 602]
	      ZOrder		      -24
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q3"
	      SID		      "14:81"
	      Position		      [915, 663, 945, 677]
	      ZOrder		      -25
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync"
	      SID		      "14:82"
	      Position		      [915, 738, 945, 752]
	      ZOrder		      -26
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "conv5"
	      SrcPort		      1
	      DstBlock		      "data_q1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc2x14_400_4x_user_data_q1"
	      SrcPort		      1
	      DstBlock		      "conv5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv1"
	      SrcPort		      1
	      DstBlock		      "data_i1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc2x14_400_4x_user_data_i1"
	      SrcPort		      1
	      DstBlock		      "conv1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv4"
	      SrcPort		      1
	      DstBlock		      "data_q0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc2x14_400_4x_user_data_q0"
	      SrcPort		      1
	      DstBlock		      "conv4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv"
	      SrcPort		      1
	      DstBlock		      "data_i0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc2x14_400_4x_user_data_i0"
	      SrcPort		      1
	      DstBlock		      "conv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc2x14_400_4x_user_sync"
	      SrcPort		      1
	      DstBlock		      "sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv2"
	      SrcPort		      1
	      DstBlock		      "data_i2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc2x14_400_4x_user_data_i2"
	      SrcPort		      1
	      DstBlock		      "conv2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv3"
	      SrcPort		      1
	      DstBlock		      "data_i3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc2x14_400_4x_user_data_i3"
	      SrcPort		      1
	      DstBlock		      "conv3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv6"
	      SrcPort		      1
	      DstBlock		      "data_q2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc2x14_400_4x_user_data_q2"
	      SrcPort		      1
	      DstBlock		      "conv6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv7"
	      SrcPort		      1
	      DstBlock		      "data_q3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc2x14_400_4x_user_data_q3"
	      SrcPort		      1
	      DstBlock		      "conv7"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "adc_mkid"
	  SID			  "15"
	  Tag			  "xps:adc_mkid"
	  Ports			  [0, 5]
	  Position		  [35, 49, 105, 211]
	  ZOrder		  -4
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    36
	    $ClassName		    "Simulink.Mask"
	    Type		    "MKID ADC Interface Block"
	    Description		    "Interface block for the MKID 12-bits 550 MHz ADC board (2xADS54RF63)."
	    Initialization	    "adc_mkid_mask;"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		37
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "0"
		  Cell			  "1"
		  PropName		  "TypeOptions"
		}
		Name			"adc_brd"
		Prompt			"ADC Board"
		Value			"1"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		38
		Type			"edit"
		Name			"adc_clk_rate"
		Prompt			"ADC Clock Rate (MHz)"
		Value			"512"
		Tunable			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "adc_mkid"
	    Location		    [210, 45, 1247, 812]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "42"
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv"
	      SID		      "15:1"
	      Ports		      [1, 1]
	      Position		      [385, 35, 465, 65]
	      ZOrder		      -1
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		39
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "15:2"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "15:3"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,97b7e8d2,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.11"
		  "7647 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0."
		  "27451 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
		  "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "15:4"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,267846e5,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.32 0.2 0.36 0.2 0.32 0.5 0.54 0.58 0.78 0.62 0.48 0.38 0.54 0.38 0.48 0.62 0.78 0.58 0.54 0.5 0.32 ],[0.117"
		  "647 0.294118 0.529412 0.764706 0.941176 0.941176 0.882353 0.941176 0.941176 0.705882 0.911765 0.764706 0.529412 0."
		  "294118 0.147059 0.352941 0.117647 0.117647 0.176471 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0"
		  " 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');dis"
		  "p('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "15:5"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475"
		  " 0.275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0."
		  "09375 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');"
		  "\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "15:6"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "15:7"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,41,725,605"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 0.4 0.5777"
		  "78 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0.785714 0.964"
		  "286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.107143 0.107143 0"
		  ".178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gr"
		  "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','CO"
		  "MMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "15:8"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv1"
	      SID		      "15:9"
	      Ports		      [1, 1]
	      Position		      [390, 135, 470, 165]
	      ZOrder		      -2
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		40
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv1"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "15:10"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "15:11"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "15:12"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "15:13"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "15:14"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "15:15"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "15:16"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv2"
	      SID		      "15:17"
	      Ports		      [1, 1]
	      Position		      [395, 245, 475, 275]
	      ZOrder		      -3
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		41
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv2"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "15:18"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "15:19"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "15:20"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "15:21"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "15:22"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "15:23"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "15:24"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv3"
	      SID		      "15:25"
	      Ports		      [1, 1]
	      Position		      [395, 345, 475, 375]
	      ZOrder		      -4
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		42
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv3"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "15:26"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "15:27"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "15:28"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "15:29"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "15:30"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "15:31"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "15:32"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_user_data_i0"
	      SID		      "15:33"
	      Ports		      [1, 1]
	      Position		      [205, 39, 260, 61]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_user_data_i1"
	      SID		      "15:34"
	      Ports		      [1, 1]
	      Position		      [205, 139, 260, 161]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_user_data_q0"
	      SID		      "15:35"
	      Ports		      [1, 1]
	      Position		      [205, 249, 260, 271]
	      ZOrder		      -7
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_user_data_q1"
	      SID		      "15:36"
	      Ports		      [1, 1]
	      Position		      [205, 349, 260, 371]
	      ZOrder		      -8
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_user_sync"
	      SID		      "15:37"
	      Ports		      [1, 1]
	      Position		      [210, 439, 265, 461]
	      ZOrder		      -9
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11p"
	      "t}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');"
	      "\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i0"
	      SID		      "15:38"
	      Position		      [640, 43, 670, 57]
	      ZOrder		      -10
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i1"
	      SID		      "15:39"
	      Position		      [640, 143, 670, 157]
	      ZOrder		      -11
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q0"
	      SID		      "15:40"
	      Position		      [640, 253, 670, 267]
	      ZOrder		      -12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q1"
	      SID		      "15:41"
	      Position		      [645, 353, 675, 367]
	      ZOrder		      -13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync"
	      SID		      "15:42"
	      Position		      [645, 443, 675, 457]
	      ZOrder		      -14
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_user_sync"
	      SrcPort		      1
	      DstBlock		      "sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_user_data_i0"
	      SrcPort		      1
	      DstBlock		      "conv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv"
	      SrcPort		      1
	      DstBlock		      "data_i0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_user_data_q0"
	      SrcPort		      1
	      DstBlock		      "conv2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv2"
	      SrcPort		      1
	      DstBlock		      "data_q0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_user_data_i1"
	      SrcPort		      1
	      DstBlock		      "conv1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv1"
	      SrcPort		      1
	      DstBlock		      "data_i1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_user_data_q1"
	      SrcPort		      1
	      DstBlock		      "conv3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv3"
	      SrcPort		      1
	      DstBlock		      "data_q1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "adc_mkid_4x"
	  SID			  "16"
	  Tag			  "xps:adc_mkid_4x"
	  Ports			  [0, 9]
	  Position		  [335, 42, 440, 288]
	  ZOrder		  -5
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    43
	    $ClassName		    "Simulink.Mask"
	    Type		    "MKID ADC Interface Block"
	    Description		    "Interface block for the MKID 12-bits ADC board (2xADS54RF63)."
	    Initialization	    "adc_mkid_4x_mask;"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		44
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "0"
		  Cell			  "1"
		  PropName		  "TypeOptions"
		}
		Name			"adc_brd"
		Prompt			"ADC Board"
		Value			"1"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		45
		Type			"edit"
		Name			"adc_clk_rate"
		Prompt			"ADC Clock Rate (MHz)"
		Value			"540"
		Tunable			"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "adc_mkid_4x"
	    Location		    [12, 45, 1404, 921]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "82"
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv"
	      SID		      "16:1"
	      Ports		      [1, 1]
	      Position		      [650, 45, 730, 75]
	      ZOrder		      -1
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		46
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "16:2"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "16:3"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "16:4"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "16:5"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "16:6"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "16:7"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "16:8"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv1"
	      SID		      "16:9"
	      Ports		      [1, 1]
	      Position		      [650, 125, 730, 155]
	      ZOrder		      -2
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		47
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv1"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "16:10"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "16:11"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "16:12"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "16:13"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "16:14"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "16:15"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "16:16"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv2"
	      SID		      "16:17"
	      Ports		      [1, 1]
	      Position		      [665, 415, 745, 445]
	      ZOrder		      -3
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		48
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv2"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "16:18"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "16:19"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "16:20"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "16:21"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "16:22"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "16:23"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "16:24"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv3"
	      SID		      "16:25"
	      Ports		      [1, 1]
	      Position		      [665, 495, 745, 525]
	      ZOrder		      -4
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		49
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv3"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "16:26"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "16:27"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "16:28"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "16:29"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "16:30"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "16:31"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "16:32"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv4"
	      SID		      "16:33"
	      Ports		      [1, 1]
	      Position		      [650, 205, 730, 235]
	      ZOrder		      -5
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		50
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv4"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "16:34"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "16:35"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "16:36"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "16:37"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "16:38"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "16:39"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "16:40"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv5"
	      SID		      "16:41"
	      Ports		      [1, 1]
	      Position		      [655, 285, 735, 315]
	      ZOrder		      -6
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		51
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv5"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "16:42"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "16:43"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "16:44"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "16:45"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "16:46"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "16:47"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "16:48"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv6"
	      SID		      "16:49"
	      Ports		      [1, 1]
	      Position		      [670, 580, 750, 610]
	      ZOrder		      -7
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		52
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv6"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "16:50"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "16:51"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "16:52"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "16:53"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "16:54"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "16:55"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "16:56"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "conv7"
	      SID		      "16:57"
	      Ports		      [1, 1]
	      Position		      [665, 655, 745, 685]
	      ZOrder		      -8
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		53
		$ClassName		"Simulink.Mask"
		Description		"Converts an (12-bit) unsigned number to 2's complement.\nThis block should eventually be able to handl"
		"e arbitrary \nwidth inputs."
	      }
	      System {
		Name			"conv7"
		Location		[183, 48, 706, 421]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "16:58"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "16:59"
		  Ports			  [2, 1]
		  Position		  [265, 32, 315, 83]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,51,1,1,white,blue,0,df1e5aba,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "16:60"
		  Ports			  [1, 1]
		  Position		  [175, 28, 225, 62]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  SID			  "16:61"
		  Ports			  [1, 1]
		  Position		  [355, 44, 395, 76]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "11"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,356,312"
		  block_type		  "reinterpret"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);"
		  "\npatch([16 11 18 11 16 24 26 28 37 30 23 18 25 18 23 30 37 28 26 24 16 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 "
		  "3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon te"
		  "xt');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "16:62"
		  Ports			  [1, 1]
		  Position		  [100, 31, 145, 59]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "1"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "16:63"
		  Ports			  [1, 1]
		  Position		  [100, 86, 145, 114]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "11"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,407"
		  block_type		  "slice"
		  block_version		  "8.2.02"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "16:64"
		  Position		  [420, 53, 450, 67]
		  ZOrder		  -7
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [100, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_4x_user_data_i0"
	      SID		      "16:65"
	      Ports		      [1, 1]
	      Position		      [470, 49, 525, 71]
	      ZOrder		      -9
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_4x_user_data_i1"
	      SID		      "16:66"
	      Ports		      [1, 1]
	      Position		      [465, 129, 520, 151]
	      ZOrder		      -10
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_4x_user_data_i2"
	      SID		      "16:67"
	      Ports		      [1, 1]
	      Position		      [465, 209, 520, 231]
	      ZOrder		      -11
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_4x_user_data_i3"
	      SID		      "16:68"
	      Ports		      [1, 1]
	      Position		      [470, 289, 525, 311]
	      ZOrder		      -12
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_4x_user_data_q0"
	      SID		      "16:69"
	      Ports		      [1, 1]
	      Position		      [475, 419, 530, 441]
	      ZOrder		      -13
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_4x_user_data_q1"
	      SID		      "16:70"
	      Ports		      [1, 1]
	      Position		      [475, 499, 530, 521]
	      ZOrder		      -14
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_4x_user_data_q2"
	      SID		      "16:71"
	      Ports		      [1, 1]
	      Position		      [480, 584, 535, 606]
	      ZOrder		      -15
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_4x_user_data_q3"
	      SID		      "16:72"
	      Ports		      [1, 1]
	      Position		      [475, 659, 530, 681]
	      ZOrder		      -16
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "12"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_ADCs_adc_mkid_4x_user_sync"
	      SID		      "16:73"
	      Ports		      [1, 1]
	      Position		      [480, 734, 535, 756]
	      ZOrder		      -17
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,408"
	      block_type	      "gatewayin"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\"
	      "bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i0"
	      SID		      "16:74"
	      Position		      [905, 53, 935, 67]
	      ZOrder		      -18
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i1"
	      SID		      "16:75"
	      Position		      [900, 133, 930, 147]
	      ZOrder		      -19
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i2"
	      SID		      "16:76"
	      Position		      [900, 213, 930, 227]
	      ZOrder		      -20
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_i3"
	      SID		      "16:77"
	      Position		      [905, 293, 935, 307]
	      ZOrder		      -21
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q0"
	      SID		      "16:78"
	      Position		      [910, 423, 940, 437]
	      ZOrder		      -22
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q1"
	      SID		      "16:79"
	      Position		      [915, 503, 945, 517]
	      ZOrder		      -23
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q2"
	      SID		      "16:80"
	      Position		      [920, 588, 950, 602]
	      ZOrder		      -24
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_q3"
	      SID		      "16:81"
	      Position		      [915, 663, 945, 677]
	      ZOrder		      -25
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync"
	      SID		      "16:82"
	      Position		      [915, 738, 945, 752]
	      ZOrder		      -26
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_4x_user_data_q3"
	      SrcPort		      1
	      DstBlock		      "conv7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv7"
	      SrcPort		      1
	      DstBlock		      "data_q3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_4x_user_data_q2"
	      SrcPort		      1
	      DstBlock		      "conv6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv6"
	      SrcPort		      1
	      DstBlock		      "data_q2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_4x_user_data_i3"
	      SrcPort		      1
	      DstBlock		      "conv5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv5"
	      SrcPort		      1
	      DstBlock		      "data_i3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_4x_user_data_i2"
	      SrcPort		      1
	      DstBlock		      "conv4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv4"
	      SrcPort		      1
	      DstBlock		      "data_i2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_4x_user_sync"
	      SrcPort		      1
	      DstBlock		      "sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_4x_user_data_i0"
	      SrcPort		      1
	      DstBlock		      "conv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv"
	      SrcPort		      1
	      DstBlock		      "data_i0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_4x_user_data_q0"
	      SrcPort		      1
	      DstBlock		      "conv2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv2"
	      SrcPort		      1
	      DstBlock		      "data_q0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_4x_user_data_i1"
	      SrcPort		      1
	      DstBlock		      "conv1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv1"
	      SrcPort		      1
	      DstBlock		      "data_i1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "xps_library_ADCs_adc_mkid_4x_user_data_q1"
	      SrcPort		      1
	      DstBlock		      "conv3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "conv3"
	      SrcPort		      1
	      DstBlock		      "data_q1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "adc_sim"
	  SID			  "17"
	  Ports			  [1, 9]
	  Position		  [320, 634, 415, 786]
	  ZOrder		  -6
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    54
	    $ClassName		    "Simulink.Mask"
	    Type		    "adc_sim"
	    Description		    "This block simulates the behavior of a demuxed ADC, which takes\nas input a waveform and return"
	    "s digital samples in parallel at\na slower rate.  \n\nThis block is used to simulate the behavior "
	    Initialization	    "adc_sim_init(gcb, ...\n    'nStreams', nStreams, ...\n    'bit_width', bit_width);"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		55
		Type			"edit"
		Name			"nStreams"
		Prompt			"Number of Output Streams"
		Value			"8"
	      }
	      Object {
		$ObjectID		56
		Type			"edit"
		Name			"bit_width"
		Prompt			"Sample Bit Width"
		Value			"8"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "adc_sim"
	    Location		    [67, 45, 1025, 807]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sim_adc_data_in"
	      SID		      "18"
	      Position		      [310, 103, 340, 117]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Bias
	      Name		      "adc_bias"
	      SID		      "19"
	      Position		      [445, 100, 475, 120]
	      ZOrder		      -2
	      Bias		      "128"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "adc_gain"
	      SID		      "20"
	      Position		      [390, 100, 420, 120]
	      ZOrder		      -3
	      Gain		      "128"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "overflow_detector"
	      SID		      "21"
	      Ports		      [8, 1]
	      Position		      [740, 507, 850, 698]
	      ZOrder		      -4
	      AncestorBlock	      "casper_library/Misc/of_detect_bus"
	      LibraryVersion	      "*"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		57
		$ClassName		"Simulink.Mask"
		Type			"of_detect_bus"
		Initialization		"adc_overflow_detector_init(gcb, ...\n    'nStreams', nStreams, ...\n    'bit_width', bit_width);"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  2
		  Object {
		    $ObjectID		    58
		    Type		    "edit"
		    Name		    "nStreams"
		    Prompt		    "Number of Streams"
		    Value		    "8"
		  }
		  Object {
		    $ObjectID		    59
		    Type		    "edit"
		    Name		    "bit_width"
		    Prompt		    "Bit Width"
		    Value		    "8"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"overflow_detector"
		Location		[550, 143, 955, 799]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"14"
		Block {
		  BlockType		  Inport
		  Name			  "s0"
		  SID			  "21:1"
		  Position		  [45, 33, 75, 47]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s1"
		  SID			  "21:2"
		  Position		  [45, 118, 75, 132]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s2"
		  SID			  "21:3"
		  Position		  [45, 203, 75, 217]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s3"
		  SID			  "21:4"
		  Position		  [45, 288, 75, 302]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s4"
		  SID			  "21:5"
		  Position		  [45, 58, 75, 72]
		  ZOrder		  -5
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s5"
		  SID			  "21:6"
		  Position		  [45, 143, 75, 157]
		  ZOrder		  -6
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s6"
		  SID			  "21:7"
		  Position		  [45, 228, 75, 242]
		  ZOrder		  -7
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s7"
		  SID			  "21:8"
		  Position		  [45, 313, 75, 327]
		  ZOrder		  -8
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "21:9"
		  Ports			  [4, 1]
		  Position		  [235, 117, 265, 153]
		  ZOrder		  -9
		  Inputs		  "++++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "of0"
		  SID			  "21:10"
		  Ports			  [2, 1]
		  Position		  [105, 25, 145, 80]
		  ZOrder		  -10
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of1"
		  SID			  "21:11"
		  Ports			  [2, 1]
		  Position		  [105, 110, 145, 165]
		  ZOrder		  -11
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of2"
		  SID			  "21:12"
		  Ports			  [2, 1]
		  Position		  [105, 195, 145, 250]
		  ZOrder		  -12
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of3"
		  SID			  "21:13"
		  Ports			  [2, 1]
		  Position		  [105, 280, 145, 335]
		  ZOrder		  -13
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Outport
		  Name			  "overflow"
		  SID			  "21:14"
		  Position		  [285, 118, 315, 132]
		  ZOrder		  -14
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "s0"
		  SrcPort		  1
		  DstBlock		  "of0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s4"
		  SrcPort		  1
		  DstBlock		  "of0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of0"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s1"
		  SrcPort		  1
		  DstBlock		  "of1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s5"
		  SrcPort		  1
		  DstBlock		  "of1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of1"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "s2"
		  SrcPort		  1
		  DstBlock		  "of2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s6"
		  SrcPort		  1
		  DstBlock		  "of2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of2"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "s3"
		  SrcPort		  1
		  DstBlock		  "of3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s7"
		  SrcPort		  1
		  DstBlock		  "of3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of3"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "overflow"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample0_ds"
	      SID		      "360"
	      Ports		      [1, 1]
	      Position		      [640, 93, 675, 127]
	      ZOrder		      -5
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "1"
	      ic		      "0"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample1_ds"
	      SID		      "361"
	      Ports		      [1, 1]
	      Position		      [640, 143, 675, 177]
	      ZOrder		      -6
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "2"
	      ic		      "0"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample2_ds"
	      SID		      "22"
	      Ports		      [1, 1]
	      Position		      [640, 193, 675, 227]
	      ZOrder		      -7
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "3"
	      ic		      "0"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample3_ds"
	      SID		      "23"
	      Ports		      [1, 1]
	      Position		      [640, 243, 675, 277]
	      ZOrder		      -8
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "4"
	      ic		      "0"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample4_ds"
	      SID		      "24"
	      Ports		      [1, 1]
	      Position		      [640, 293, 675, 327]
	      ZOrder		      -9
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "5"
	      ic		      "0"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample5_ds"
	      SID		      "25"
	      Ports		      [1, 1]
	      Position		      [640, 343, 675, 377]
	      ZOrder		      -10
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "6"
	      ic		      "0"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample6_ds"
	      SID		      "26"
	      Ports		      [1, 1]
	      Position		      [640, 393, 675, 427]
	      ZOrder		      -11
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "7"
	      ic		      "0"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample7_ds"
	      SID		      "27"
	      Ports		      [1, 1]
	      Position		      [640, 443, 675, 477]
	      ZOrder		      -12
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "8"
	      phase		      "0"
	      ic		      "0"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s0"
	      SID		      "30"
	      Position		      [735, 103, 765, 117]
	      ZOrder		      -13
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s1"
	      SID		      "31"
	      Position		      [735, 153, 765, 167]
	      ZOrder		      -14
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s2"
	      SID		      "32"
	      Position		      [735, 203, 765, 217]
	      ZOrder		      -15
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s3"
	      SID		      "33"
	      Position		      [735, 253, 765, 267]
	      ZOrder		      -16
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s4"
	      SID		      "34"
	      Position		      [735, 303, 765, 317]
	      ZOrder		      -17
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s5"
	      SID		      "35"
	      Position		      [735, 353, 765, 367]
	      ZOrder		      -18
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s6"
	      SID		      "36"
	      Position		      [735, 403, 765, 417]
	      ZOrder		      -19
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s7"
	      SID		      "37"
	      Position		      [735, 453, 765, 467]
	      ZOrder		      -20
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      SID		      "38"
	      Position		      [865, 598, 895, 612]
	      ZOrder		      -21
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sim_adc_data_in"
	      SrcPort		      1
	      DstBlock		      "adc_gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_gain"
	      SrcPort		      1
	      DstBlock		      "adc_bias"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "asiaa_adc5g"
	  SID			  "39"
	  Tag			  "xps:adc5g"
	  Ports			  [2, 17]
	  Position		  [45, 345, 205, 695]
	  ZOrder		  -7
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  UserDataPersistent	  on
	  UserData		  "DataTag0"
	  ShowPortLabels	  "SignalName"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    60
	    $ClassName		    "Simulink.Mask"
	    Type		    "adc5g"
	    Description		    "Interface for the ASIAA 5 GSps ADC. Supports interleaving all four\ncores using either input A "
	    "or C, or interleaving two-cores each for \nA and C. The hardware itself comes in two versions:\n\nDMUX 1:2 -- 4-b"
	    "it samples, 4 parallel streams\nDMUX 1:1 -- 8-bit samples, 2 parallel streams\n\nIn either configuration this blo"
	    "ck will output 8 parallel streams \nbut the underlying interface, and the bitwidth of the samples,\nwill be diffe"
	    "rent."
	    Initialization	    "adc5g_init(gcb,...\n    'input_mode', input_mode,...\n    'demux', demux,...\n    'adc_clk_ra"
	    "te', adc_clk_rate,...\n    'adc_bit_width', adc_bit_width,...\n    'adc_brd', adc_brd,...\n    'using_ctrl', usin"
	    "g_ctrl,...\n    'test_ramp', test_ramp);"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      7
	      Object {
		$ObjectID		61
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  3
		  Cell			  "One-channel -- A"
		  Cell			  "One-channel -- C"
		  Cell			  "Two-channel -- A&C"
		  PropName		  "TypeOptions"
		}
		Name			"input_mode"
		Prompt			"Input mode:"
		Value			"One-channel -- A"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		62
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "ZDOK 0"
		  Cell			  "ZDOK 1"
		  PropName		  "TypeOptions"
		}
		Name			"adc_brd"
		Prompt			"ADC Board"
		Value			"ZDOK 0"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		63
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "1:1"
		  Cell			  "1:2"
		  PropName		  "TypeOptions"
		}
		Name			"demux"
		Prompt			"Internal demux"
		Value			"1:2"
		Evaluate		"off"
		Tunable			"off"
		Callback		"demux = get_param(gcb,'demux');\nif(strcmp(demux,'1:1')),\n    set_param(gcb, 'adc_bit_width', '8')\nelse"
		"if(strcmp(demux, '1:2')),\n    set_param(gcb, 'adc_bit_width', '4');\nelse\nend"
	      }
	      Object {
		$ObjectID		64
		Type			"edit"
		Name			"adc_bit_width"
		Prompt			"ADC Resolution (bits):"
		Value			"4"
		Enabled			"off"
	      }
	      Object {
		$ObjectID		65
		Type			"edit"
		Name			"adc_clk_rate"
		Prompt			"ADC Clock Rate (MHz):"
		Value			"2500"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		66
		Type			"checkbox"
		Name			"using_ctrl"
		Prompt			"use control"
		Value			"on"
		Evaluate		"off"
	      }
	      Object {
		$ObjectID		67
		Type			"checkbox"
		Name			"test_ramp"
		Prompt			"start in test ramp mode"
		Value			"off"
		Evaluate		"off"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "asiaa_adc5g"
	    Location		    [2273, 45, 3707, 1273]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sim_a"
	      SID		      "40"
	      Position		      [30, 102, 60, 118]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sim_sync"
	      SID		      "41"
	      Position		      [30, 1062, 60, 1078]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_sync"
	      SID		      "298"
	      Ports		      [1, 1]
	      Position		      [90, 1062, 170, 1078]
	      ZOrder		      -3
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Saturate"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_i0"
	      SID		      "299"
	      Ports		      [1, 1]
	      Position		      [430, 102, 510, 118]
	      ZOrder		      -4
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_i1"
	      SID		      "300"
	      Ports		      [1, 1]
	      Position		      [430, 162, 510, 178]
	      ZOrder		      -5
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_i2"
	      SID		      "301"
	      Ports		      [1, 1]
	      Position		      [430, 222, 510, 238]
	      ZOrder		      -6
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_i3"
	      SID		      "302"
	      Ports		      [1, 1]
	      Position		      [430, 282, 510, 298]
	      ZOrder		      -7
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_i4"
	      SID		      "303"
	      Ports		      [1, 1]
	      Position		      [430, 342, 510, 358]
	      ZOrder		      -8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_i5"
	      SID		      "304"
	      Ports		      [1, 1]
	      Position		      [430, 402, 510, 418]
	      ZOrder		      -9
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_i6"
	      SID		      "305"
	      Ports		      [1, 1]
	      Position		      [430, 462, 510, 478]
	      ZOrder		      -10
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_i7"
	      SID		      "306"
	      Ports		      [1, 1]
	      Position		      [430, 522, 510, 538]
	      ZOrder		      -11
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_q0"
	      SID		      "307"
	      Ports		      [1, 1]
	      Position		      [430, 582, 510, 598]
	      ZOrder		      -12
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_q1"
	      SID		      "308"
	      Ports		      [1, 1]
	      Position		      [430, 642, 510, 658]
	      ZOrder		      -13
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_q2"
	      SID		      "309"
	      Ports		      [1, 1]
	      Position		      [430, 702, 510, 718]
	      ZOrder		      -14
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_q3"
	      SID		      "310"
	      Ports		      [1, 1]
	      Position		      [430, 762, 510, 778]
	      ZOrder		      -15
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_q4"
	      SID		      "311"
	      Ports		      [1, 1]
	      Position		      [430, 822, 510, 838]
	      ZOrder		      -16
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_q5"
	      SID		      "312"
	      Ports		      [1, 1]
	      Position		      [430, 882, 510, 898]
	      ZOrder		      -17
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_q6"
	      SID		      "313"
	      Ports		      [1, 1]
	      Position		      [430, 942, 510, 958]
	      ZOrder		      -18
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "adc5g_d2_1c_r1_adc0_user_data_q7"
	      SID		      "314"
	      Ports		      [1, 1]
	      Position		      [430, 1002, 510, 1018]
	      ZOrder		      -19
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      hdl_port		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      sg_icon_stat	      "80,16,1,1,white,yellow,0,00d3666e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 16 16 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\npatch([35.55 38.44 40.44 42.44 44.44 40.44 37.55 35.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([37.55 40.44 38.44 35.55 37.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.985 0.979 0.895 ]);\npatch([35.55 38.44 40.44 37.55 35.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([37.55 44.44 42.44 40.44 38.44 35.55 37.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.985 0.97"
	      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\n"
	      "fprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Bias
	      Name		      "bias_a"
	      SID		      "59"
	      Position		      [150, 102, 180, 118]
	      ZOrder		      -20
	      Bias		      "8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a0"
	      SID		      "316"
	      Ports		      [1, 1]
	      Position		      [350, 102, 380, 118]
	      ZOrder		      -21
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag1"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "2"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a1"
	      SID		      "317"
	      Ports		      [1, 1]
	      Position		      [350, 162, 380, 178]
	      ZOrder		      -22
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a10"
	      SID		      "318"
	      Ports		      [1, 1]
	      Position		      [350, 702, 380, 718]
	      ZOrder		      -23
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a11"
	      SID		      "319"
	      Ports		      [1, 1]
	      Position		      [350, 762, 380, 778]
	      ZOrder		      -24
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag4"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a12"
	      SID		      "320"
	      Ports		      [1, 1]
	      Position		      [350, 822, 380, 838]
	      ZOrder		      -25
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a13"
	      SID		      "321"
	      Ports		      [1, 1]
	      Position		      [350, 882, 380, 898]
	      ZOrder		      -26
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a14"
	      SID		      "322"
	      Ports		      [1, 1]
	      Position		      [350, 942, 380, 958]
	      ZOrder		      -27
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a15"
	      SID		      "323"
	      Ports		      [1, 1]
	      Position		      [350, 1002, 380, 1018]
	      ZOrder		      -28
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a2"
	      SID		      "324"
	      Ports		      [1, 1]
	      Position		      [350, 222, 380, 238]
	      ZOrder		      -29
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag9"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a3"
	      SID		      "325"
	      Ports		      [1, 1]
	      Position		      [350, 282, 380, 298]
	      ZOrder		      -30
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a4"
	      SID		      "326"
	      Ports		      [1, 1]
	      Position		      [350, 342, 380, 358]
	      ZOrder		      -31
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a5"
	      SID		      "327"
	      Ports		      [1, 1]
	      Position		      [350, 402, 380, 418]
	      ZOrder		      -32
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag12"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a6"
	      SID		      "328"
	      Ports		      [1, 1]
	      Position		      [350, 462, 380, 478]
	      ZOrder		      -33
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a7"
	      SID		      "329"
	      Ports		      [1, 1]
	      Position		      [350, 522, 380, 538]
	      ZOrder		      -34
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a8"
	      SID		      "330"
	      Ports		      [1, 1]
	      Position		      [350, 582, 380, 598]
	      ZOrder		      -35
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag15"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_a9"
	      SID		      "331"
	      Ports		      [1, 1]
	      Position		      [350, 642, 380, 658]
	      ZOrder		      -36
	      LibraryVersion	      "1.225"
	      UserDataPersistent      on
	      UserData		      "DataTag16"
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      NumDelays		      "1"
	      InputProcessing	      "Inherited"
	      vinit		      "0"
	      samptime		      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a0"
	      SID		      "332"
	      Ports		      [1, 1]
	      Position		      [270, 102, 300, 118]
	      ZOrder		      -37
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag17"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "0"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a1"
	      SID		      "333"
	      Ports		      [1, 1]
	      Position		      [270, 162, 300, 178]
	      ZOrder		      -38
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag18"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "1"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a10"
	      SID		      "334"
	      Ports		      [1, 1]
	      Position		      [270, 702, 300, 718]
	      ZOrder		      -39
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag19"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "10"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a11"
	      SID		      "335"
	      Ports		      [1, 1]
	      Position		      [270, 762, 300, 778]
	      ZOrder		      -40
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag20"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "11"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a12"
	      SID		      "336"
	      Ports		      [1, 1]
	      Position		      [270, 822, 300, 838]
	      ZOrder		      -41
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag21"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "12"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a13"
	      SID		      "337"
	      Ports		      [1, 1]
	      Position		      [270, 882, 300, 898]
	      ZOrder		      -42
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "13"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a14"
	      SID		      "338"
	      Ports		      [1, 1]
	      Position		      [270, 942, 300, 958]
	      ZOrder		      -43
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag23"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "14"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a15"
	      SID		      "339"
	      Ports		      [1, 1]
	      Position		      [270, 1002, 300, 1018]
	      ZOrder		      -44
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag24"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "15"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a2"
	      SID		      "340"
	      Ports		      [1, 1]
	      Position		      [270, 222, 300, 238]
	      ZOrder		      -45
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag25"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "2"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a3"
	      SID		      "341"
	      Ports		      [1, 1]
	      Position		      [270, 282, 300, 298]
	      ZOrder		      -46
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag26"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "3"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a4"
	      SID		      "342"
	      Ports		      [1, 1]
	      Position		      [270, 342, 300, 358]
	      ZOrder		      -47
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag27"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "4"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a5"
	      SID		      "343"
	      Ports		      [1, 1]
	      Position		      [270, 402, 300, 418]
	      ZOrder		      -48
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag28"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "5"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a6"
	      SID		      "344"
	      Ports		      [1, 1]
	      Position		      [270, 462, 300, 478]
	      ZOrder		      -49
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag29"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "6"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a7"
	      SID		      "345"
	      Ports		      [1, 1]
	      Position		      [270, 522, 300, 538]
	      ZOrder		      -50
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag30"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "7"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a8"
	      SID		      "346"
	      Ports		      [1, 1]
	      Position		      [270, 582, 300, 598]
	      ZOrder		      -51
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag31"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "8"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "downsample_a9"
	      SID		      "347"
	      Ports		      [1, 1]
	      Position		      [270, 642, 300, 658]
	      ZOrder		      -52
	      LibraryVersion	      "1.707"
	      UserDataPersistent      on
	      UserData		      "DataTag32"
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "9"
	      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
	      RateOptions	      "Enforce single-rate processing"
	      smode		      "Allow multirate"
	      fmode		      "Maintain input frame size"
	      ic		      "0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "gain_a"
	      SID		      "92"
	      Position		      [90, 102, 120, 118]
	      ZOrder		      -53
	      Gain		      "8"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a0"
	      SID		      "93"
	      Position		      [590, 102, 620, 118]
	      ZOrder		      -54
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a1"
	      SID		      "94"
	      Position		      [590, 162, 620, 178]
	      ZOrder		      -55
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a2"
	      SID		      "95"
	      Position		      [590, 222, 620, 238]
	      ZOrder		      -56
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a3"
	      SID		      "96"
	      Position		      [590, 282, 620, 298]
	      ZOrder		      -57
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a4"
	      SID		      "97"
	      Position		      [590, 342, 620, 358]
	      ZOrder		      -58
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a5"
	      SID		      "98"
	      Position		      [590, 402, 620, 418]
	      ZOrder		      -59
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a6"
	      SID		      "99"
	      Position		      [590, 462, 620, 478]
	      ZOrder		      -60
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a7"
	      SID		      "100"
	      Position		      [590, 522, 620, 538]
	      ZOrder		      -61
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a8"
	      SID		      "101"
	      Position		      [590, 582, 620, 598]
	      ZOrder		      -62
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a9"
	      SID		      "102"
	      Position		      [590, 642, 620, 658]
	      ZOrder		      -63
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a10"
	      SID		      "103"
	      Position		      [590, 702, 620, 718]
	      ZOrder		      -64
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a11"
	      SID		      "104"
	      Position		      [590, 762, 620, 778]
	      ZOrder		      -65
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a12"
	      SID		      "105"
	      Position		      [590, 822, 620, 838]
	      ZOrder		      -66
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a13"
	      SID		      "106"
	      Position		      [590, 882, 620, 898]
	      ZOrder		      -67
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a14"
	      SID		      "107"
	      Position		      [590, 942, 620, 958]
	      ZOrder		      -68
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a15"
	      SID		      "108"
	      Position		      [590, 1002, 620, 1018]
	      ZOrder		      -69
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      "109"
	      Position		      [250, 1062, 280, 1078]
	      ZOrder		      -70
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_sync"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_sync"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_sync"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_q7"
	      SrcPort		      1
	      DstBlock		      "a15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a15"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_q7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a15"
	      SrcPort		      1
	      DstBlock		      "delay_a15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_q6"
	      SrcPort		      1
	      DstBlock		      "a14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a14"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_q6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a14"
	      SrcPort		      1
	      DstBlock		      "delay_a14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_q5"
	      SrcPort		      1
	      DstBlock		      "a13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a13"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_q5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a13"
	      SrcPort		      1
	      DstBlock		      "delay_a13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_q4"
	      SrcPort		      1
	      DstBlock		      "a12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a12"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_q4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a12"
	      SrcPort		      1
	      DstBlock		      "delay_a12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_q3"
	      SrcPort		      1
	      DstBlock		      "a11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a11"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_q3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a11"
	      SrcPort		      1
	      DstBlock		      "delay_a11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_q2"
	      SrcPort		      1
	      DstBlock		      "a10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a10"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_q2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a10"
	      SrcPort		      1
	      DstBlock		      "delay_a10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_q1"
	      SrcPort		      1
	      DstBlock		      "a9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a9"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_q1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a9"
	      SrcPort		      1
	      DstBlock		      "delay_a9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_q0"
	      SrcPort		      1
	      DstBlock		      "a8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a8"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_q0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a8"
	      SrcPort		      1
	      DstBlock		      "delay_a8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_i7"
	      SrcPort		      1
	      DstBlock		      "a7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a7"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_i7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a7"
	      SrcPort		      1
	      DstBlock		      "delay_a7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_i6"
	      SrcPort		      1
	      DstBlock		      "a6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a6"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_i6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a6"
	      SrcPort		      1
	      DstBlock		      "delay_a6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_i5"
	      SrcPort		      1
	      DstBlock		      "a5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a5"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_i5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a5"
	      SrcPort		      1
	      DstBlock		      "delay_a5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_i4"
	      SrcPort		      1
	      DstBlock		      "a4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a4"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_i4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a4"
	      SrcPort		      1
	      DstBlock		      "delay_a4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_i3"
	      SrcPort		      1
	      DstBlock		      "a3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a3"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_i3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a3"
	      SrcPort		      1
	      DstBlock		      "delay_a3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_i2"
	      SrcPort		      1
	      DstBlock		      "a2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a2"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_i2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a2"
	      SrcPort		      1
	      DstBlock		      "delay_a2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_i1"
	      SrcPort		      1
	      DstBlock		      "a1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a1"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_i1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a1"
	      SrcPort		      1
	      DstBlock		      "delay_a1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc5g_d2_1c_r1_adc0_user_data_i0"
	      SrcPort		      1
	      DstBlock		      "a0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_a0"
	      SrcPort		      1
	      DstBlock		      "adc5g_d2_1c_r1_adc0_user_data_i0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "downsample_a0"
	      SrcPort		      1
	      DstBlock		      "delay_a0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bias_a"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"downsample_a15"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a14"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a13"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a12"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a11"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a10"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a8"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a6"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"downsample_a0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "gain_a"
	      SrcPort		      1
	      DstBlock		      "bias_a"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_a"
	      SrcPort		      1
	      DstBlock		      "gain_a"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv"
	  SID			  "110"
	  Ports			  [1, 1]
	  Position		  [470, 645, 550, 675]
	  ZOrder		  -8
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    68
	    $ClassName		    "Simulink.Mask"
	    Description		    "Converts an (8-bit) unsigned number to 2's complement.\nThis block should eventually be able to"
	    " handle arbitrary \nwidth inputs."
	    Initialization	    "% set_param([gcb, '/Slice1'], 'nbits', num2str(bit_width-1));\n% set_param([gcb, '/Reinterpre"
	    "t'], 'bin_pt', num2str(bit_width-1));\n"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      69
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "bit_width"
	      Prompt		      "Bit Width"
	      Value		      "8"
	    }
	  }
	  System {
	    Name		    "conv"
	    Location		    [649, 45, 1209, 444]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "111"
	      Position		      [25, 38, 55, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "112"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,97b7e8d2,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0."
	      "22 ],[0.117647 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.74509"
	      "8 0.509804 0.27451 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0"
	      " 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "113"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.32 0.2 0.36 0.2 0.32 0.5 0.54 0.58 0.78 0.62 0.48 0.38 0.54 0.38 0.48 0.62 0.78 0.58 0.54 0.5 0.3"
	      "2 ],[0.117647 0.294118 0.529412 0.764706 0.941176 0.941176 0.882353 0.941176 0.941176 0.705882 0.911765 0.76470"
	      "6 0.529412 0.294118 0.147059 0.352941 0.117647 0.117647 0.176471 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot(["
	      "0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	      "color('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "114"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "bit_width-1"
	      has_advanced_control    "0"
	      sggui_pos		      "15,25,372,364"
	      block_type	      "reinterpret"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0"
	      ".525 0.475 0.275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0."
	      "46875 0.25 0.09375 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "115"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,442,407"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 "
	      "0.4 0.577778 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0"
	      ".785714 0.964286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.1"
	      "07143 0.107143 0.178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','C"
	      "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	      ":b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "116"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "bit_width-1"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "0,0,537,482"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.333333 0.222222 0.377778 0.222222 0.333333 0.488889 0.533333 0.577778 0.755556 0.622222 0.488889 "
	      "0.4 0.577778 0.4 0.488889 0.622222 0.755556 0.577778 0.533333 0.488889 0.333333 ],[0.107143 0.285714 0.535714 0"
	      ".785714 0.964286 0.964286 0.892857 0.964286 0.964286 0.75 0.964286 0.821429 0.535714 0.25 0.107143 0.321429 0.1"
	      "07143 0.107143 0.178571 0.107143 0.107143 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','C"
	      "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	      ":b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "117"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "of1"
	  SID			  "118"
	  Ports			  [2, 1]
	  Position		  [490, 700, 530, 755]
	  ZOrder		  -9
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    70
	    $ClassName		    "Simulink.Mask"
	    Type		    "of"
	    Description		    "1-cycle overflow detector for an n-bit ADC outputs (simulation only)"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		71
		Type			"edit"
		Name			"bit_num"
		Prompt			"Bit index of overflow detection bus:"
		Value			"0"
	      }
	      Object {
		$ObjectID		72
		Type			"edit"
		Name			"n_adc_bits"
		Prompt			"Number of bits in ADC"
		Value			"8"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "of1"
	    Location		    [96, 167, 585, 756]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "s0"
	      SID		      "119"
	      Position		      [15, 33, 45, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "s1"
	      SID		      "120"
	      Position		      [15, 73, 45, 87]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant1"
	      SID		      "47"
	      Ports		      [1, 1]
	      Position		      [110, 53, 140, 67]
	      ZOrder		      -3
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      ">"
	      const		      "2^n_adc_bits-1"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant2"
	      SID		      "48"
	      Ports		      [1, 1]
	      Position		      [110, 93, 140, 107]
	      ZOrder		      -4
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      ">"
	      const		      "2^n_adc_bits-1"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant6"
	      SID		      "49"
	      Ports		      [1, 1]
	      Position		      [110, 33, 140, 47]
	      ZOrder		      -5
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "<"
	      const		      "0"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare\nTo Constant7"
	      SID		      "50"
	      Ports		      [1, 1]
	      Position		      [110, 73, 140, 87]
	      ZOrder		      -6
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "<"
	      const		      "0"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      "off"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "125"
	      Position		      [210, 55, 240, 85]
	      ZOrder		      -7
	      Gain		      "2^(bit_num)"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      SID		      "126"
	      Ports		      [4, 1]
	      Position		      [160, 29, 190, 111]
	      ZOrder		      -8
	      ShowName		      off
	      Operator		      "OR"
	      Inputs		      "4"
	      AllPortsSameDT	      off
	      OutDataTypeStr	      "boolean"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      SID		      "127"
	      Position		      [265, 63, 295, 77]
	      ZOrder		      -9
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "s1"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Compare\nTo Constant2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Compare\nTo Constant7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "s0"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 20]
		DstBlock		"Compare\nTo Constant1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Compare\nTo Constant6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant6"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant1"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant7"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Compare\nTo Constant2"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "of_detect_bus"
	  SID			  "128"
	  Ports			  [8, 1]
	  Position		  [600, 640, 685, 790]
	  ZOrder		  -10
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    73
	    $ClassName		    "Simulink.Mask"
	    Type		    "of_detect_bus"
	    Initialization	    "of_detect_bus_init(gcb, ...\n    'nStreams', nStreams, ...\n    'bit_width', bit_width);"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		74
		Type			"edit"
		Name			"nStreams"
		Prompt			"Number of Streams"
		Value			"8"
	      }
	      Object {
		$ObjectID		75
		Type			"edit"
		Name			"bit_width"
		Prompt			"Bit Width"
		Value			"8"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "of_detect_bus"
	    Location		    [550, 143, 955, 799]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "s0"
	      SID		      "129"
	      Position		      [45, 33, 75, 47]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "s1"
	      SID		      "130"
	      Position		      [45, 118, 75, 132]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "s2"
	      SID		      "131"
	      Position		      [45, 203, 75, 217]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "s3"
	      SID		      "132"
	      Position		      [45, 288, 75, 302]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "s4"
	      SID		      "133"
	      Position		      [45, 58, 75, 72]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "s5"
	      SID		      "134"
	      Position		      [45, 143, 75, 157]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "s6"
	      SID		      "135"
	      Position		      [45, 228, 75, 242]
	      ZOrder		      -7
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "s7"
	      SID		      "136"
	      Position		      [45, 313, 75, 327]
	      ZOrder		      -8
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Add"
	      SID		      "137"
	      Ports		      [4, 1]
	      Position		      [235, 113, 265, 147]
	      ZOrder		      -9
	      Inputs		      "++++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "of1"
	      SID		      "138"
	      Ports		      [2, 1]
	      Position		      [105, 110, 145, 165]
	      ZOrder		      -10
	      SourceBlock	      "casper_library_misc/of1"
	      SourceType	      "of"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bit_num		      "0"
	      n_adc_bits	      "8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "of2"
	      SID		      "139"
	      Ports		      [2, 1]
	      Position		      [105, 195, 145, 250]
	      ZOrder		      -11
	      SourceBlock	      "casper_library_misc/of1"
	      SourceType	      "of"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bit_num		      "0"
	      n_adc_bits	      "8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "of3"
	      SID		      "140"
	      Ports		      [2, 1]
	      Position		      [105, 280, 145, 335]
	      ZOrder		      -12
	      SourceBlock	      "casper_library_misc/of1"
	      SourceType	      "of"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bit_num		      "0"
	      n_adc_bits	      "8"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "overflow"
	      SID		      "141"
	      Position		      [285, 118, 315, 132]
	      ZOrder		      -13
	      IconDisplay	      "Port number"
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DACs"
      SID		      "142"
      Ports		      []
      Position		      [20, 778, 79, 826]
      ZOrder		      -3
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"DACs"
	Location		[398, 275, 1242, 1203]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "dac_mkid"
	  SID			  "143"
	  Tag			  "xps:dac_mkid"
	  Ports			  [9]
	  Position		  [45, 21, 165, 319]
	  ZOrder		  -1
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    76
	    $ClassName		    "Simulink.Mask"
	    Type		    "MKID DAC Interface Block"
	    Description		    "Interface block for the MKID 16-bits DAC board (2xDAC5681)"
	    Initialization	    "dac_mkid_mask;"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      3
	      Object {
		$ObjectID		77
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "0"
		  Cell			  "1"
		  PropName		  "TypeOptions"
		}
		Name			"dac_brd"
		Prompt			"DAC board"
		Value			"0"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		78
		Type			"edit"
		Name			"dac_clk_rate"
		Prompt			"DAC external clock rate (MHz)"
		Value			"512"
	      }
	      Object {
		$ObjectID		79
		Type			"edit"
		Name			"sample_period"
		Prompt			"Sample period "
		Value			"1"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "dac_mkid"
	    Location		    [12, 45, 1471, 921]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "126"
	    Block {
	      BlockType		      Inport
	      Name		      "data_i0"
	      SID		      "143:1"
	      Position		      [30, 102, 60, 118]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_i1"
	      SID		      "143:2"
	      Position		      [30, 162, 60, 178]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_q0"
	      SID		      "143:3"
	      Position		      [720, 102, 750, 118]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_q1"
	      SID		      "143:4"
	      Position		      [720, 162, 750, 178]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_i"
	      SID		      "143:5"
	      Position		      [100, 392, 130, 408]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_q"
	      SID		      "143:6"
	      Position		      [100, 457, 130, 473]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sdenb"
	      SID		      "143:7"
	      Position		      [815, 382, 845, 398]
	      ZOrder		      -7
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "config10Data"
	      SID		      "143:8"
	      Position		      [815, 332, 845, 348]
	      ZOrder		      -8
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      SID		      "143:9"
	      Position		      [835, 602, 865, 618]
	      ZOrder		      -9
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "143:10"
	      Ports		      [1, 1]
	      Position		      [125, 97, 170, 123]
	      ZOrder		      -10
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "143:11"
	      Ports		      [1, 1]
	      Position		      [125, 157, 170, 183]
	      ZOrder		      -11
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "143:12"
	      Ports		      [1, 1]
	      Position		      [815, 97, 860, 123]
	      ZOrder		      -12
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      SID		      "143:13"
	      Ports		      [1, 1]
	      Position		      [815, 157, 860, 183]
	      ZOrder		      -13
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "143:14"
	      Ports		      [1, 1]
	      Position		      [895, 597, 940, 623]
	      ZOrder		      -14
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51"
	      " 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      SID		      "143:15"
	      Ports		      [2, 3]
	      Position		      [915, 318, 1000, 402]
	      ZOrder		      -15
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[384, 60, 1186, 743]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pDataIn"
		  SID			  "143:16"
		  Position		  [30, 68, 60, 82]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "start"
		  SID			  "143:17"
		  Position		  [15, 158, 45, 172]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "143:18"
		  Ports			  [3, 1]
		  Position		  [345, 44, 385, 106]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "3"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,62,3,1,white,blue,0,97cf21e1,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',3,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  SID			  "143:19"
		  Ports			  [0, 1]
		  Position		  [270, 82, 325, 108]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "0"
		  n_bits		  "4"
		  bin_pt		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,72d575a1,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  SID			  "143:20"
		  Ports			  [0, 1]
		  Position		  [270, 22, 325, 48]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "2^1+2^3+2^5"
		  n_bits		  "9"
		  bin_pt		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,c839d4ab,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'42');\nfprintf('','COMMENT: end "
		  "icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant8"
		  SID			  "143:21"
		  Ports			  [0, 1]
		  Position		  [350, 287, 405, 313]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "2^17-1"
		  n_bits		  "17"
		  bin_pt		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "392,325,414,344"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,1730c2ef,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'131071');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  SID			  "143:22"
		  Ports			  [2, 1]
		  Position		  [215, 200, 260, 235]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "2048"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "7"
		  bin_pt		  "0"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  use_rpm		  "off"
		  implementation	  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "461,275,348,618"
		  block_type		  "counter"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,35,2,1,white,blue,0,46c73e85,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 35 35 ],[0.77 0.82 0.91]);"
		  "\npatch([13 7 15 7 13 22 25 28 38 30 23 18 26 18 23 30 38 28 25 22 13 ],[4 10 18 26 32 32 29 32 32 24 31 26 18 10 "
		  "5 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 35 35 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_labe"
		  "l('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "143:23"
		  Ports			  [1, 1]
		  Position		  [570, 209, 605, 241]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "15"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,32,1,1,white,blue,0,dcf2a881,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-15}','texmode','on');\nfprintf('','COMMENT:"
		  " end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "143:24"
		  Ports			  [1, 1]
		  Position		  [625, 209, 660, 241]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "15"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,32,1,1,white,blue,0,dcf2a881,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-15}','texmode','on');\nfprintf('','COMMENT:"
		  " end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  SID			  "143:25"
		  Ports			  [1, 1]
		  Position		  [520, 209, 555, 241]
		  ZOrder		  -10
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "15"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,32,1,1,white,blue,0,dcf2a881,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-15}','texmode','on');\nfprintf('','COMMENT:"
		  " end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "143:26"
		  Ports			  [1, 1]
		  Position		  [560, 306, 595, 334]
		  ZOrder		  -11
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,28,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "143:27"
		  Ports			  [1, 1]
		  Position		  [310, 213, 355, 227]
		  ZOrder		  -12
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "7"
		  boolean_output	  "on"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "258,52,460,380"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,14,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "parallel_to_serial_converter"
		  SID			  "143:28"
		  Ports			  [3, 1]
		  Position		  [455, 132, 510, 198]
		  ZOrder		  -13
		  UserDataPersistent	  on
		  UserData		  "DataTag33"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    80
		    $ClassName		    "Simulink.Mask"
		    Type		    "parallel_to_serial_converter"
		    Description		    "This block takes as input a parallel bus of specified width. \nWhen the load signal 'ld' is as"
		    "serted, this data is broken into \npieces of width specified by the serial output width and \nstored into differ"
		    "ent registers chained to form a shift register.\nIf the 'shift' input is subsequently asserted, the shift regist"
		    "er\nreturns as output a new piece of data of width sout_width.  This data\nis the next least significant piece o"
		    "f the original bus.  The converter\nserializes SMALL ENDIAN.\n\nNote that the load operation automatically loads"
		    " the least significant\nbits into the register closest to the output, so the first 'shift' \nassertion changes t"
		    "he data output from bits [sout_width-1:0] to\nbits [2*sout_width-1:sout_width]."
		    Initialization	    "parallel_to_serial_converter_init(gcb, ...\n    'pin_width', pin_width, ...\n    'sout_width"
		    "', sout_width);"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    2
		    Object {
		    $ObjectID		    81
		    Type		    "edit"
		    Name		    "pin_width"
		    Prompt		    "Parallel Input Width"
		    Value		    "17"
		    }
		    Object {
		    $ObjectID		    82
		    Type		    "edit"
		    Name		    "sout_width"
		    Prompt		    "Serial Output Width"
		    Value		    "1"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "parallel_to_serial_converter"
		    Location		    [12, 45, 1336, 899]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "pin"
		    SID			    "143:29"
		    Position		    [25, 243, 55, 257]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ld"
		    SID			    "143:30"
		    Position		    [25, 28, 55, 42]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    SID			    "143:31"
		    Position		    [25, 198, 55, 212]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "143:99"
		    Ports		    [2, 1]
		    Position		    [90, 157, 115, 188]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,261"
		    block_type		    "logical"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "25,31,2,1,white,blue,0,f4a65842,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode'"
		    ",'on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "filler"
		    SID			    "143:100"
		    Ports		    [0, 1]
		    Position		    [120, 32, 175, 58]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "0"
		    n_bits		    "sout_width"
		    bin_pt		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,400,346"
		    block_type		    "constant"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,72d575a1,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMM"
		    "ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit1"
		    SID			    "143:101"
		    Ports		    [4, 1]
		    Position		    [220, 26, 280, 74]
		    ZOrder		    -6
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit2"
		    SID			    "143:102"
		    Ports		    [4, 1]
		    Position		    [420, 26, 480, 74]
		    ZOrder		    -7
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "16"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit3"
		    SID			    "143:103"
		    Ports		    [4, 1]
		    Position		    [620, 26, 680, 74]
		    ZOrder		    -8
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "32"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit4"
		    SID			    "143:104"
		    Ports		    [4, 1]
		    Position		    [820, 26, 880, 74]
		    ZOrder		    -9
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "48"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit5"
		    SID			    "143:105"
		    Ports		    [4, 1]
		    Position		    [1020, 26, 1080, 74]
		    ZOrder		    -10
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "64"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit6"
		    SID			    "143:106"
		    Ports		    [4, 1]
		    Position		    [1220, 26, 1280, 74]
		    ZOrder		    -11
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "80"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit7"
		    SID			    "143:107"
		    Ports		    [4, 1]
		    Position		    [1420, 26, 1480, 74]
		    ZOrder		    -12
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "96"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit8"
		    SID			    "143:108"
		    Ports		    [4, 1]
		    Position		    [1620, 26, 1680, 74]
		    ZOrder		    -13
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "112"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sout"
		    SID			    "143:42"
		    Position		    [1820, 26, 1880, 74]
		    ZOrder		    -14
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "ld"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    1
		    }
		    Branch {
		    Labels		    [1, 0]
		    DstBlock		    "shifter_unit8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "filler"
		    SrcPort		    1
		    DstBlock		    "shifter_unit1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "shifter_unit1"
		    SrcPort		    1
		    DstBlock		    "shifter_unit2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit2"
		    SrcPort		    1
		    DstBlock		    "shifter_unit3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit3"
		    SrcPort		    1
		    DstBlock		    "shifter_unit4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit4"
		    SrcPort		    1
		    DstBlock		    "shifter_unit5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit5"
		    SrcPort		    1
		    DstBlock		    "shifter_unit6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit6"
		    SrcPort		    1
		    DstBlock		    "shifter_unit7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit7"
		    SrcPort		    1
		    DstBlock		    "shifter_unit8"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit8"
		    SrcPort		    1
		    DstBlock		    "sout"
		    DstPort		    1
		    }
		    Annotation {
		    SID			    "143:43"
		    Position		    [747, 444]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "parallel_to_serial_converter1"
		  SID			  "143:44"
		  Ports			  [3, 1]
		  Position		  [455, 287, 510, 353]
		  ZOrder		  -14
		  UserDataPersistent	  on
		  UserData		  "DataTag34"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    83
		    $ClassName		    "Simulink.Mask"
		    Type		    "parallel_to_serial_converter"
		    Description		    "This block takes as input a parallel bus of specified width. \nWhen the load signal 'ld' is as"
		    "serted, this data is broken into \npieces of width specified by the serial output width and \nstored into differ"
		    "ent registers chained to form a shift register.\nIf the 'shift' input is subsequently asserted, the shift regist"
		    "er\nreturns as output a new piece of data of width sout_width.  This data\nis the next least significant piece o"
		    "f the original bus.  The converter\nserializes SMALL ENDIAN.\n\nNote that the load operation automatically loads"
		    " the least significant\nbits into the register closest to the output, so the first 'shift' \nassertion changes t"
		    "he data output from bits [sout_width-1:0] to\nbits [2*sout_width-1:sout_width]."
		    Initialization	    "parallel_to_serial_converter_init(gcb, ...\n    'pin_width', pin_width, ...\n    'sout_width"
		    "', sout_width);"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    2
		    Object {
		    $ObjectID		    84
		    Type		    "edit"
		    Name		    "pin_width"
		    Prompt		    "Parallel Input Width"
		    Value		    "17"
		    }
		    Object {
		    $ObjectID		    85
		    Type		    "edit"
		    Name		    "sout_width"
		    Prompt		    "Serial Output Width"
		    Value		    "1"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "parallel_to_serial_converter1"
		    Location		    [12, 45, 1336, 899]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "pin"
		    SID			    "143:45"
		    Position		    [25, 243, 55, 257]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ld"
		    SID			    "143:46"
		    Position		    [25, 28, 55, 42]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    SID			    "143:47"
		    Position		    [25, 198, 55, 212]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "143:109"
		    Ports		    [2, 1]
		    Position		    [90, 157, 115, 188]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,261"
		    block_type		    "logical"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "25,31,2,1,white,blue,0,f4a65842,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode'"
		    ",'on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "filler"
		    SID			    "143:110"
		    Ports		    [0, 1]
		    Position		    [120, 32, 175, 58]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "0"
		    n_bits		    "sout_width"
		    bin_pt		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,400,346"
		    block_type		    "constant"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,72d575a1,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMM"
		    "ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit1"
		    SID			    "143:111"
		    Ports		    [4, 1]
		    Position		    [220, 26, 280, 74]
		    ZOrder		    -6
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit2"
		    SID			    "143:112"
		    Ports		    [4, 1]
		    Position		    [420, 26, 480, 74]
		    ZOrder		    -7
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "16"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit3"
		    SID			    "143:113"
		    Ports		    [4, 1]
		    Position		    [620, 26, 680, 74]
		    ZOrder		    -8
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "32"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit4"
		    SID			    "143:114"
		    Ports		    [4, 1]
		    Position		    [820, 26, 880, 74]
		    ZOrder		    -9
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "48"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit5"
		    SID			    "143:115"
		    Ports		    [4, 1]
		    Position		    [1020, 26, 1080, 74]
		    ZOrder		    -10
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "64"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit6"
		    SID			    "143:116"
		    Ports		    [4, 1]
		    Position		    [1220, 26, 1280, 74]
		    ZOrder		    -11
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "80"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit7"
		    SID			    "143:117"
		    Ports		    [4, 1]
		    Position		    [1420, 26, 1480, 74]
		    ZOrder		    -12
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "96"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit8"
		    SID			    "143:118"
		    Ports		    [4, 1]
		    Position		    [1620, 26, 1680, 74]
		    ZOrder		    -13
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "16"
		    pin_offset		    "112"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sout"
		    SID			    "143:58"
		    Position		    [1820, 26, 1880, 74]
		    ZOrder		    -14
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "shifter_unit8"
		    SrcPort		    1
		    DstBlock		    "sout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shifter_unit7"
		    SrcPort		    1
		    DstBlock		    "shifter_unit8"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit6"
		    SrcPort		    1
		    DstBlock		    "shifter_unit7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit5"
		    SrcPort		    1
		    DstBlock		    "shifter_unit6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit4"
		    SrcPort		    1
		    DstBlock		    "shifter_unit5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit3"
		    SrcPort		    1
		    DstBlock		    "shifter_unit4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit2"
		    SrcPort		    1
		    DstBlock		    "shifter_unit3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit1"
		    SrcPort		    1
		    DstBlock		    "shifter_unit2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "pin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "filler"
		    SrcPort		    1
		    DstBlock		    "shifter_unit1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ld"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Labels		    [1, 0]
		    DstBlock		    "shifter_unit8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    SID			    "143:59"
		    Position		    [747, 444]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge1"
		  SID			  "143:60"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [280, 156, 315, 174]
		  ZOrder		  -15
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    86
		    $ClassName		    "Simulink.Mask"
		    Type		    "posedge"
		    Description		    "Outputs true if a boolean input signal is true this clock and was false last clock."
		    Help		    "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\htmlblocks\\sp_posedge\\sp_posedge.html''])')"
		  }
		  System {
		    Name		    "posedge1"
		    Location		    [12, 45, 1072, 930]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "143:61"
		    Position		    [25, 43, 55, 57]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "143:119"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    ZOrder		    -2
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,fc531c0e,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    SID			    "143:120"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    ZOrder		    -3
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's complement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "inv"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "50,34,1,1,white,blue,0,1ab4a85f,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 "
		    "29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon"
		    " text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "143:62"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "60,87,1,1,white,blue,0,087b5522,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode"
		    "','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "143:65"
		    Position		    [305, 63, 335, 77]
		    ZOrder		    -5
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge2"
		  SID			  "143:66"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [375, 176, 410, 194]
		  ZOrder		  -16
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    87
		    $ClassName		    "Simulink.Mask"
		    Type		    "posedge"
		    Description		    "Outputs true if a boolean input signal is true this clock and was false last clock."
		    Help		    "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\htmlblocks\\sp_posedge\\sp_posedge.html''])')"
		  }
		  System {
		    Name		    "posedge2"
		    Location		    [12, 45, 1072, 930]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "143:67"
		    Position		    [25, 43, 55, 57]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "143:121"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    ZOrder		    -2
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,fc531c0e,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    SID			    "143:122"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    ZOrder		    -3
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's complement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "inv"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "50,34,1,1,white,blue,0,1ab4a85f,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 "
		    "29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon"
		    " text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "143:68"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "60,87,1,1,white,blue,0,087b5522,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode"
		    "','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "143:71"
		    Position		    [305, 63, 335, 77]
		    ZOrder		    -5
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge3"
		  SID			  "143:72"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [140, 191, 175, 209]
		  ZOrder		  -17
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    88
		    $ClassName		    "Simulink.Mask"
		    Type		    "posedge"
		    Description		    "Outputs true if a boolean input signal is true this clock and was false last clock."
		    Help		    "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\htmlblocks\\sp_posedge\\sp_posedge.html''])')"
		  }
		  System {
		    Name		    "posedge3"
		    Location		    [12, 45, 1072, 930]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "143:73"
		    Position		    [25, 43, 55, 57]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "143:123"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    ZOrder		    -2
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,fc531c0e,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    SID			    "143:124"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    ZOrder		    -3
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's complement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "inv"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "50,34,1,1,white,blue,0,1ab4a85f,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 "
		    "29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon"
		    " text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "143:74"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "60,87,1,1,white,blue,0,087b5522,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode"
		    "','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "143:77"
		    Position		    [305, 63, 335, 77]
		    ZOrder		    -5
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sDataOut"
		  SID			  "143:78"
		  Position		  [665, 158, 695, 172]
		  ZOrder		  -18
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "enableOut"
		  SID			  "143:79"
		  Position		  [650, 313, 680, 327]
		  ZOrder		  -19
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sclk"
		  SID			  "143:80"
		  Position		  [690, 218, 720, 232]
		  ZOrder		  -20
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "posedge1"
		  SrcPort		  1
		  Points		  [90, 0]
		  Branch {
		    Points		    [25, 0; 0, 155]
		    DstBlock		    "parallel_to_serial_converter1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "parallel_to_serial_converter"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [20, 0; 0, 70]
		  DstBlock		  "parallel_to_serial_converter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "posedge2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [145, 0]
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "posedge2"
		  SrcPort		  1
		  Points		  [-5, 0]
		  Branch {
		    Points		    [15, 0; 0, 155]
		    DstBlock		    "parallel_to_serial_converter1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "parallel_to_serial_converter"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Constant8"
		  SrcPort		  1
		  DstBlock		  "parallel_to_serial_converter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "parallel_to_serial_converter1"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "start"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "posedge1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 35; 5, 0]
		    Branch {
		    DstBlock		    "posedge3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "pDataIn"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "parallel_to_serial_converter"
		  SrcPort		  1
		  DstBlock		  "sDataOut"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "sclk"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "enableOut"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge3"
		  SrcPort		  1
		  Points		  [10, 0; 0, 10]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_not_reset"
	      SID		      "143:125"
	      Ports		      [1, 1]
	      Position		      [975, 595, 1020, 625]
	      ZOrder		      -16
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_not_sdenb_i"
	      SID		      "143:126"
	      Ports		      [1, 1]
	      Position		      [1070, 430, 1115, 460]
	      ZOrder		      -17
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_not_sdenb_q"
	      SID		      "143:81"
	      Ports		      [1, 1]
	      Position		      [1070, 495, 1115, 525]
	      ZOrder		      -18
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_sclk"
	      SID		      "143:82"
	      Ports		      [1, 1]
	      Position		      [1075, 375, 1120, 405]
	      ZOrder		      -19
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_sdi"
	      SID		      "143:83"
	      Ports		      [1, 1]
	      Position		      [1075, 315, 1120, 345]
	      ZOrder		      -20
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_sync_i"
	      SID		      "143:84"
	      Ports		      [1, 1]
	      Position		      [220, 385, 265, 415]
	      ZOrder		      -21
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_sync_q"
	      SID		      "143:85"
	      Ports		      [1, 1]
	      Position		      [220, 450, 265, 480]
	      ZOrder		      -22
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_dac_data_i0"
	      SID		      "143:86"
	      Ports		      [1, 1]
	      Position		      [250, 100, 310, 120]
	      ZOrder		      -23
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "1158,308,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_dac_data_i1"
	      SID		      "143:87"
	      Ports		      [1, 1]
	      Position		      [250, 160, 310, 180]
	      ZOrder		      -24
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_dac_data_q0"
	      SID		      "143:88"
	      Ports		      [1, 1]
	      Position		      [940, 100, 1000, 120]
	      ZOrder		      -25
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "1158,308,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_dac_data_q1"
	      SID		      "143:89"
	      Ports		      [1, 1]
	      Position		      [940, 160, 1000, 180]
	      ZOrder		      -26
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_dac_sync_i"
	      SID		      "143:90"
	      Ports		      [1, 1]
	      Position		      [365, 390, 425, 410]
	      ZOrder		      -27
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_dac_sync_q"
	      SID		      "143:91"
	      Ports		      [1, 1]
	      Position		      [365, 455, 425, 475]
	      ZOrder		      -28
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_not_reset"
	      SID		      "143:92"
	      Ports		      [1, 1]
	      Position		      [1100, 600, 1160, 620]
	      ZOrder		      -29
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_not_sdenb_i"
	      SID		      "143:93"
	      Ports		      [1, 1]
	      Position		      [1210, 435, 1270, 455]
	      ZOrder		      -30
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_not_sdenb_q"
	      SID		      "143:94"
	      Ports		      [1, 1]
	      Position		      [1210, 500, 1270, 520]
	      ZOrder		      -31
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_sclk"
	      SID		      "143:95"
	      Ports		      [1, 1]
	      Position		      [1170, 380, 1230, 400]
	      ZOrder		      -32
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_sdi"
	      SID		      "143:96"
	      Ports		      [1, 1]
	      Position		      [1170, 320, 1230, 340]
	      ZOrder		      -33
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Line {
	      SrcBlock		      "sync_i"
	      SrcPort		      1
	      DstBlock		      "convert_sync_i"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_sync_i"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_dac_sync_i"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_q"
	      SrcPort		      1
	      DstBlock		      "convert_sync_q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_sync_q"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_dac_sync_q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_i0"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_dac_data_i0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_i1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_dac_data_i1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_q0"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_dac_data_q0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_q1"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_dac_data_q1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_not_sdenb_i"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_not_sdenb_i"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_not_sdenb_q"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_not_sdenb_q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_sdi"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_sdi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_sclk"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_sclk"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "config10Data"
	      SrcPort		      1
	      DstBlock		      "Subsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      DstBlock		      "convert_sdi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      DstBlock		      "convert_sclk"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      Points		      [50, 0; 0, 85]
	      Branch {
		DstBlock		"convert_not_sdenb_i"
		DstPort			1
	      }
	      Branch {
		DstBlock		"convert_not_sdenb_q"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sdenb"
	      SrcPort		      1
	      Points		      [25, 0; 0, -10]
	      DstBlock		      "Subsystem"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "convert_not_reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_not_reset"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_not_reset"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dac_mkid_4x"
	  SID			  "144"
	  Tag			  "xps:dac_mkid_4x"
	  Ports			  [13]
	  Position		  [260, 12, 430, 418]
	  ZOrder		  -2
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    89
	    $ClassName		    "Simulink.Mask"
	    Initialization	    "dac_mkid_4x_mask;"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      3
	      Object {
		$ObjectID		90
		Type			"popup"
		Array {
		  Type			  "Cell"
		  Dimension		  2
		  Cell			  "0"
		  Cell			  "1"
		  PropName		  "TypeOptions"
		}
		Name			"dac_brd"
		Prompt			"DAC board"
		Value			"0"
		Tunable			"off"
	      }
	      Object {
		$ObjectID		91
		Type			"edit"
		Name			"dac_clk_rate"
		Prompt			"DAC external clock rate (MHz)"
		Value			"540"
	      }
	      Object {
		$ObjectID		92
		Type			"edit"
		Name			"sample_period"
		Prompt			"Sample period "
		Value			"1"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "dac_mkid_4x"
	    Location		    [12, 45, 1459, 921]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "137"
	    Block {
	      BlockType		      Inport
	      Name		      "data_i0"
	      SID		      "144:1"
	      Position		      [220, 37, 250, 53]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_i1"
	      SID		      "144:2"
	      Position		      [225, 97, 255, 113]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_i2"
	      SID		      "144:3"
	      Position		      [225, 172, 255, 188]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_i3"
	      SID		      "144:4"
	      Position		      [225, 237, 255, 253]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_q0"
	      SID		      "144:5"
	      Position		      [225, 302, 255, 318]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_q1"
	      SID		      "144:6"
	      Position		      [225, 367, 255, 383]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_q2"
	      SID		      "144:7"
	      Position		      [225, 432, 255, 448]
	      ZOrder		      -7
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_q3"
	      SID		      "144:8"
	      Position		      [225, 497, 255, 513]
	      ZOrder		      -8
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_i"
	      SID		      "144:9"
	      Position		      [235, 592, 265, 608]
	      ZOrder		      -9
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_q"
	      SID		      "144:10"
	      Position		      [235, 647, 265, 663]
	      ZOrder		      -10
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sdenb"
	      SID		      "144:11"
	      Position		      [760, 152, 790, 168]
	      ZOrder		      -11
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "config10Data"
	      SID		      "144:12"
	      Position		      [760, 102, 790, 118]
	      ZOrder		      -12
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      SID		      "144:13"
	      Position		      [780, 372, 810, 388]
	      ZOrder		      -13
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "144:14"
	      Ports		      [1, 1]
	      Position		      [330, 32, 375, 58]
	      ZOrder		      -14
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      SID		      "144:15"
	      Ports		      [1, 1]
	      Position		      [330, 92, 375, 118]
	      ZOrder		      -15
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      SID		      "144:16"
	      Ports		      [1, 1]
	      Position		      [330, 167, 375, 193]
	      ZOrder		      -16
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      SID		      "144:17"
	      Ports		      [1, 1]
	      Position		      [330, 232, 375, 258]
	      ZOrder		      -17
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      SID		      "144:18"
	      Ports		      [1, 1]
	      Position		      [330, 297, 375, 323]
	      ZOrder		      -18
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert5"
	      SID		      "144:19"
	      Ports		      [1, 1]
	      Position		      [335, 362, 380, 388]
	      ZOrder		      -19
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert6"
	      SID		      "144:20"
	      Ports		      [1, 1]
	      Position		      [335, 427, 380, 453]
	      ZOrder		      -20
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert7"
	      SID		      "144:21"
	      Ports		      [1, 1]
	      Position		      [335, 492, 380, 518]
	      ZOrder		      -21
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "16"
	      bin_pt		      "15"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "144:22"
	      Ports		      [1, 1]
	      Position		      [840, 367, 885, 393]
	      ZOrder		      -22
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 "
	      "0.91]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51"
	      " 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: en"
	      "d icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Subsystem"
	      SID		      "144:23"
	      Ports		      [2, 3]
	      Position		      [860, 88, 945, 172]
	      ZOrder		      -23
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"Subsystem"
		Location		[508, 64, 1310, 747]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pDataIn"
		  SID			  "144:24"
		  Position		  [30, 68, 60, 82]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "start"
		  SID			  "144:25"
		  Position		  [15, 158, 45, 172]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "144:26"
		  Ports			  [3, 1]
		  Position		  [345, 44, 385, 106]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "3"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,62,3,1,white,blue,0,97cf21e1,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);"
		  "\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 45 30 15 "
		  "6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_labe"
		  "l('input',3,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  SID			  "144:27"
		  Ports			  [0, 1]
		  Position		  [270, 82, 325, 108]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "0"
		  n_bits		  "4"
		  bin_pt		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,72d575a1,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end i"
		  "con text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  SID			  "144:28"
		  Ports			  [0, 1]
		  Position		  [270, 22, 325, 48]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "2^1+2^3+2^5"
		  n_bits		  "9"
		  bin_pt		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,c839d4ab,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'42');\nfprintf('','COMMENT: end "
		  "icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant8"
		  SID			  "144:29"
		  Ports			  [0, 1]
		  Position		  [350, 287, 405, 313]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "2^17-1"
		  n_bits		  "17"
		  bin_pt		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "392,325,414,344"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "55,26,0,1,white,blue,0,1730c2ef,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);"
		  "\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 "
		  "3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics')"
		  ";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'131071');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  SID			  "144:30"
		  Ports			  [2, 1]
		  Position		  [215, 200, 260, 235]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "2048"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "7"
		  bin_pt		  "0"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "off"
		  use_rpm		  "off"
		  implementation	  "Fabric"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "461,275,348,618"
		  block_type		  "counter"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,35,2,1,white,blue,0,46c73e85,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 35 35 ],[0.77 0.82 0.91]);"
		  "\npatch([13 7 15 7 13 22 25 28 38 30 23 18 26 18 23 30 38 28 25 22 13 ],[4 10 18 26 32 32 29 32 32 24 31 26 18 10 "
		  "5 12 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 35 35 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_labe"
		  "l('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "144:31"
		  Ports			  [1, 1]
		  Position		  [570, 209, 605, 241]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "15"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,32,1,1,white,blue,0,dcf2a881,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-15}','texmode','on');\nfprintf('','COMMENT:"
		  " end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "144:32"
		  Ports			  [1, 1]
		  Position		  [625, 209, 660, 241]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "15"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,32,1,1,white,blue,0,dcf2a881,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-15}','texmode','on');\nfprintf('','COMMENT:"
		  " end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  SID			  "144:33"
		  Ports			  [1, 1]
		  Position		  [520, 209, 555, 241]
		  ZOrder		  -10
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "15"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,32,1,1,white,blue,0,dcf2a881,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);"
		  "\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 28 16 "
		  "7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-15}','texmode','on');\nfprintf('','COMMENT:"
		  " end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "144:34"
		  Ports			  [1, 1]
		  Position		  [560, 306, 595, 334]
		  ZOrder		  -11
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,28,1,1,white,blue,0,1ab4a85f,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);"
		  "\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 29 16 "
		  "7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics"
		  "');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "144:35"
		  Ports			  [1, 1]
		  Position		  [310, 213, 355, 227]
		  ZOrder		  -12
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "7"
		  boolean_output	  "on"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "258,52,460,380"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,14,1,1,white,blue,0,b1026674,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);"
		  "\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 "
		  "4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics'"
		  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: "
		  "end icon text');\n"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "parallel_to_serial_converter"
		  SID			  "144:36"
		  Ports			  [3, 1]
		  Position		  [460, 136, 505, 194]
		  ZOrder		  -13
		  UserDataPersistent	  on
		  UserData		  "DataTag35"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    93
		    $ClassName		    "Simulink.Mask"
		    Type		    "parallel_to_serial_converter"
		    Description		    "This block takes as input a parallel bus of specified width. \nWhen the load signal 'ld' is as"
		    "serted, this data is broken into \npieces of width specified by the serial output width and \nstored into differ"
		    "ent registers chained to form a shift register.\nIf the 'shift' input is subsequently asserted, the shift regist"
		    "er\nreturns as output a new piece of data of width sout_width.  This data\nis the next least significant piece o"
		    "f the original bus.  The converter\nserializes SMALL ENDIAN.\n\nNote that the load operation automatically loads"
		    " the least significant\nbits into the register closest to the output, so the first 'shift' \nassertion changes t"
		    "he data output from bits [sout_width-1:0] to\nbits [2*sout_width-1:sout_width]."
		    Initialization	    "parallel_to_serial_converter_init(gcb, ...\n    'pin_width', pin_width, ...\n    'sout_width"
		    "', sout_width);"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    2
		    Object {
		    $ObjectID		    94
		    Type		    "edit"
		    Name		    "pin_width"
		    Prompt		    "Parallel Input Width"
		    Value		    "17"
		    }
		    Object {
		    $ObjectID		    95
		    Type		    "edit"
		    Name		    "sout_width"
		    Prompt		    "Serial Output Width"
		    Value		    "1"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "parallel_to_serial_converter"
		    Location		    [12, 45, 1336, 899]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "pin"
		    SID			    "144:37"
		    Position		    [25, 243, 55, 257]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ld"
		    SID			    "144:38"
		    Position		    [25, 28, 55, 42]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    SID			    "144:39"
		    Position		    [25, 198, 55, 212]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "144:40"
		    Ports		    [2, 1]
		    Position		    [90, 157, 115, 188]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,261"
		    block_type		    "logical"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "25,31,2,1,white,blue,0,f4a65842,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode'"
		    ",'on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "filler"
		    SID			    "144:41"
		    Ports		    [0, 1]
		    Position		    [120, 32, 175, 58]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "0"
		    n_bits		    "sout_width"
		    bin_pt		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,400,346"
		    block_type		    "constant"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,72d575a1,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMM"
		    "ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit1"
		    SID			    "144:42"
		    Ports		    [4, 1]
		    Position		    [220, 26, 280, 74]
		    ZOrder		    -6
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit10"
		    SID			    "144:43"
		    Ports		    [4, 1]
		    Position		    [2020, 26, 2080, 74]
		    ZOrder		    -7
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "9"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit11"
		    SID			    "144:44"
		    Ports		    [4, 1]
		    Position		    [2220, 26, 2280, 74]
		    ZOrder		    -8
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "10"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit12"
		    SID			    "144:45"
		    Ports		    [4, 1]
		    Position		    [2420, 26, 2480, 74]
		    ZOrder		    -9
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "11"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit13"
		    SID			    "144:46"
		    Ports		    [4, 1]
		    Position		    [2620, 26, 2680, 74]
		    ZOrder		    -10
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "12"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit14"
		    SID			    "144:47"
		    Ports		    [4, 1]
		    Position		    [2820, 26, 2880, 74]
		    ZOrder		    -11
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "13"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit15"
		    SID			    "144:48"
		    Ports		    [4, 1]
		    Position		    [3020, 26, 3080, 74]
		    ZOrder		    -12
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit16"
		    SID			    "144:49"
		    Ports		    [4, 1]
		    Position		    [3220, 26, 3280, 74]
		    ZOrder		    -13
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "15"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit17"
		    SID			    "144:50"
		    Ports		    [4, 1]
		    Position		    [3420, 26, 3480, 74]
		    ZOrder		    -14
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "16"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit2"
		    SID			    "144:51"
		    Ports		    [4, 1]
		    Position		    [420, 26, 480, 74]
		    ZOrder		    -15
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit3"
		    SID			    "144:52"
		    Ports		    [4, 1]
		    Position		    [620, 26, 680, 74]
		    ZOrder		    -16
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit4"
		    SID			    "144:53"
		    Ports		    [4, 1]
		    Position		    [820, 26, 880, 74]
		    ZOrder		    -17
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit5"
		    SID			    "144:54"
		    Ports		    [4, 1]
		    Position		    [1020, 26, 1080, 74]
		    ZOrder		    -18
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "4"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit6"
		    SID			    "144:55"
		    Ports		    [4, 1]
		    Position		    [1220, 26, 1280, 74]
		    ZOrder		    -19
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "5"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit7"
		    SID			    "144:56"
		    Ports		    [4, 1]
		    Position		    [1420, 26, 1480, 74]
		    ZOrder		    -20
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "6"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit8"
		    SID			    "144:57"
		    Ports		    [4, 1]
		    Position		    [1620, 26, 1680, 74]
		    ZOrder		    -21
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "7"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit9"
		    SID			    "144:58"
		    Ports		    [4, 1]
		    Position		    [1820, 26, 1880, 74]
		    ZOrder		    -22
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sout"
		    SID			    "144:59"
		    Position		    [3620, 26, 3680, 74]
		    ZOrder		    -23
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "shifter_unit17"
		    SrcPort		    1
		    DstBlock		    "sout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shifter_unit16"
		    SrcPort		    1
		    DstBlock		    "shifter_unit17"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit15"
		    SrcPort		    1
		    DstBlock		    "shifter_unit16"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit14"
		    SrcPort		    1
		    DstBlock		    "shifter_unit15"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit13"
		    SrcPort		    1
		    DstBlock		    "shifter_unit14"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit12"
		    SrcPort		    1
		    DstBlock		    "shifter_unit13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit11"
		    SrcPort		    1
		    DstBlock		    "shifter_unit12"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit10"
		    SrcPort		    1
		    DstBlock		    "shifter_unit11"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit9"
		    SrcPort		    1
		    DstBlock		    "shifter_unit10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit8"
		    SrcPort		    1
		    DstBlock		    "shifter_unit9"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit7"
		    SrcPort		    1
		    DstBlock		    "shifter_unit8"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit6"
		    SrcPort		    1
		    DstBlock		    "shifter_unit7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit5"
		    SrcPort		    1
		    DstBlock		    "shifter_unit6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit4"
		    SrcPort		    1
		    DstBlock		    "shifter_unit5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit3"
		    SrcPort		    1
		    DstBlock		    "shifter_unit4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit2"
		    SrcPort		    1
		    DstBlock		    "shifter_unit3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit1"
		    SrcPort		    1
		    DstBlock		    "shifter_unit2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit17"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit16"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit15"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit14"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit13"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit12"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit11"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit10"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit9"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "pin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit17"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit16"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit15"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit14"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit13"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit12"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit11"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit10"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit9"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "filler"
		    SrcPort		    1
		    DstBlock		    "shifter_unit1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ld"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit17"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit15"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit13"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    SID			    "144:60"
		    Position		    [747, 444]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "parallel_to_serial_converter1"
		  SID			  "144:61"
		  Ports			  [3, 1]
		  Position		  [455, 283, 505, 347]
		  ZOrder		  -14
		  UserDataPersistent	  on
		  UserData		  "DataTag36"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    96
		    $ClassName		    "Simulink.Mask"
		    Type		    "parallel_to_serial_converter"
		    Description		    "This block takes as input a parallel bus of specified width. \nWhen the load signal 'ld' is as"
		    "serted, this data is broken into \npieces of width specified by the serial output width and \nstored into differ"
		    "ent registers chained to form a shift register.\nIf the 'shift' input is subsequently asserted, the shift regist"
		    "er\nreturns as output a new piece of data of width sout_width.  This data\nis the next least significant piece o"
		    "f the original bus.  The converter\nserializes SMALL ENDIAN.\n\nNote that the load operation automatically loads"
		    " the least significant\nbits into the register closest to the output, so the first 'shift' \nassertion changes t"
		    "he data output from bits [sout_width-1:0] to\nbits [2*sout_width-1:sout_width]."
		    Initialization	    "parallel_to_serial_converter_init(gcb, ...\n    'pin_width', pin_width, ...\n    'sout_width"
		    "', sout_width);"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    2
		    Object {
		    $ObjectID		    97
		    Type		    "edit"
		    Name		    "pin_width"
		    Prompt		    "Parallel Input Width"
		    Value		    "17"
		    }
		    Object {
		    $ObjectID		    98
		    Type		    "edit"
		    Name		    "sout_width"
		    Prompt		    "Serial Output Width"
		    Value		    "1"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "parallel_to_serial_converter1"
		    Location		    [12, 45, 1336, 899]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "pin"
		    SID			    "144:62"
		    Position		    [25, 243, 55, 257]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ld"
		    SID			    "144:63"
		    Position		    [25, 28, 55, 42]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    SID			    "144:64"
		    Position		    [25, 198, 55, 212]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "144:129"
		    Ports		    [2, 1]
		    Position		    [90, 157, 115, 188]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,261"
		    block_type		    "logical"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "25,31,2,1,white,blue,0,f4a65842,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode'"
		    ",'on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "filler"
		    SID			    "144:65"
		    Ports		    [0, 1]
		    Position		    [120, 32, 175, 58]
		    ZOrder		    -5
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    arith_type		    "Unsigned"
		    const		    "0"
		    n_bits		    "sout_width"
		    bin_pt		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    "off"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,400,346"
		    block_type		    "constant"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "55,26,0,1,white,blue,0,72d575a1,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.9"
		    "1]);\npatch([20 16 22 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 19"
		    " 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon gr"
		    "aphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMM"
		    "ENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit1"
		    SID			    "144:66"
		    Ports		    [4, 1]
		    Position		    [220, 26, 280, 74]
		    ZOrder		    -6
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit10"
		    SID			    "144:67"
		    Ports		    [4, 1]
		    Position		    [2020, 26, 2080, 74]
		    ZOrder		    -7
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "9"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit11"
		    SID			    "144:68"
		    Ports		    [4, 1]
		    Position		    [2220, 26, 2280, 74]
		    ZOrder		    -8
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "10"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit12"
		    SID			    "144:69"
		    Ports		    [4, 1]
		    Position		    [2420, 26, 2480, 74]
		    ZOrder		    -9
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "11"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit13"
		    SID			    "144:70"
		    Ports		    [4, 1]
		    Position		    [2620, 26, 2680, 74]
		    ZOrder		    -10
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "12"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit14"
		    SID			    "144:71"
		    Ports		    [4, 1]
		    Position		    [2820, 26, 2880, 74]
		    ZOrder		    -11
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "13"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit15"
		    SID			    "144:72"
		    Ports		    [4, 1]
		    Position		    [3020, 26, 3080, 74]
		    ZOrder		    -12
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "14"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit16"
		    SID			    "144:73"
		    Ports		    [4, 1]
		    Position		    [3220, 26, 3280, 74]
		    ZOrder		    -13
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "15"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit17"
		    SID			    "144:74"
		    Ports		    [4, 1]
		    Position		    [3420, 26, 3480, 74]
		    ZOrder		    -14
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "16"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit2"
		    SID			    "144:75"
		    Ports		    [4, 1]
		    Position		    [420, 26, 480, 74]
		    ZOrder		    -15
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit3"
		    SID			    "144:76"
		    Ports		    [4, 1]
		    Position		    [620, 26, 680, 74]
		    ZOrder		    -16
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit4"
		    SID			    "144:77"
		    Ports		    [4, 1]
		    Position		    [820, 26, 880, 74]
		    ZOrder		    -17
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "3"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit5"
		    SID			    "144:78"
		    Ports		    [4, 1]
		    Position		    [1020, 26, 1080, 74]
		    ZOrder		    -18
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "4"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit6"
		    SID			    "144:79"
		    Ports		    [4, 1]
		    Position		    [1220, 26, 1280, 74]
		    ZOrder		    -19
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "5"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit7"
		    SID			    "144:80"
		    Ports		    [4, 1]
		    Position		    [1420, 26, 1480, 74]
		    ZOrder		    -20
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "6"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit8"
		    SID			    "144:81"
		    Ports		    [4, 1]
		    Position		    [1620, 26, 1680, 74]
		    ZOrder		    -21
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "7"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "shifter_unit9"
		    SID			    "144:82"
		    Ports		    [4, 1]
		    Position		    [1820, 26, 1880, 74]
		    ZOrder		    -22
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Flow_Control/shifter_unit"
		    SourceType		    "shifter_unit"
		    ShowPortLabels	    "FromPortIcon"
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData "off"
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    data_width		    "1"
		    pin_offset		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sout"
		    SID			    "144:84"
		    Position		    [3620, 26, 3680, 74]
		    ZOrder		    -23
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "shifter_unit17"
		    SrcPort		    1
		    DstBlock		    "sout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "shifter_unit16"
		    SrcPort		    1
		    DstBlock		    "shifter_unit17"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit15"
		    SrcPort		    1
		    DstBlock		    "shifter_unit16"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit14"
		    SrcPort		    1
		    DstBlock		    "shifter_unit15"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit13"
		    SrcPort		    1
		    DstBlock		    "shifter_unit14"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit12"
		    SrcPort		    1
		    DstBlock		    "shifter_unit13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit11"
		    SrcPort		    1
		    DstBlock		    "shifter_unit12"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit10"
		    SrcPort		    1
		    DstBlock		    "shifter_unit11"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit9"
		    SrcPort		    1
		    DstBlock		    "shifter_unit10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit8"
		    SrcPort		    1
		    DstBlock		    "shifter_unit9"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit7"
		    SrcPort		    1
		    DstBlock		    "shifter_unit8"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit6"
		    SrcPort		    1
		    DstBlock		    "shifter_unit7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit5"
		    SrcPort		    1
		    DstBlock		    "shifter_unit6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit4"
		    SrcPort		    1
		    DstBlock		    "shifter_unit5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit3"
		    SrcPort		    1
		    DstBlock		    "shifter_unit4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit2"
		    SrcPort		    1
		    DstBlock		    "shifter_unit3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shifter_unit1"
		    SrcPort		    1
		    DstBlock		    "shifter_unit2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit17"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit16"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit15"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit14"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit13"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit12"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit11"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit10"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit9"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "pin"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit17"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit16"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit15"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit14"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit13"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit12"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit11"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit10"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit9"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "filler"
		    SrcPort		    1
		    DstBlock		    "shifter_unit1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ld"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "shifter_unit17"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit15"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit13"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "shifter_unit1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    SID			    "144:85"
		    Position		    [747, 444]
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge1"
		  SID			  "144:86"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [255, 156, 290, 174]
		  ZOrder		  -15
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    99
		    $ClassName		    "Simulink.Mask"
		    Type		    "posedge"
		    Description		    "Outputs true if a boolean input signal is true this clock and was false last clock."
		    Help		    "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\htmlblocks\\sp_posedge\\sp_posedge.html''])')"
		  }
		  System {
		    Name		    "posedge1"
		    Location		    [12, 45, 1072, 930]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "144:87"
		    Position		    [25, 43, 55, 57]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "144:130"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    ZOrder		    -2
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,fc531c0e,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    SID			    "144:131"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    ZOrder		    -3
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's complement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "inv"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "50,34,1,1,white,blue,0,1ab4a85f,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 "
		    "29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon"
		    " text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "144:88"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "60,87,1,1,white,blue,0,087b5522,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode"
		    "','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "144:91"
		    Position		    [305, 63, 335, 77]
		    ZOrder		    -5
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge2"
		  SID			  "144:92"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [375, 176, 410, 194]
		  ZOrder		  -16
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    100
		    $ClassName		    "Simulink.Mask"
		    Type		    "posedge"
		    Description		    "Outputs true if a boolean input signal is true this clock and was false last clock."
		    Help		    "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\htmlblocks\\sp_posedge\\sp_posedge.html''])')"
		  }
		  System {
		    Name		    "posedge2"
		    Location		    [12, 45, 1072, 930]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "144:93"
		    Position		    [25, 43, 55, 57]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "144:132"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    ZOrder		    -2
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,fc531c0e,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    SID			    "144:133"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    ZOrder		    -3
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's complement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "inv"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "50,34,1,1,white,blue,0,1ab4a85f,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 "
		    "29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon"
		    " text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "144:94"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "60,87,1,1,white,blue,0,087b5522,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode"
		    "','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "144:97"
		    Position		    [305, 63, 335, 77]
		    ZOrder		    -5
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge3"
		  SID			  "144:98"
		  Tag			  "Rising Edge Detector"
		  Ports			  [1, 1]
		  Position		  [140, 191, 175, 209]
		  ZOrder		  -17
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    101
		    $ClassName		    "Simulink.Mask"
		    Type		    "posedge"
		    Description		    "Outputs true if a boolean input signal is true this clock and was false last clock."
		    Help		    "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\htmlblocks\\sp_posedge\\sp_posedge.html''])')"
		  }
		  System {
		    Name		    "posedge3"
		    Location		    [12, 45, 1072, 930]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    SID			    "144:99"
		    Position		    [25, 43, 55, 57]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "144:134"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    ZOrder		    -2
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    "off"
		    latency		    "1"
		    dbl_ovrd		    "off"
		    reg_retiming	    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,fc531c0e,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.9"
		    "1]);\npatch([15 6 19 6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 40 "
		    "28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('',"
		    "'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    SID			    "144:135"
		    Ports		    [1, 1]
		    Position		    [150, 33, 200, 67]
		    ZOrder		    -3
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's complement) operator."
		    en			    "off"
		    latency		    "0"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "inv"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "50,34,1,1,white,blue,0,1ab4a85f,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 42 "
		    "29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon"
		    " text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "144:100"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    ZOrder		    -4
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    en			    "off"
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    dbl_ovrd		    "off"
		    xl_use_area		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "60,87,1,1,white,blue,0,087b5522,right"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.9"
		    "1]);\npatch([13 4 17 4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 43 "
		    "30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end icon "
		    "graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode"
		    "','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    SID			    "144:103"
		    Position		    [305, 63, 335, 77]
		    ZOrder		    -5
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sDataOut"
		  SID			  "144:104"
		  Position		  [665, 158, 695, 172]
		  ZOrder		  -18
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "enableOut"
		  SID			  "144:105"
		  Position		  [650, 313, 680, 327]
		  ZOrder		  -19
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sclk"
		  SID			  "144:106"
		  Position		  [690, 218, 720, 232]
		  ZOrder		  -20
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "posedge3"
		  SrcPort		  1
		  Points		  [10, 0; 0, 10]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "enableOut"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "sclk"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "parallel_to_serial_converter"
		  SrcPort		  1
		  DstBlock		  "sDataOut"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pDataIn"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "start"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 35; 5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "posedge3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "posedge1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "parallel_to_serial_converter1"
		  SrcPort		  1
		  Points		  [0, 5]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant8"
		  SrcPort		  1
		  Points		  [30, 0]
		  DstBlock		  "parallel_to_serial_converter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge2"
		  SrcPort		  1
		  Points		  [-5, 0]
		  Branch {
		    Points		    [15, 0; 0, 150]
		    DstBlock		    "parallel_to_serial_converter1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "parallel_to_serial_converter"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [145, 0]
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "posedge2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [20, 0; 0, 70]
		  DstBlock		  "parallel_to_serial_converter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "posedge1"
		  SrcPort		  1
		  Points		  [115, 0]
		  Branch {
		    Points		    [30, 0]
		    DstBlock		    "parallel_to_serial_converter1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "parallel_to_serial_converter"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_not_reset"
	      SID		      "144:136"
	      Ports		      [1, 1]
	      Position		      [920, 365, 965, 395]
	      ZOrder		      -24
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_not_sdenb_i"
	      SID		      "144:137"
	      Ports		      [1, 1]
	      Position		      [1015, 200, 1060, 230]
	      ZOrder		      -25
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_not_sdenb_q"
	      SID		      "144:107"
	      Ports		      [1, 1]
	      Position		      [1015, 265, 1060, 295]
	      ZOrder		      -26
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_sclk"
	      SID		      "144:108"
	      Ports		      [1, 1]
	      Position		      [1020, 145, 1065, 175]
	      ZOrder		      -27
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_sdi"
	      SID		      "144:109"
	      Ports		      [1, 1]
	      Position		      [1020, 85, 1065, 115]
	      ZOrder		      -28
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_sync_i"
	      SID		      "144:110"
	      Ports		      [1, 1]
	      Position		      [335, 585, 380, 615]
	      ZOrder		      -29
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_sync_q"
	      SID		      "144:111"
	      Ports		      [1, 1]
	      Position		      [335, 640, 380, 670]
	      ZOrder		      -30
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,470,336"
	      block_type	      "convert"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,74901e60,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprint"
	      "f('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_not_reset"
	      SID		      "144:112"
	      Ports		      [1, 1]
	      Position		      [1045, 370, 1105, 390]
	      ZOrder		      -31
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_not_sdenb_i"
	      SID		      "144:113"
	      Ports		      [1, 1]
	      Position		      [1155, 205, 1215, 225]
	      ZOrder		      -32
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_not_sdenb_q"
	      SID		      "144:114"
	      Ports		      [1, 1]
	      Position		      [1155, 270, 1215, 290]
	      ZOrder		      -33
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_sclk"
	      SID		      "144:115"
	      Ports		      [1, 1]
	      Position		      [1155, 150, 1215, 170]
	      ZOrder		      -34
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_sdi"
	      SID		      "144:116"
	      Ports		      [1, 1]
	      Position		      [1150, 90, 1210, 110]
	      ZOrder		      -35
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_data_i0"
	      SID		      "144:117"
	      Ports		      [1, 1]
	      Position		      [535, 35, 595, 55]
	      ZOrder		      -36
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "1158,308,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_data_i1"
	      SID		      "144:118"
	      Ports		      [1, 1]
	      Position		      [540, 95, 600, 115]
	      ZOrder		      -37
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_data_i2"
	      SID		      "144:119"
	      Ports		      [1, 1]
	      Position		      [535, 170, 595, 190]
	      ZOrder		      -38
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "1158,308,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_data_i3"
	      SID		      "144:120"
	      Ports		      [1, 1]
	      Position		      [540, 235, 600, 255]
	      ZOrder		      -39
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_data_q0"
	      SID		      "144:121"
	      Ports		      [1, 1]
	      Position		      [540, 300, 600, 320]
	      ZOrder		      -40
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_data_q1"
	      SID		      "144:122"
	      Ports		      [1, 1]
	      Position		      [540, 365, 600, 385]
	      ZOrder		      -41
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_data_q2"
	      SID		      "144:123"
	      Ports		      [1, 1]
	      Position		      [535, 430, 595, 450]
	      ZOrder		      -42
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_data_q3"
	      SID		      "144:124"
	      Ports		      [1, 1]
	      Position		      [535, 495, 595, 515]
	      ZOrder		      -43
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_sync_i"
	      SID		      "144:125"
	      Ports		      [1, 1]
	      Position		      [500, 590, 560, 610]
	      ZOrder		      -44
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "xps_library_DACs_dac_mkid_4x_user_sync_q"
	      SID		      "144:126"
	      Ports		      [1, 1]
	      Position		      [500, 645, 560, 665]
	      ZOrder		      -45
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,20,1,1,white,yellow,0,38220381,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 "
	      "0.65]);\npatch([24 21 26 21 24 29 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14 1"
	      "8 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end ic"
	      "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('blac"
	      "k');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Line {
	      SrcBlock		      "convert_not_sdenb_i"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_not_sdenb_i"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_not_sdenb_q"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_not_sdenb_q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_sdi"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_sdi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_sclk"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_sclk"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "config10Data"
	      SrcPort		      1
	      DstBlock		      "Subsystem"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      1
	      DstBlock		      "convert_sdi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      3
	      DstBlock		      "convert_sclk"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subsystem"
	      SrcPort		      2
	      Points		      [50, 0; 0, 85]
	      Branch {
		DstBlock		"convert_not_sdenb_i"
		DstPort			1
	      }
	      Branch {
		DstBlock		"convert_not_sdenb_q"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sdenb"
	      SrcPort		      1
	      Points		      [25, 0; 0, -10]
	      DstBlock		      "Subsystem"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "convert_not_reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_not_reset"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_not_reset"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_i0"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_data_i0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_i1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_i2"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_data_i2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_data_i1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_i3"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_data_i3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_q0"
	      SrcPort		      1
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_data_q0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_q1"
	      SrcPort		      1
	      DstBlock		      "Convert5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert5"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_data_q1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_q2"
	      SrcPort		      1
	      DstBlock		      "Convert6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert6"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_data_q2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_q3"
	      SrcPort		      1
	      DstBlock		      "Convert7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert7"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_data_q3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_i"
	      SrcPort		      1
	      DstBlock		      "convert_sync_i"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_sync_i"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_sync_i"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_q"
	      SrcPort		      1
	      DstBlock		      "convert_sync_q"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_sync_q"
	      SrcPort		      1
	      DstBlock		      "xps_library_DACs_dac_mkid_4x_user_sync_q"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Shared BRAM"
      SID		      "145"
      Tag		      "xps:bram"
      Ports		      [3, 1]
      Position		      [205, 256, 285, 314]
      ZOrder		      -4
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		102
	$ClassName		"Simulink.Mask"
	Initialization		"shared_bram_mask;"
	SelfModifiable		"on"
	IconUnits		"pixels"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  6
	  Object {
	    $ObjectID		    103
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type"
	    Prompt		    "Output Data Type"
	    Value		    "Unsigned"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    104
	    Type		    "edit"
	    Name		    "addr_width"
	    Prompt		    "Address width"
	    Value		    "10"
	  }
	  Object {
	    $ObjectID		    105
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "8"
	      Cell		      "16"
	      Cell		      "32"
	      Cell		      "64"
	      Cell		      "128"
	      PropName		      "TypeOptions"
	    }
	    Name		    "data_width"
	    Prompt		    "Data Width"
	    Value		    "32"
	  }
	  Object {
	    $ObjectID		    106
	    Type		    "edit"
	    Name		    "data_bin_pt"
	    Prompt		    "Data Binary Point"
	    Value		    "0"
	  }
	  Object {
	    $ObjectID		    107
	    Type		    "edit"
	    Name		    "init_vals"
	    Prompt		    "Initial 32-bit values (simulation only)"
	    Value		    "[0:2^10-1]"
	  }
	  Object {
	    $ObjectID		    108
	    Type		    "edit"
	    Name		    "sample_rate"
	    Prompt		    "Sample rate"
	    Value		    "1"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"Shared BRAM"
	Location		[2244, 71, 3351, 870]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"66"
	Block {
	  BlockType		  Inport
	  Name			  "addr"
	  SID			  "145:1"
	  Position		  [25, 193, 55, 207]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  SID			  "145:2"
	  Position		  [25, 238, 55, 252]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  SID			  "145:3"
	  Position		  [25, 283, 55, 297]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "calc_add"
	  SID			  "145:4"
	  Ports			  [1, 1]
	  Position		  [115, 190, 155, 210]
	  ZOrder		  -4
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "calc_add"
	    Location		    [957, 199, 1588, 841]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "145:5"
	      Position		      [15, 253, 45, 267]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "add_sub"
	      SID		      "145:6"
	      Ports		      [2, 1]
	      Position		      [250, 201, 285, 279]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "0"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "max(1, log2(32/data_width))"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      hw_selection	      "Fabric"
	      pipelined		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,419,344"
	      block_type	      "addsub"
	      block_version	      "11.4"
	      sg_icon_stat	      "35,78,2,1,white,blue,0,32e1f85f,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.228571 0.0571429 0.285714 0.0571429 0.228571 0.485714 0.571429 0.657143 0.942857 0.714286 0.51428"
	      "6 0.371429 0.6 0.371429 0.514286 0.714286 0.942857 0.657143 0.571429 0.485714 0.228571 ],[0.320513 0.397436 0.5"
	      " 0.602564 0.679487 0.679487 0.641026 0.679487 0.679487 0.576923 0.666667 0.602564 0.5 0.397436 0.333333 0.42307"
	      "7 0.320513 0.320513 0.358974 0.320513 0.320513 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf("
	      "'','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1"
	      ",'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode'"
	      ",'on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat"
	      SID		      "145:7"
	      Ports		      [2, 1]
	      Position		      [340, 150, 360, 270]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,120,2,1,white,blue,0,97b7e8d2,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.2 0.05 0.3 0.05 0.2 0.45 0.5 0.55 0.85 0.65 0.45 0.3 0.55 0.3 0.45 0.65 0.85 0.55 0.5 0.45 0.2 ],"
	      "[0.433333 0.458333 0.5 0.541667 0.566667 0.566667 0.558333 0.566667 0.566667 0.533333 0.566667 0.541667 0.5 0.4"
	      "58333 0.433333 0.466667 0.433333 0.433333 0.441667 0.433333 0.433333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
	      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
	      ");port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const"
	      SID		      "145:8"
	      Ports		      [0, 1]
	      Position		      [175, 211, 195, 229]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "max(0, 32/data_width-1)"
	      n_bits		      "max(1, log2(32/data_width))"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "sample_rate"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "536,513,474,439"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.1 0.3 0.1 0.25 0.5 0.55 0.6 0.85 0.65 0.45 0.3 0.5 0.3 0.45 0.65 0.85 0.6 0.55 0.5 0.25 ],[0"
	      ".111111 0.277778 0.5 0.722222 0.888889 0.888889 0.833333 0.888889 0.888889 0.666667 0.888889 0.722222 0.5 0.277"
	      "778 0.111111 0.333333 0.111111 0.111111 0.166667 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0"
	      " 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_addr"
	      SID		      "145:9"
	      Ports		      [1, 1]
	      Position		      [80, 248, 115, 272]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,636,521"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.5"
	      "14286 0.657143 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0"
	      ".958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0."
	      "98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
	      "NT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lsw"
	      SID		      "145:10"
	      Ports		      [1, 1]
	      Position		      [170, 249, 200, 271]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "max(1, log2(32/data_width))"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "1059,231,540,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.166667 0.333333 0.166667 0.3 0.5 0.566667 0.633333 0.833333 0.666667 0.5 0.4 0.6 0.4 0.5 0.66"
	      "6667 0.833333 0.633333 0.566667 0.5 0.3 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 "
	      "0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.09"
	      "09091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	      "f('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end ico"
	      "n text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "manipulate"
	      SID		      "145:11"
	      Ports		      [0, 1]
	      Position		      [350, 71, 370, 89]
	      ZOrder		      -7
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "min(1, floor(32/data_width) - 1)"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "sample_rate"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "525,644,474,439"
	      block_type	      "constant"
	      block_version	      "11.4"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,1c72b5be,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.25 0.1 0.3 0.1 0.25 0.5 0.55 0.6 0.85 0.65 0.45 0.3 0.5 0.3 0.45 0.65 0.85 0.6 0.55 0.5 0.25 ],[0"
	      ".111111 0.277778 0.5 0.722222 0.888889 0.888889 0.833333 0.888889 0.888889 0.666667 0.888889 0.722222 0.5 0.277"
	      "778 0.111111 0.333333 0.111111 0.111111 0.166667 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0"
	      " 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	      "port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	      sg_list_contents	      "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B"
	      "))','inp1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + "
	      "A*B|PCIN + A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'"
	      "PCIN>>17','opselect'=>'C'}}}"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "msw"
	      SID		      "145:12"
	      Ports		      [1, 1]
	      Position		      [165, 169, 195, 191]
	      ZOrder		      -8
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "addr_width - max(1, log2(32/data_width))"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "956,177,540,482"
	      block_type	      "slice"
	      block_version	      "11.4"
	      sg_icon_stat	      "30,22,1,1,white,blue,0,1fd851a7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.166667 0.333333 0.166667 0.3 0.5 0.566667 0.633333 0.833333 0.666667 0.5 0.4 0.6 0.4 0.5 0.66"
	      "6667 0.833333 0.633333 0.566667 0.5 0.3 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 "
	      "0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.09"
	      "09091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprint"
	      "f('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end ico"
	      "n text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux"
	      SID		      "145:13"
	      Ports		      [3, 1]
	      Position		      [420, 46, 445, 244]
	      ZOrder		      -9
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "11.4"
	      sg_icon_stat	      "25,198,3,1,white,blue,3,eb98d690,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],["
	      "0.77 0.82 0.91]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0"
	      ".68 0.6 0.52 0.24 ],[0.449495 0.469697 0.5 0.530303 0.550505 0.550505 0.540404 0.550505 0.550505 0.520202 0.545"
	      "455 0.525253 0.5 0.474747 0.454545 0.479798 0.449495 0.449495 0.459596 0.449495 0.449495 ],[0.98 0.96 0.92]);\n"
	      "plot([0 1 1 0 0 ],[0 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
	      " begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\nc"
	      "olor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: "
	      "end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "145:14"
	      Position		      [505, 138, 535, 152]
	      ZOrder		      -10
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "convert_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "add_sub"
	      SrcPort		      1
	      DstBlock		      "concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "msw"
	      SrcPort		      1
	      DstBlock		      "concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "concat"
	      SrcPort		      1
	      DstBlock		      "mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "manipulate"
	      SrcPort		      1
	      DstBlock		      "mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mux"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lsw"
	      SrcPort		      1
	      DstBlock		      "add_sub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "const"
	      SrcPort		      1
	      DstBlock		      "add_sub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_addr"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"lsw"
		DstPort			1
	      }
	      Branch {
		Points			[0, -80]
		Branch {
		  DstBlock		  "msw"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "mux"
		  DstPort		  2
		}
	      }
	    }
	    Annotation {
	      SID		      "145:15"
	      Name		      "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian"
	      " instead of\nlittle, otherwise\npass through"
	      Position		      [235, 77]
	    }
	    Annotation {
	      SID		      "145:16"
	      Name		      "Use behavioural HDL\nso that gets optimised \nto minimum logic"
	      Position		      [232, 322]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_addr"
	  SID			  "145:56"
	  Ports			  [1, 1]
	  Position		  [215, 188, 250, 212]
	  ZOrder		  -5
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "addr_width"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "22,78,636,521"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.6571"
	  "43 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958333"
	  " 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_din"
	  SID			  "145:57"
	  Ports			  [1, 1]
	  Position		  [85, 233, 120, 257]
	  ZOrder		  -6
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "data_width"
	  bin_pt		  "data_bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "26,186,636,521"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.6571"
	  "43 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958333"
	  " 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_din1"
	  SID			  "145:17"
	  Ports			  [1, 1]
	  Position		  [215, 233, 250, 257]
	  ZOrder		  -7
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "data_width"
	  bin_pt		  "data_bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "26,186,636,521"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.6571"
	  "43 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958333"
	  " 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_we"
	  SID			  "145:18"
	  Ports			  [1, 1]
	  Position		  [215, 278, 250, 302]
	  ZOrder		  -8
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,51,636,521"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.6571"
	  "43 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958333"
	  " 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mem"
	  SID			  "145:21"
	  Ports			  [3, 1]
	  Position		  [515, 179, 590, 311]
	  ZOrder		  -9
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "mem"
	    Location		    [846, 102, 1530, 810]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "145:22"
	      Position		      [45, 153, 75, 167]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      "145:23"
	      Position		      [45, 193, 75, 207]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      SID		      "145:24"
	      Position		      [45, 233, 75, 247]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      SID		      "145:58"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [44, 20, 95, 70]
	      ZOrder		      -4
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      SourceBlock	      "xbsIndex_r4/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generation Block"
	      infoedit		      "Place this block into a subsystem to have System Generator ignore the subsystem during code ge"
	      "neration. This block can be used in combination with the Simulation Multiplexer block to provide an alternative"
	      " simulation model for another subsystem (e.g., to provide a simulation model for a black box)."
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "disregard"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "51,50,-1,-1,darkgray,black,0,0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.1 0.1 0."
	      "1]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37"
	      " 25 13 5 16 5 5 9 5 5 ],[0.33 0.33 0.33]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon"
	      " graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "calc_add"
	      SID		      "145:26"
	      Ports		      [1, 1]
	      Position		      [225, 150, 265, 170]
	      ZOrder		      -5
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"calc_add"
		Location		[958, 226, 1589, 868]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "145:27"
		  Position		  [15, 253, 45, 267]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_sub"
		  SID			  "145:59"
		  Ports			  [2, 1]
		  Position		  [250, 201, 285, 279]
		  ZOrder		  -2
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Subtraction"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  latency		  "0"
		  precision		  "User Defined"
		  arith_type		  "Unsigned"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  use_behavioral_HDL	  "on"
		  hw_selection		  "Fabric"
		  pipelined		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,152,419,344"
		  block_type		  "addsub"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,78,2,1,white,blue,0,32e1f85f,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.228571 0.0571429 0.285714 0.0571429 0.228571 0.485714 0.571429 0.657143 0.942857 0.714286 0.514286 0.371429"
		  " 0.6 0.371429 0.514286 0.714286 0.942857 0.657143 0.571429 0.485714 0.228571 ],[0.320513 0.397436 0.5 0.602564 0.6"
		  "79487 0.679487 0.641026 0.679487 0.679487 0.576923 0.666667 0.602564 0.5 0.397436 0.333333 0.423077 0.320513 0.320"
		  "513 0.358974 0.320513 0.320513 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ic"
		  "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black')"
		  ";port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\nfprintf('','COMM"
		  "ENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  SID			  "145:60"
		  Ports			  [2, 1]
		  Position		  [340, 150, 360, 270]
		  ZOrder		  -3
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "2"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,120,2,1,white,blue,0,97b7e8d2,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.2 0.05 0.3 0.05 0.2 0.45 0.5 0.55 0.85 0.65 0.45 0.3 0.55 0.3 0.45 0.65 0.85 0.55 0.5 0.45 0.2 ],[0.433333 "
		  "0.458333 0.5 0.541667 0.566667 0.566667 0.558333 0.566667 0.566667 0.533333 0.566667 0.541667 0.5 0.458333 0.43333"
		  "3 0.466667 0.433333 0.433333 0.441667 0.433333 0.433333 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
		  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
		  "',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  SID			  "145:28"
		  Ports			  [0, 1]
		  Position		  [175, 211, 195, 229]
		  ZOrder		  -4
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "max(0, 32/data_width-1)"
		  n_bits		  "max(1, log2(32/data_width))"
		  bin_pt		  "0"
		  explicit_period	  "on"
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "537,540,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,bf4ddd8b,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.1 0.3 0.1 0.25 0.5 0.55 0.6 0.85 0.65 0.45 0.3 0.5 0.3 0.45 0.65 0.85 0.6 0.55 0.5 0.25 ],[0.111111 0."
		  "277778 0.5 0.722222 0.888889 0.888889 0.833333 0.888889 0.888889 0.666667 0.888889 0.722222 0.5 0.277778 0.111111 "
		  "0.333333 0.111111 0.111111 0.166667 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
		  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output'"
		  ",1,'0');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_addr"
		  SID			  "145:29"
		  Ports			  [1, 1]
		  Position		  [80, 248, 115, 272]
		  ZOrder		  -5
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  arith_type		  "Unsigned"
		  n_bits		  "addr_width"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  pipeline		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,636,521"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "35,24,1,1,white,blue,0,edca21da,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.314286 0.2 0.371429 0.2 0.314286 0.485714 0.542857 0.6 0.8 0.657143 0.514286 0.4 0.571429 0.4 0.514286 0.65"
		  "7143 0.8 0.6 0.542857 0.485714 0.314286 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958"
		  "333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\n"
		  "plot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text'"
		  ");\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lsw"
		  SID			  "145:30"
		  Ports			  [1, 1]
		  Position		  [170, 249, 200, 271]
		  ZOrder		  -6
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "max(1, log2(32/data_width))"
		  boolean_output	  "off"
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "1059,231,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.3 0.166667 0.333333 0.166667 0.3 0.5 0.566667 0.633333 0.833333 0.666667 0.5 0.4 0.6 0.4 0.5 0.666667 0.833"
		  "333 0.633333 0.566667 0.5 0.3 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.68"
		  "1818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0."
		  "96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
		  "n icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "manipulate"
		  SID			  "145:31"
		  Ports			  [0, 1]
		  Position		  [350, 71, 370, 89]
		  ZOrder		  -7
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "min(1, floor(32/data_width) - 1)"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  "on"
		  period		  "sample_rate"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "524,617,474,439"
		  block_type		  "constant"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,18,0,1,white,blue,0,1c72b5be,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.25 0.1 0.3 0.1 0.25 0.5 0.55 0.6 0.85 0.65 0.45 0.3 0.5 0.3 0.45 0.65 0.85 0.6 0.55 0.5 0.25 ],[0.111111 0."
		  "277778 0.5 0.722222 0.888889 0.888889 0.833333 0.888889 0.888889 0.666667 0.888889 0.722222 0.5 0.277778 0.111111 "
		  "0.333333 0.111111 0.111111 0.166667 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfpri"
		  "ntf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output'"
		  ",1,'1');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "msw"
		  SID			  "145:32"
		  Ports			  [1, 1]
		  Position		  [165, 169, 195, 191]
		  ZOrder		  -8
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "addr_width - max(1, log2(32/data_width))"
		  boolean_output	  "off"
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "956,177,540,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,22,1,1,white,blue,0,1fd851a7,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npa"
		  "tch([0.3 0.166667 0.333333 0.166667 0.3 0.5 0.566667 0.633333 0.833333 0.666667 0.5 0.4 0.6 0.4 0.5 0.666667 0.833"
		  "333 0.633333 0.566667 0.5 0.3 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.68"
		  "1818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0."
		  "96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
		  "n icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "mux"
		  SID			  "145:33"
		  Ports			  [3, 1]
		  Position		  [420, 46, 445, 244]
		  ZOrder		  -9
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  "off"
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "11.4"
		  sg_icon_stat		  "25,198,3,1,white,blue,3,eb98d690,right,"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0."
		  "82 0.91]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0."
		  "52 0.24 ],[0.449495 0.469697 0.5 0.530303 0.550505 0.550505 0.540404 0.550505 0.550505 0.520202 0.545455 0.525253 "
		  "0.5 0.474747 0.454545 0.479798 0.449495 0.449495 0.459596 0.449495 0.449495 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 "
		  "],[0 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');"
		  "\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_lab"
		  "el('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "145:36"
		  Position		  [505, 138, 535, 152]
		  ZOrder		  -10
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "convert_addr"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, -80]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "msw"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "lsw"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lsw"
		  SrcPort		  1
		  DstBlock		  "add_sub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "mux"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "manipulate"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "msw"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_sub"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "convert_addr"
		  DstPort		  1
		}
		Annotation {
		  SID			  "145:37"
		  Name			  "Use behavioural HDL\nso that gets optimised \nto minimum logic"
		  Position		  [232, 322]
		}
		Annotation {
		  SID			  "145:38"
		  Name			  "If reading/writing words\nsmaller than 32 bits,\nchange address so\nthat addressing is\nbig endian inste"
		  "ad of\nlittle, otherwise\npass through"
		  Position		  [235, 77]
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram"
	      SID		      "145:35"
	      Ports		      [3, 1]
	      Position		      [320, 143, 380, 257]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory Block"
	      depth		      "2^addr_width"
	      initVector	      "init_vals"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read After Write"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "22,98,435,384"
	      block_type	      "spram"
	      block_version	      "11.4"
	      sg_icon_stat	      "60,114,3,1,white,blue,0,4294c61d,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.916667 0.7 0.483333 0.333333 0.58"
	      "3333 0.333333 0.483333 0.7 0.916667 0.633333 0.566667 0.5 0.233333 ],[0.289474 0.377193 0.5 0.622807 0.710526 0"
	      ".710526 0.675439 0.710526 0.710526 0.596491 0.710526 0.631579 0.5 0.368421 0.289474 0.403509 0.289474 0.289474 "
	      "0.324561 0.289474 0.289474 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
	      "ack');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we');\ncolor('black');disp('z^{-1}','"
	      "texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_addr"
	      SID		      "145:61"
	      Ports		      [1, 1]
	      Position		      [110, 150, 165, 170]
	      ZOrder		      -7
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "addr_width"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}},'Xilinx'=>{'jtaghwcosim'=>"
	      "{'non_memory_mapped_port'=>'sim_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "24,152,419,481"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_in"
	      SID		      "145:62"
	      Ports		      [1, 1]
	      Position		      [110, 190, 165, 210]
	      ZOrder		      -8
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "data_width"
	      bin_pt		      "data_bin_pt"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}},'Xilinx'=>{'jtaghwcosim"
	      "'=>{'non_memory_mapped_port'=>'sim_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "28,260,419,481"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_out"
	      SID		      "145:63"
	      Ports		      [1, 1]
	      Position		      [525, 189, 580, 211]
	      ZOrder		      -9
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}},'Xilinx'=>{'jtaghwcosi"
	      "m'=>{'non_memory_mapped_port'=>'sim_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "23,125,403,473"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,cc31b7ac,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('b"
	      "lack');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sim_munge_in"
	      SID		      "145:43"
	      Ports		      [1, 1]
	      Position		      [225, 188, 265, 212]
	      ZOrder		      -10
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "[0]\n32 bits"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      LibraryVersion	      "*"
	      UserDataPersistent      on
	      UserData		      "DataTag37"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		109
		$ClassName		"Simulink.Mask"
		Type			"munge"
		Description		"Splits an input bus into the specified number of divisions and then recombines them in the order speci"
		"fied (most significant division = 0,least = number divisions-1)"
		Initialization		"munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'order', o"
		"rder);"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  3
		  Object {
		    $ObjectID		    110
		    Type		    "edit"
		    Name		    "divisions"
		    Prompt		    "Number of divisions"
		    Value		    "1"
		  }
		  Object {
		    $ObjectID		    111
		    Type		    "edit"
		    Name		    "div_size"
		    Prompt		    "Division size (bits)"
		    Value		    "32"
		  }
		  Object {
		    $ObjectID		    112
		    Type		    "edit"
		    Name		    "order"
		    Prompt		    "Division packing order"
		    Value		    "[0]"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"sim_munge_in"
		Location		[384, 480, 1532, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"2"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "145:43:1"
		  Position		  [40, 30, 70, 50]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "145:43:2"
		  Position		  [670, 30, 700, 50]
		  ZOrder		  -2
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "sim_munge_out"
	      SID		      "145:44"
	      Ports		      [1, 1]
	      Position		      [435, 188, 475, 212]
	      ZOrder		      -11
	      BackgroundColor	      "[0.494000, 1.000000, 0.494000]"
	      AttributesFormatString  "[0]\n32 bits"
	      AncestorBlock	      "casper_library_flow_control/munge"
	      LibraryVersion	      "*"
	      UserDataPersistent      on
	      UserData		      "DataTag38"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		113
		$ClassName		"Simulink.Mask"
		Type			"munge"
		Description		"Splits an input bus into the specified number of divisions and then recombines them in the order speci"
		"fied (most significant division = 0,least = number divisions-1)"
		Initialization		"munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'order', o"
		"rder);"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  3
		  Object {
		    $ObjectID		    114
		    Type		    "edit"
		    Name		    "divisions"
		    Prompt		    "Number of divisions"
		    Value		    "1"
		  }
		  Object {
		    $ObjectID		    115
		    Type		    "edit"
		    Name		    "div_size"
		    Prompt		    "Division size (bits)"
		    Value		    "32"
		  }
		  Object {
		    $ObjectID		    116
		    Type		    "edit"
		    Name		    "order"
		    Prompt		    "Division packing order"
		    Value		    "[0]"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"sim_munge_out"
		Location		[384, 480, 1532, 1080]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"2"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "145:44:1"
		  Position		  [40, 30, 70, 50]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "145:44:2"
		  Position		  [670, 30, 700, 50]
		  ZOrder		  -2
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_we"
	      SID		      "145:41"
	      Ports		      [1, 1]
	      Position		      [110, 230, 165, 250]
	      ZOrder		      -12
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "sample_rate"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}},'Xilinx'=>{'jtaghwcosim'=>{'"
	      "non_memory_mapped_port'=>'sim_we'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_we'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "145:46"
	      Position		      [615, 193, 645, 207]
	      ZOrder		      -13
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "ram"
	      SrcPort		      1
	      DstBlock		      "sim_munge_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_we"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sim_data_in"
	      SrcPort		      1
	      DstBlock		      "sim_munge_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_addr"
	      SrcPort		      1
	      DstBlock		      "calc_add"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "sim_we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_data_out"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "sim_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "sim_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_munge_in"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sim_munge_out"
	      SrcPort		      1
	      DstBlock		      "sim_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "calc_add"
	      SrcPort		      1
	      DstBlock		      "ram"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "145:47"
	      Name		      "Undo address \nmanipulation for\nsimulated data"
	      Position		      [244, 114]
	    }
	    Annotation {
	      SID		      "145:48"
	      Name		      "Undo data manipulation on way in and redo on way out for simulated data"
	      Position		      [372, 288]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "munge_in"
	  SID			  "145:49"
	  Ports			  [1, 1]
	  Position		  [145, 233, 185, 257]
	  ZOrder		  -10
	  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
	  AttributesFormatString  "[0]\n32 bits"
	  AncestorBlock		  "casper_library_flow_control/munge"
	  LibraryVersion	  "*"
	  UserDataPersistent	  on
	  UserData		  "DataTag39"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    117
	    $ClassName		    "Simulink.Mask"
	    Type		    "munge"
	    Description		    "Splits an input bus into the specified number of divisions and then recombines them in the orde"
	    "r specified (most significant division = 0,least = number divisions-1)"
	    Initialization	    "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'ord"
	    "er', order);"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      3
	      Object {
		$ObjectID		118
		Type			"edit"
		Name			"divisions"
		Prompt			"Number of divisions"
		Value			"1"
	      }
	      Object {
		$ObjectID		119
		Type			"edit"
		Name			"div_size"
		Prompt			"Division size (bits)"
		Value			"32"
	      }
	      Object {
		$ObjectID		120
		Type			"edit"
		Name			"order"
		Prompt			"Division packing order"
		Value			"[0]"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "munge_in"
	    Location		    [384, 480, 1532, 1080]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "2"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "145:49:1"
	      Position		      [40, 30, 70, 50]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "145:49:2"
	      Position		      [670, 30, 700, 50]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "munge_out"
	  SID			  "145:50"
	  Ports			  [1, 1]
	  Position		  [830, 234, 870, 256]
	  ZOrder		  -11
	  BackgroundColor	  "[0.494000, 1.000000, 0.494000]"
	  AttributesFormatString  "[0]\n32 bits"
	  AncestorBlock		  "casper_library_flow_control/munge"
	  LibraryVersion	  "*"
	  UserDataPersistent	  on
	  UserData		  "DataTag40"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    121
	    $ClassName		    "Simulink.Mask"
	    Type		    "munge"
	    Description		    "Splits an input bus into the specified number of divisions and then recombines them in the orde"
	    "r specified (most significant division = 0,least = number divisions-1)"
	    Initialization	    "munge_init(gcb, ...\n    'divisions', divisions, ...\n    'div_size', div_size, ...\n    'ord"
	    "er', order);"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      3
	      Object {
		$ObjectID		122
		Type			"edit"
		Name			"divisions"
		Prompt			"Number of divisions"
		Value			"1"
	      }
	      Object {
		$ObjectID		123
		Type			"edit"
		Name			"div_size"
		Prompt			"Division size (bits)"
		Value			"32"
	      }
	      Object {
		$ObjectID		124
		Type			"edit"
		Name			"order"
		Prompt			"Division packing order"
		Value			"[0]"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "munge_out"
	    Location		    [384, 480, 1532, 1080]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "2"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "145:50:1"
	      Position		      [40, 30, 70, 50]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "145:50:2"
	      Position		      [670, 30, 700, 50]
	      ZOrder		      -2
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_BRAM_addr"
	  SID			  "145:45"
	  Ports			  [1, 1]
	  Position		  [360, 189, 415, 211]
	  ZOrder		  -12
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{'A5','B9','A9','C1','A3','G6','E9','A6','A7','A8','B8','B1','B3','D9','B5','B4','B6','C2'}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'}},'Xilinx'=>{'jtaghwc"
	  "osim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRA"
	  "M_addr'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "21,71,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1"
	  ",'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_BRAM_data_in"
	  SID			  "145:64"
	  Ports			  [1, 1]
	  Position		  [360, 234, 415, 256]
	  ZOrder		  -13
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'}},'Xilinx'=>{'jtag"
	  "hwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shar"
	  "ed_BRAM_data_in'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "23,125,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1"
	  ",'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_BRAM_data_out"
	  SID			  "145:65"
	  Ports			  [1, 1]
	  Position		  [680, 235, 735, 255]
	  ZOrder		  -14
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "data_width"
	  bin_pt		  "data_bin_pt"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_rate"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'}},'Xilinx'=>{'jta"
	  "ghwcosim'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Sh"
	  "ared_BRAM_data_out'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "24,152,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0.527273 0.43"
	  "6364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0."
	  "75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{1"
	  "1pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_Shared_BRAM_we"
	  SID			  "145:66"
	  Ports			  [1, 1]
	  Position		  [360, 279, 415, 301]
	  ZOrder		  -15
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{'A14'}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  sginterface		  "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'}},'Xilinx'=>{'jtaghwcos"
	  "im'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we'},'xdspkit'=>{'non_memory_mapped_port'=>'uprev_Shared_BRAM_we"
	  "'}}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1"
	  ",'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  SID			  "145:55"
	  Position		  [935, 238, 965, 252]
	  ZOrder		  -16
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "mem"
	  SrcPort		  1
	  DstBlock		  "xps_library_Shared_BRAM_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "convert_din"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_Shared_BRAM_data_out"
	  SrcPort		  1
	  DstBlock		  "munge_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "addr"
	  SrcPort		  1
	  DstBlock		  "calc_add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "convert_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_we"
	  SrcPort		  1
	  DstBlock		  "xps_library_Shared_BRAM_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_Shared_BRAM_addr"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_Shared_BRAM_data_in"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "xps_library_Shared_BRAM_we"
	  SrcPort		  1
	  DstBlock		  "mem"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "munge_in"
	  SrcPort		  1
	  DstBlock		  "convert_din1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "munge_out"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "calc_add"
	  SrcPort		  1
	  DstBlock		  "convert_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_addr"
	  SrcPort		  1
	  DstBlock		  "xps_library_Shared_BRAM_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_din1"
	  SrcPort		  1
	  DstBlock		  "xps_library_Shared_BRAM_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_din"
	  SrcPort		  1
	  DstBlock		  "munge_in"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Shared FIFO"
      SID		      "146"
      Tag		      "xps:fifo"
      Ports		      [4, 2]
      Position		      [205, 347, 310, 463]
      ZOrder		      -5
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		125
	$ClassName		"Simulink.Mask"
	Initialization		"fifo_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  5
	  Object {
	    $ObjectID		    126
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "From Processor"
	      Cell		      "To Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O Direction:"
	    Value		    "To Processor"
	  }
	  Object {
	    $ObjectID		    127
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type"
	    Prompt		    "Data Type:"
	    Value		    "Unsigned"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    128
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      7
	      Cell		      "4"
	      Cell		      "8"
	      Cell		      "16"
	      Cell		      "32"
	      Cell		      "64"
	      Cell		      "128"
	      Cell		      "256"
	      PropName		      "TypeOptions"
	    }
	    Name		    "data_width"
	    Prompt		    "Data Width:"
	    Value		    "32"
	  }
	  Object {
	    $ObjectID		    129
	    Type		    "edit"
	    Name		    "data_bin_pt"
	    Prompt		    "Data Binary Point:"
	    Value		    "0"
	  }
	  Object {
	    $ObjectID		    130
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      8
	      Cell		      "512"
	      Cell		      "1024"
	      Cell		      "2048"
	      Cell		      "4096"
	      Cell		      "8192"
	      Cell		      "16384"
	      Cell		      "32768"
	      Cell		      "65536"
	      PropName		      "TypeOptions"
	    }
	    Name		    "fifo_length"
	    Prompt		    "Depth:"
	    Value		    "512"
	    Evaluate		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"Shared FIFO"
	Location		[529, 209, 1241, 812]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"18"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  SID			  "146:1"
	  Position		  [20, 52, 50, 68]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  SID			  "146:2"
	  Position		  [20, 102, 50, 118]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  SID			  "146:3"
	  Position		  [20, 152, 50, 168]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "level"
	  SID			  "146:4"
	  Position		  [20, 202, 50, 218]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_untitled_Shared_FIFO_user_data_in"
	  SID			  "146:5"
	  Ports			  [1, 1]
	  Position		  [100, 52, 150, 68]
	  ZOrder		  -5
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_untitled_Shared_FIFO_user_level"
	  SID			  "146:6"
	  Ports			  [1, 1]
	  Position		  [100, 202, 150, 218]
	  ZOrder		  -6
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_untitled_Shared_FIFO_user_reset"
	  SID			  "146:7"
	  Ports			  [1, 1]
	  Position		  [100, 152, 150, 168]
	  ZOrder		  -7
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_untitled_Shared_FIFO_user_we"
	  SID			  "146:8"
	  Ports			  [1, 1]
	  Position		  [100, 102, 150, 118]
	  ZOrder		  -8
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_Shared_FIFO_user_data_in"
	  SID			  "146:9"
	  Ports			  [1, 1]
	  Position		  [175, 52, 225, 68]
	  ZOrder		  -9
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\n"
	  "patch([21 18 22 18 21 25 26 27 32 28 25 23 27 23 25 28 32 27 26 25 21 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2"
	  " 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
	  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output'"
	  ",1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_Shared_FIFO_user_full"
	  SID			  "146:10"
	  Ports			  [1, 1]
	  Position		  [450, 52, 500, 68]
	  ZOrder		  -10
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "untitled_Shared_FIFO_user_full_const"
	  SID			  "146:11"
	  Position		  [350, 52, 400, 68]
	  ZOrder		  -11
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_Shared_FIFO_user_level"
	  SID			  "146:12"
	  Ports			  [1, 1]
	  Position		  [175, 202, 225, 218]
	  ZOrder		  -12
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\n"
	  "patch([21 18 22 18 21 25 26 27 32 28 25 23 27 23 25 28 32 27 26 25 21 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2"
	  " 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
	  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output'"
	  ",1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_Shared_FIFO_user_level_reached"
	  SID			  "146:13"
	  Ports			  [1, 1]
	  Position		  [450, 102, 500, 118]
	  ZOrder		  -13
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "untitled_Shared_FIFO_user_level_reached_const"
	  SID			  "146:14"
	  Position		  [350, 102, 400, 118]
	  ZOrder		  -14
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_Shared_FIFO_user_reset"
	  SID			  "146:15"
	  Ports			  [1, 1]
	  Position		  [175, 152, 225, 168]
	  ZOrder		  -15
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\n"
	  "patch([21 18 22 18 21 25 26 27 32 28 25 23 27 23 25 28 32 27 26 25 21 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2"
	  " 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
	  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output'"
	  ",1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "untitled_Shared_FIFO_user_we"
	  SID			  "146:16"
	  Ports			  [1, 1]
	  Position		  [175, 102, 225, 118]
	  ZOrder		  -16
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\n"
	  "patch([21 18 22 18 21 25 26 27 32 28 25 23 27 23 25 28 32 27 26 25 21 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2"
	  " 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
	  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output'"
	  ",1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "full"
	  SID			  "146:17"
	  Position		  [570, 52, 600, 68]
	  ZOrder		  -17
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "level_reached"
	  SID			  "146:18"
	  Position		  [570, 102, 600, 118]
	  ZOrder		  -18
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "untitled_Shared_FIFO_user_level_reached_const"
	  SrcPort		  1
	  DstBlock		  "untitled_Shared_FIFO_user_level_reached"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_Shared_FIFO_user_level_reached"
	  SrcPort		  1
	  DstBlock		  "level_reached"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_Shared_FIFO_user_full_const"
	  SrcPort		  1
	  DstBlock		  "untitled_Shared_FIFO_user_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "untitled_Shared_FIFO_user_full"
	  SrcPort		  1
	  DstBlock		  "full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_untitled_Shared_FIFO_user_level"
	  SrcPort		  1
	  DstBlock		  "untitled_Shared_FIFO_user_level"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "level"
	  SrcPort		  1
	  DstBlock		  "convert_untitled_Shared_FIFO_user_level"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_untitled_Shared_FIFO_user_reset"
	  SrcPort		  1
	  DstBlock		  "untitled_Shared_FIFO_user_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "convert_untitled_Shared_FIFO_user_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_untitled_Shared_FIFO_user_we"
	  SrcPort		  1
	  DstBlock		  "untitled_Shared_FIFO_user_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "convert_untitled_Shared_FIFO_user_we"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_untitled_Shared_FIFO_user_data_in"
	  SrcPort		  1
	  DstBlock		  "untitled_Shared_FIFO_user_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "convert_untitled_Shared_FIFO_user_data_in"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "XAUI"
      SID		      "147"
      Tag		      "xps:xaui"
      Ports		      [5, 7]
      Position		      [725, 346, 865, 514]
      ZOrder		      -6
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		131
	$ClassName		"Simulink.Mask"
	Type			"xaui"
	Description		"XAUI block for sending and receiving point-to-point, streaming data over the ROACH1 CX4 connectors. NOT"
	"E: A new version of this block is in development."
	Help			"eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\com_xaui\\com_xaui.html''])')"
	Initialization		"xaui_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  6
	  Object {
	    $ObjectID		    132
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "1"
	      Cell		      "2"
	      PropName		      "TypeOptions"
	    }
	    Name		    "demux"
	    Prompt		    "Demux"
	    Value		    "1"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    133
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "ROACH:0"
	      Cell		      "ROACH:1"
	      Cell		      "ROACH:2"
	      Cell		      "ROACH:3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "port"
	    Prompt		    "Port"
	    Value		    "ROACH:0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    134
	    Type		    "checkbox"
	    Name		    "open_phy"
	    Prompt		    "Use KAT open PHY"
	    Value		    "on"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    135
	    Type		    "checkbox"
	    Name		    "show_param"
	    Prompt		    "---------------------- Show Implementation Parameters ----------------------------------------------"
	    "-------------------------------------"
	    Value		    "off"
	    Evaluate		    "off"
	    Tunable		    "off"
	    Callback		    "myname=gcb;\nif strcmp(get_param(myname, 'show_param'), 'on')\n    set_param(myname, 'MaskVisibili"
	    "ties', {'on','on','on','on','on','on'});\nelse\n    set_param(myname, 'MaskVisibilities', {'on','on','on','on','o"
	    "ff','off'});\nend"
	  }
	  Object {
	    $ObjectID		    136
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "pre_emph"
	    Prompt		    "Pre-emphasis"
	    Value		    "3"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    137
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "400"
	      Cell		      "500"
	      Cell		      "600"
	      Cell		      "700"
	      Cell		      "800"
	      PropName		      "TypeOptions"
	    }
	    Name		    "swing"
	    Prompt		    "Differential swing"
	    Value		    "800"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"XAUI"
	Location		[19, 45, 1079, 930]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"41"
	Block {
	  BlockType		  Inport
	  Name			  "rx_get"
	  SID			  "147:1"
	  Position		  [20, 52, 50, 68]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_reset"
	  SID			  "147:2"
	  Position		  [20, 102, 50, 118]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  SID			  "147:3"
	  Position		  [20, 332, 50, 348]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_outofband"
	  SID			  "147:4"
	  Position		  [20, 382, 50, 398]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  SID			  "147:5"
	  Position		  [20, 432, 50, 448]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "147:6"
	  Position		  [530, 280, 555, 300]
	  ZOrder		  -6
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "147:7"
	  Position		  [530, 380, 555, 400]
	  ZOrder		  -7
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "147:8"
	  Position		  [530, 240, 555, 260]
	  ZOrder		  -8
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "147:9"
	  Position		  [530, 150, 555, 170]
	  ZOrder		  -9
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "147:10"
	  Position		  [530, 100, 555, 120]
	  ZOrder		  -10
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "147:11"
	  Position		  [530, 50, 555, 70]
	  ZOrder		  -11
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "147:12"
	  Position		  [530, 195, 555, 215]
	  ZOrder		  -12
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "147:13"
	  Position		  [465, 330, 485, 350]
	  ZOrder		  -13
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "147:14"
	  Position		  [465, 380, 485, 400]
	  ZOrder		  -14
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "147:15"
	  Position		  [465, 430, 485, 450]
	  ZOrder		  -15
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "147:16"
	  Position		  [395, 50, 415, 70]
	  ZOrder		  -16
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "147:17"
	  Position		  [395, 100, 415, 120]
	  ZOrder		  -17
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_get"
	  SID			  "147:18"
	  Ports			  [1, 1]
	  Position		  [135, 52, 185, 68]
	  ZOrder		  -18
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_reset"
	  SID			  "147:19"
	  Ports			  [1, 1]
	  Position		  [135, 102, 185, 118]
	  ZOrder		  -19
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  SID			  "147:20"
	  Ports			  [1, 1]
	  Position		  [145, 332, 195, 348]
	  ZOrder		  -20
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_outofband"
	  SID			  "147:21"
	  Ports			  [1, 1]
	  Position		  [145, 382, 195, 398]
	  ZOrder		  -21
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  SID			  "147:22"
	  Ports			  [1, 1]
	  Position		  [145, 432, 195, 448]
	  ZOrder		  -22
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_rx_almost_full"
	  SID			  "147:23"
	  Ports			  [1, 1]
	  Position		  [585, 282, 685, 298]
	  ZOrder		  -23
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_rx_data"
	  SID			  "147:24"
	  Ports			  [1, 1]
	  Position		  [585, 52, 685, 68]
	  ZOrder		  -24
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_rx_empty"
	  SID			  "147:25"
	  Ports			  [1, 1]
	  Position		  [585, 152, 685, 168]
	  ZOrder		  -25
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_rx_get"
	  SID			  "147:26"
	  Ports			  [1, 1]
	  Position		  [310, 52, 360, 68]
	  ZOrder		  -26
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\n"
	  "patch([21 18 22 18 21 25 26 27 32 28 25 23 27 23 25 28 32 27 26 25 21 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2"
	  " 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
	  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output'"
	  ",1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_rx_linkdown"
	  SID			  "147:27"
	  Ports			  [1, 1]
	  Position		  [585, 242, 685, 258]
	  ZOrder		  -27
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_rx_outofband"
	  SID			  "147:28"
	  Ports			  [1, 1]
	  Position		  [585, 102, 685, 118]
	  ZOrder		  -28
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_rx_reset"
	  SID			  "147:29"
	  Ports			  [1, 1]
	  Position		  [310, 102, 360, 118]
	  ZOrder		  -29
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\n"
	  "patch([21 18 22 18 21 25 26 27 32 28 25 23 27 23 25 28 32 27 26 25 21 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2"
	  " 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
	  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output'"
	  ",1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_rx_valid"
	  SID			  "147:30"
	  Ports			  [1, 1]
	  Position		  [585, 197, 685, 213]
	  ZOrder		  -30
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_tx_data"
	  SID			  "147:31"
	  Ports			  [1, 1]
	  Position		  [355, 332, 405, 348]
	  ZOrder		  -31
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\n"
	  "patch([21 18 22 18 21 25 26 27 32 28 25 23 27 23 25 28 32 27 26 25 21 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2"
	  " 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
	  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output'"
	  ",1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_tx_full"
	  SID			  "147:32"
	  Ports			  [1, 1]
	  Position		  [585, 382, 685, 398]
	  ZOrder		  -32
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_tx_outofband"
	  SID			  "147:33"
	  Ports			  [1, 1]
	  Position		  [355, 382, 405, 398]
	  ZOrder		  -33
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\n"
	  "patch([21 18 22 18 21 25 26 27 32 28 25 23 27 23 25 28 32 27 26 25 21 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2"
	  " 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
	  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output'"
	  ",1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "r_xaui_test_XAUI_tx_valid"
	  SID			  "147:34"
	  Ports			  [1, 1]
	  Position		  [355, 432, 405, 448]
	  ZOrder		  -34
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 16 16 ],[0.95 0.93 0.65]);\n"
	  "patch([21 18 22 18 21 25 26 27 32 28 25 23 27 23 25 28 32 27 26 25 21 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2"
	  " 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfpr"
	  "intf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output'"
	  ",1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  SID			  "147:35"
	  Position		  [790, 52, 820, 68]
	  ZOrder		  -35
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_outofband"
	  SID			  "147:36"
	  Position		  [790, 102, 820, 118]
	  ZOrder		  -36
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_empty"
	  SID			  "147:37"
	  Position		  [790, 152, 820, 168]
	  ZOrder		  -37
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_valid"
	  SID			  "147:38"
	  Position		  [790, 197, 820, 213]
	  ZOrder		  -38
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_linkdown"
	  SID			  "147:39"
	  Position		  [790, 242, 820, 258]
	  ZOrder		  -39
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_full"
	  SID			  "147:40"
	  Position		  [785, 382, 815, 398]
	  ZOrder		  -40
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_almost_full"
	  SID			  "147:41"
	  Position		  [790, 282, 820, 298]
	  ZOrder		  -41
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "rx_get"
	  SrcPort		  1
	  DstBlock		  "convert_rx_get"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_get"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_rx_get"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_reset"
	  SrcPort		  1
	  DstBlock		  "convert_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_reset"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_rx_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_rx_data"
	  SrcPort		  1
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_rx_outofband"
	  SrcPort		  1
	  DstBlock		  "rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_rx_empty"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_rx_linkdown"
	  SrcPort		  1
	  DstBlock		  "rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_outofband"
	  SrcPort		  1
	  DstBlock		  "convert_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_tx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_tx_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_tx_outofband"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_tx_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_tx_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_rx_linkdown"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_rx_empty"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_rx_outofband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_rx_get"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_rx_reset"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "r_xaui_test_XAUI_rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_rx_valid"
	  SrcPort		  1
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r_xaui_test_XAUI_rx_almost_full"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_almost_full"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "r_xaui_test_XAUI_rx_almost_full"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "XSG core config"
      SID		      "148"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [25, 254, 71, 297]
      ZOrder		      -7
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		138
	$ClassName		"Simulink.Mask"
	Type			"xsg core config"
	Description		"The XSG Core Config block is used to configure the System Generator design\nfor the casper_xps toolflow"
	". Settings here are used to configure the\nXilinx System Generator block parameters automatically, and control toolfl"
	"ow\nscript  execution. It needs to be at the top level of all designs being compiled\nwith the casper_xps toolflow."
	Help			"eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\sys_xsg_core_config\\sys_xsg_core_config.html''])')"
	Initialization		"xps_xsg_conf_mask;"
	SelfModifiable		"on"
	Display			"fprintf(['MSSGE\\n', hw_sys]);\n"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  7
	  Object {
	    $ObjectID		    139
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "ROACH:sx95t"
	      Cell		      "ROACH:lx110t"
	      Cell		      "ROACH2:sx475t"
	      PropName		      "TypeOptions"
	    }
	    Name		    "hw_sys"
	    Prompt		    "Hardware Platform"
	    Value		    "ROACH:sx95t"
	    Tunable		    "off"
	    Callback		    "xps_xsg_conf_callback;"
	  }
	  Object {
	    $ObjectID		    140
	    Type		    "edit"
	    Name		    "clk_src"
	    Prompt		    "User IP Clock source"
	    Value		    "sys_clk"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    141
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      11
	      Cell		      "sys_clk"
	      Cell		      "sys_clk2x"
	      Cell		      "arb_clk"
	      Cell		      "aux0_clk"
	      Cell		      "aux0_clk2x"
	      Cell		      "aux1_clk"
	      Cell		      "aux1_clk2x"
	      Cell		      "adc0_clk"
	      Cell		      "adc1_clk"
	      Cell		      "dac0_clk"
	      Cell		      "dac1_clk"
	      PropName		      "TypeOptions"
	    }
	    Name		    "ROACH_clk_src"
	    Prompt		    "User IP Clock Source"
	    Value		    "dac1_clk"
	    Tunable		    "off"
	    Callback		    "xps_xsg_conf_callback;"
	  }
	  Object {
	    $ObjectID		    142
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      6
	      Cell		      "sys_clk"
	      Cell		      "aux_clk"
	      Cell		      "adc0_clk"
	      Cell		      "adc1_clk"
	      Cell		      "dac0_clk"
	      Cell		      "dac1_clk"
	      PropName		      "TypeOptions"
	    }
	    Name		    "ROACH2_clk_src"
	    Prompt		    "User IP Clock Source"
	    Value		    "adc0_clk"
	    Visible		    "off"
	    Callback		    "xps_xsg_conf_callback;"
	  }
	  Object {
	    $ObjectID		    143
	    Type		    "edit"
	    Name		    "clk_rate"
	    Prompt		    "User IP Clock Rate (MHz)"
	    Value		    "100"
	  }
	  Object {
	    $ObjectID		    144
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample Period"
	    Value		    "1"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    145
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "Leonardo Spectrum"
	      Cell		      "Synplify"
	      Cell		      "Synplify Pro"
	      Cell		      "XST"
	      PropName		      "TypeOptions"
	    }
	    Name		    "synthesis_tool"
	    Prompt		    "Synthesis Tool:"
	    Value		    "XST"
	    Tunable		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"XSG core config"
	Location		[506, 45, 1052, 580]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "adc"
      SID		      "149"
      Tag		      "xps:adc"
      Ports		      [3, 17]
      Position		      [335, 709, 480, 971]
      ZOrder		      -8
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		146
	$ClassName		"Simulink.Mask"
	Type			"adc"
	Description		"The ADC block converts analog inputs to digital outputs. Every clock cycle, the inputs are sampled and "
	"digitized to 8 bit binary point numbers in the range of [-1, 1) and are then output by the adc."
	Help			"eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\sys_adc\\sys_adc.html''])')"
	Initialization		"adc_mask;"
	SelfModifiable		"on"
	Display			"\n"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  4
	  Object {
	    $ObjectID		    147
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "adc0"
	      Cell		      "adc1"
	      PropName		      "TypeOptions"
	    }
	    Name		    "adc_brd"
	    Prompt		    "ADC board"
	    Value		    "adc0"
	  }
	  Object {
	    $ObjectID		    148
	    Type		    "edit"
	    Name		    "adc_clk_rate"
	    Prompt		    "ADC clock rate (MHz)"
	    Value		    "800"
	  }
	  Object {
	    $ObjectID		    149
	    Type		    "checkbox"
	    Name		    "adc_interleave"
	    Prompt		    "ADC interleave mode"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    150
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"adc"
	Location		[12, 45, 1320, 910]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"147"
	Block {
	  BlockType		  Inport
	  Name			  "sim_in"
	  SID			  "149:1"
	  Position		  [15, 383, 45, 397]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/8"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sync"
	  SID			  "149:2"
	  Position		  [15, 973, 45, 987]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/8"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_data_valid"
	  SID			  "149:3"
	  Position		  [15, 1193, 45, 1207]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  SID			  "149:4"
	  Ports			  [1, 1]
	  Position		  [615, 308, 645, 322]
	  ZOrder		  -4
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant1"
	  SID			  "149:5"
	  Ports			  [1, 1]
	  Position		  [615, 403, 645, 417]
	  ZOrder		  -5
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant10"
	  SID			  "149:6"
	  Ports			  [1, 1]
	  Position		  [615, 772, 645, 788]
	  ZOrder		  -6
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant11"
	  SID			  "149:7"
	  Ports			  [1, 1]
	  Position		  [615, 713, 645, 727]
	  ZOrder		  -7
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant12"
	  SID			  "149:8"
	  Ports			  [1, 1]
	  Position		  [615, 753, 645, 767]
	  ZOrder		  -8
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant13"
	  SID			  "149:9"
	  Ports			  [1, 1]
	  Position		  [615, 867, 645, 883]
	  ZOrder		  -9
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant14"
	  SID			  "149:10"
	  Ports			  [1, 1]
	  Position		  [615, 808, 645, 822]
	  ZOrder		  -10
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant15"
	  SID			  "149:11"
	  Ports			  [1, 1]
	  Position		  [615, 848, 645, 862]
	  ZOrder		  -11
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant2"
	  SID			  "149:12"
	  Ports			  [1, 1]
	  Position		  [615, 347, 645, 363]
	  ZOrder		  -12
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant3"
	  SID			  "149:13"
	  Ports			  [1, 1]
	  Position		  [615, 288, 645, 302]
	  ZOrder		  -13
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant4"
	  SID			  "149:14"
	  Ports			  [1, 1]
	  Position		  [615, 328, 645, 342]
	  ZOrder		  -14
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant5"
	  SID			  "149:15"
	  Ports			  [1, 1]
	  Position		  [615, 442, 645, 458]
	  ZOrder		  -15
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant6"
	  SID			  "149:16"
	  Ports			  [1, 1]
	  Position		  [615, 383, 645, 397]
	  ZOrder		  -16
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant7"
	  SID			  "149:17"
	  Ports			  [1, 1]
	  Position		  [615, 423, 645, 437]
	  ZOrder		  -17
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant8"
	  SID			  "149:18"
	  Ports			  [1, 1]
	  Position		  [615, 733, 645, 747]
	  ZOrder		  -18
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant9"
	  SID			  "149:19"
	  Ports			  [1, 1]
	  Position		  [615, 828, 645, 842]
	  ZOrder		  -19
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei0"
	  SID			  "149:20"
	  Ports			  [1, 1]
	  Position		  [345, 93, 380, 127]
	  ZOrder		  -20
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "1"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei1"
	  SID			  "149:21"
	  Ports			  [1, 1]
	  Position		  [345, 143, 380, 177]
	  ZOrder		  -21
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "3"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei2"
	  SID			  "149:22"
	  Ports			  [1, 1]
	  Position		  [345, 193, 380, 227]
	  ZOrder		  -22
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "5"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei3"
	  SID			  "149:23"
	  Ports			  [1, 1]
	  Position		  [345, 243, 380, 277]
	  ZOrder		  -23
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "7"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq0"
	  SID			  "149:24"
	  Ports			  [1, 1]
	  Position		  [345, 518, 380, 552]
	  ZOrder		  -24
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq1"
	  SID			  "149:25"
	  Ports			  [1, 1]
	  Position		  [345, 568, 380, 602]
	  ZOrder		  -25
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "2"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq2"
	  SID			  "149:26"
	  Ports			  [1, 1]
	  Position		  [345, 618, 380, 652]
	  ZOrder		  -26
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "4"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq3"
	  SID			  "149:27"
	  Ports			  [1, 1]
	  Position		  [345, 668, 380, 702]
	  ZOrder		  -27
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "6"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplesync0"
	  SID			  "149:28"
	  Ports			  [1, 1]
	  Position		  [345, 963, 380, 997]
	  ZOrder		  -28
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplesync1"
	  SID			  "149:29"
	  Ports			  [1, 1]
	  Position		  [345, 1013, 380, 1047]
	  ZOrder		  -29
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "2"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplesync2"
	  SID			  "149:30"
	  Ports			  [1, 1]
	  Position		  [345, 1063, 380, 1097]
	  ZOrder		  -30
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "4"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplesync3"
	  SID			  "149:31"
	  Ports			  [1, 1]
	  Position		  [345, 1113, 380, 1147]
	  ZOrder		  -31
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "6"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "149:32"
	  Ports			  [4, 1]
	  Position		  [665, 284, 695, 366]
	  ZOrder		  -32
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  "149:33"
	  Ports			  [4, 1]
	  Position		  [665, 379, 695, 461]
	  ZOrder		  -33
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator2"
	  SID			  "149:34"
	  Ports			  [4, 1]
	  Position		  [665, 709, 695, 791]
	  ZOrder		  -34
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  SID			  "149:35"
	  Ports			  [4, 1]
	  Position		  [665, 804, 695, 886]
	  ZOrder		  -35
	  ShowName		  off
	  Operator		  "OR"
	  Inputs		  "4"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Bias
	  Name			  "bias"
	  SID			  "149:36"
	  Position		  [165, 380, 195, 400]
	  ZOrder		  -36
	  Bias			  "127.5"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv"
	  SID			  "149:37"
	  Ports			  [1, 1]
	  Position		  [955, 95, 1035, 125]
	  ZOrder		  -37
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv"
	    Location		    [183, 48, 706, 421]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "149:38"
	      Position		      [25, 38, 55, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "149:39"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('b"
	      "lack');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "149:40"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 "
	      "0.91]);\npatch([16 10 18 10 16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 32 24 "
	      "31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "149:41"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs no"
	      "thing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
	      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outp"
	      "ut of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,309"
	      block_type	      "reinterpret"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 "
	      "0.91]);\npatch([11 6 13 6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 20 27 "
	      "22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMEN"
	      "T: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "149:42"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,442,407"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "149:43"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,442,407"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "149:44"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv1"
	  SID			  "149:45"
	  Ports			  [1, 1]
	  Position		  [955, 145, 1035, 175]
	  ZOrder		  -38
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv1"
	    Location		    [183, 48, 706, 421]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "149:46"
	      Position		      [25, 38, 55, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "149:47"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('b"
	      "lack');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "149:48"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 "
	      "0.91]);\npatch([16 10 18 10 16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 32 24 "
	      "31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "149:49"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs no"
	      "thing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
	      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outp"
	      "ut of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 "
	      "0.91]);\npatch([11 6 13 6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 20 27 "
	      "22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMEN"
	      "T: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "149:50"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "149:51"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "149:52"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv2"
	  SID			  "149:53"
	  Ports			  [1, 1]
	  Position		  [955, 195, 1035, 225]
	  ZOrder		  -39
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv2"
	    Location		    [183, 48, 706, 421]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "149:54"
	      Position		      [25, 38, 55, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "149:55"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('b"
	      "lack');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "149:56"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 "
	      "0.91]);\npatch([16 10 18 10 16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 32 24 "
	      "31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "149:57"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs no"
	      "thing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
	      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outp"
	      "ut of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 "
	      "0.91]);\npatch([11 6 13 6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 20 27 "
	      "22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMEN"
	      "T: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "149:58"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "149:59"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "149:60"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv3"
	  SID			  "149:61"
	  Ports			  [1, 1]
	  Position		  [955, 245, 1035, 275]
	  ZOrder		  -40
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv3"
	    Location		    [183, 48, 706, 421]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "149:62"
	      Position		      [25, 38, 55, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "149:63"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('b"
	      "lack');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "149:64"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 "
	      "0.91]);\npatch([16 10 18 10 16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 32 24 "
	      "31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "149:65"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs no"
	      "thing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
	      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outp"
	      "ut of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 "
	      "0.91]);\npatch([11 6 13 6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 20 27 "
	      "22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMEN"
	      "T: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "149:66"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "149:67"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "149:68"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv4"
	  SID			  "149:69"
	  Ports			  [1, 1]
	  Position		  [955, 520, 1035, 550]
	  ZOrder		  -41
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv4"
	    Location		    [183, 48, 706, 421]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "149:70"
	      Position		      [25, 38, 55, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "149:71"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('b"
	      "lack');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "149:72"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 "
	      "0.91]);\npatch([16 10 18 10 16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 32 24 "
	      "31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "149:73"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs no"
	      "thing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
	      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outp"
	      "ut of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 "
	      "0.91]);\npatch([11 6 13 6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 20 27 "
	      "22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMEN"
	      "T: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "149:74"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "149:75"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "149:76"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv5"
	  SID			  "149:77"
	  Ports			  [1, 1]
	  Position		  [955, 570, 1035, 600]
	  ZOrder		  -42
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv5"
	    Location		    [183, 48, 706, 421]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "149:78"
	      Position		      [25, 38, 55, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "149:79"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('b"
	      "lack');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "149:80"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 "
	      "0.91]);\npatch([16 10 18 10 16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 32 24 "
	      "31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "149:81"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs no"
	      "thing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
	      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outp"
	      "ut of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 "
	      "0.91]);\npatch([11 6 13 6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 20 27 "
	      "22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMEN"
	      "T: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "149:82"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "149:83"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "149:84"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv6"
	  SID			  "149:85"
	  Ports			  [1, 1]
	  Position		  [955, 620, 1035, 650]
	  ZOrder		  -43
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv6"
	    Location		    [183, 48, 706, 421]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "149:86"
	      Position		      [25, 38, 55, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "149:87"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('b"
	      "lack');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "149:88"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 "
	      "0.91]);\npatch([16 10 18 10 16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 32 24 "
	      "31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "149:89"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs no"
	      "thing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
	      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outp"
	      "ut of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 "
	      "0.91]);\npatch([11 6 13 6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 20 27 "
	      "22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMEN"
	      "T: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "149:90"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "149:91"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "149:92"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "conv7"
	  SID			  "149:93"
	  Ports			  [1, 1]
	  Position		  [955, 670, 1035, 700]
	  ZOrder		  -44
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "conv7"
	    Location		    [183, 48, 706, 421]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      "149:94"
	      Position		      [25, 38, 55, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "149:95"
	      Ports		      [2, 1]
	      Position		      [265, 32, 315, 83]
	      ZOrder		      -2
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,df1e5aba,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 "
	      "0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54"
	      " 45 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\nfprintf('','COMMENT: end "
	      "icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('b"
	      "lack');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "149:96"
	      Ports		      [1, 1]
	      Position		      [175, 28, 225, 62]
	      ZOrder		      -3
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 "
	      "0.91]);\npatch([16 10 18 10 16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 32 24 "
	      "31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
	      "nd icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      SID		      "149:97"
	      Ports		      [1, 1]
	      Position		      [355, 44, 395, 76]
	      ZOrder		      -4
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs no"
	      "thing.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is force"
	      "d to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an outp"
	      "ut of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "7"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 "
	      "0.91]);\npatch([11 6 13 6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 20 27 "
	      "22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 32 0 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMEN"
	      "T: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      SID		      "149:98"
	      Ports		      [1, 1]
	      Position		      [100, 31, 145, 59]
	      ZOrder		      -5
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      SID		      "149:99"
	      Ports		      [1, 1]
	      Position		      [100, 86, 145, 114]
	      ZOrder		      -6
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "7"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "8.2.02"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 "
	      "0.91]);\npatch([22 17 24 17 22 30 32 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 2"
	      "6 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end i"
	      "con graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprin"
	      "tf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      "149:100"
	      Position		      [420, 53, 450, 67]
	      ZOrder		      -7
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayi0"
	  SID			  "149:101"
	  Ports			  [1, 1]
	  Position		  [435, 97, 465, 123]
	  ZOrder		  -45
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayi1"
	  SID			  "149:102"
	  Ports			  [1, 1]
	  Position		  [435, 147, 465, 173]
	  ZOrder		  -46
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayi2"
	  SID			  "149:103"
	  Ports			  [1, 1]
	  Position		  [435, 197, 465, 223]
	  ZOrder		  -47
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayi3"
	  SID			  "149:104"
	  Ports			  [1, 1]
	  Position		  [435, 247, 465, 273]
	  ZOrder		  -48
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayq0"
	  SID			  "149:105"
	  Ports			  [1, 1]
	  Position		  [430, 522, 460, 548]
	  ZOrder		  -49
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayq1"
	  SID			  "149:106"
	  Ports			  [1, 1]
	  Position		  [430, 572, 460, 598]
	  ZOrder		  -50
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayq2"
	  SID			  "149:107"
	  Ports			  [1, 1]
	  Position		  [430, 622, 460, 648]
	  ZOrder		  -51
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delayq3"
	  SID			  "149:108"
	  Ports			  [1, 1]
	  Position		  [430, 672, 460, 698]
	  ZOrder		  -52
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delaysync0"
	  SID			  "149:109"
	  Ports			  [1, 1]
	  Position		  [430, 967, 460, 993]
	  ZOrder		  -53
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delaysync1"
	  SID			  "149:110"
	  Ports			  [1, 1]
	  Position		  [430, 1017, 460, 1043]
	  ZOrder		  -54
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delaysync2"
	  SID			  "149:111"
	  Ports			  [1, 1]
	  Position		  [430, 1067, 460, 1093]
	  ZOrder		  -55
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delaysync3"
	  SID			  "149:112"
	  Ports			  [1, 1]
	  Position		  [430, 1117, 460, 1143]
	  ZOrder		  -56
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Gain
	  Name			  "gain"
	  SID			  "149:113"
	  Position		  [95, 380, 125, 400]
	  ZOrder		  -57
	  Gain			  "127.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_data_valid"
	  SID			  "149:114"
	  Ports			  [1, 1]
	  Position		  [840, 1188, 895, 1212]
	  ZOrder		  -58
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_datai0"
	  SID			  "149:115"
	  Ports			  [1, 1]
	  Position		  [840, 98, 895, 122]
	  ZOrder		  -59
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_datai1"
	  SID			  "149:116"
	  Ports			  [1, 1]
	  Position		  [840, 148, 895, 172]
	  ZOrder		  -60
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_datai2"
	  SID			  "149:117"
	  Ports			  [1, 1]
	  Position		  [840, 198, 895, 222]
	  ZOrder		  -61
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_datai3"
	  SID			  "149:118"
	  Ports			  [1, 1]
	  Position		  [840, 248, 895, 272]
	  ZOrder		  -62
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_dataq0"
	  SID			  "149:119"
	  Ports			  [1, 1]
	  Position		  [840, 523, 895, 547]
	  ZOrder		  -63
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_dataq1"
	  SID			  "149:120"
	  Ports			  [1, 1]
	  Position		  [840, 573, 895, 597]
	  ZOrder		  -64
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_dataq2"
	  SID			  "149:121"
	  Ports			  [1, 1]
	  Position		  [840, 623, 895, 647]
	  ZOrder		  -65
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_dataq3"
	  SID			  "149:122"
	  Ports			  [1, 1]
	  Position		  [840, 673, 895, 697]
	  ZOrder		  -66
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_outofrangei0"
	  SID			  "149:123"
	  Ports			  [1, 1]
	  Position		  [840, 313, 895, 337]
	  ZOrder		  -67
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_outofrangei1"
	  SID			  "149:124"
	  Ports			  [1, 1]
	  Position		  [840, 408, 895, 432]
	  ZOrder		  -68
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_outofrangeq0"
	  SID			  "149:125"
	  Ports			  [1, 1]
	  Position		  [840, 738, 895, 762]
	  ZOrder		  -69
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_outofrangeq1"
	  SID			  "149:126"
	  Ports			  [1, 1]
	  Position		  [840, 833, 895, 857]
	  ZOrder		  -70
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_sync0"
	  SID			  "149:127"
	  Ports			  [1, 1]
	  Position		  [840, 968, 895, 992]
	  ZOrder		  -71
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_sync1"
	  SID			  "149:128"
	  Ports			  [1, 1]
	  Position		  [840, 1018, 895, 1042]
	  ZOrder		  -72
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_sync2"
	  SID			  "149:129"
	  Ports			  [1, 1]
	  Position		  [840, 1068, 895, 1092]
	  ZOrder		  -73
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc_user_sync3"
	  SID			  "149:130"
	  Ports			  [1, 1]
	  Position		  [840, 1118, 895, 1142]
	  ZOrder		  -74
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0 0 0 0 8 0 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([27 24 29 24 27 32 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o0"
	  SID			  "149:131"
	  Position		  [1080, 528, 1110, 542]
	  ZOrder		  -75
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  SID			  "149:132"
	  Position		  [1080, 103, 1110, 117]
	  ZOrder		  -76
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o2"
	  SID			  "149:133"
	  Position		  [1080, 578, 1110, 592]
	  ZOrder		  -77
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o3"
	  SID			  "149:134"
	  Position		  [1080, 153, 1110, 167]
	  ZOrder		  -78
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o4"
	  SID			  "149:135"
	  Position		  [1080, 628, 1110, 642]
	  ZOrder		  -79
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o5"
	  SID			  "149:136"
	  Position		  [1080, 203, 1110, 217]
	  ZOrder		  -80
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o6"
	  SID			  "149:137"
	  Position		  [1080, 678, 1110, 692]
	  ZOrder		  -81
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o7"
	  SID			  "149:138"
	  Position		  [1080, 253, 1110, 267]
	  ZOrder		  -82
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange0"
	  SID			  "149:139"
	  Position		  [1080, 743, 1110, 757]
	  ZOrder		  -83
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange1"
	  SID			  "149:140"
	  Position		  [1080, 318, 1110, 332]
	  ZOrder		  -84
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange2"
	  SID			  "149:141"
	  Position		  [1080, 838, 1110, 852]
	  ZOrder		  -85
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange3"
	  SID			  "149:142"
	  Position		  [1080, 413, 1110, 427]
	  ZOrder		  -86
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync0"
	  SID			  "149:143"
	  Position		  [1080, 973, 1110, 987]
	  ZOrder		  -87
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync1"
	  SID			  "149:144"
	  Position		  [1080, 1023, 1110, 1037]
	  ZOrder		  -88
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync2"
	  SID			  "149:145"
	  Position		  [1080, 1073, 1110, 1087]
	  ZOrder		  -89
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync3"
	  SID			  "149:146"
	  Position		  [1080, 1123, 1110, 1137]
	  ZOrder		  -90
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_valid"
	  SID			  "149:147"
	  Position		  [1080, 1193, 1110, 1207]
	  ZOrder		  -91
	  Port			  "17"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "delaysync1"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc_user_sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delayq3"
	  SrcPort		  1
	  Points		  [90, 0]
	  Branch {
	    DstBlock		    "xps_library_adc_user_dataq3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    Branch {
	      DstBlock		      "Compare\nTo Constant15"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant13"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayq2"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "xps_library_adc_user_dataq2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 180]
	    Branch {
	      DstBlock		      "Compare\nTo Constant14"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant9"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayq1"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "xps_library_adc_user_dataq1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    Branch {
	      DstBlock		      "Compare\nTo Constant12"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant10"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayi3"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "xps_library_adc_user_datai3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    Branch {
	      DstBlock		      "Compare\nTo Constant7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant5"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayi2"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "xps_library_adc_user_datai2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 180]
	    Branch {
	      DstBlock		      "Compare\nTo Constant6"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayi1"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "xps_library_adc_user_datai1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Compare\nTo Constant4"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Downsamplei0"
	  SrcPort		  1
	  DstBlock		  "delayi0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv7"
	  SrcPort		  1
	  DstBlock		  "o6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_dataq3"
	  SrcPort		  1
	  DstBlock		  "conv7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv6"
	  SrcPort		  1
	  DstBlock		  "o4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_dataq2"
	  SrcPort		  1
	  DstBlock		  "conv6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv5"
	  SrcPort		  1
	  DstBlock		  "o2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_dataq1"
	  SrcPort		  1
	  DstBlock		  "conv5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv4"
	  SrcPort		  1
	  DstBlock		  "o0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_dataq0"
	  SrcPort		  1
	  DstBlock		  "conv4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "o7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "o5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "o3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "o1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_sync0"
	  SrcPort		  1
	  DstBlock		  "sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_outofrangei0"
	  SrcPort		  1
	  DstBlock		  "outofrange1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_datai3"
	  SrcPort		  1
	  DstBlock		  "conv3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_datai2"
	  SrcPort		  1
	  DstBlock		  "conv2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_datai1"
	  SrcPort		  1
	  DstBlock		  "conv1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsampleq3"
	  SrcPort		  1
	  DstBlock		  "delayq3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsampleq2"
	  SrcPort		  1
	  DstBlock		  "delayq2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsampleq1"
	  SrcPort		  1
	  DstBlock		  "delayq1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplei3"
	  SrcPort		  1
	  DstBlock		  "delayi3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplei2"
	  SrcPort		  1
	  DstBlock		  "delayi2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplei1"
	  SrcPort		  1
	  DstBlock		  "delayi1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delayi0"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "xps_library_adc_user_datai0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 185]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Compare\nTo Constant3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Downsampleq0"
	  SrcPort		  1
	  DstBlock		  "delayq0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delayq0"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "xps_library_adc_user_dataq0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 185]
	    Branch {
	      DstBlock		      "Compare\nTo Constant11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant8"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_outofrangei1"
	  SrcPort		  1
	  DstBlock		  "outofrange3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant3"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant4"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant2"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc_user_outofrangei0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant6"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant7"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant5"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc_user_outofrangei1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_outofrangeq0"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "outofrange0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_outofrangeq1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "outofrange2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant11"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant8"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant12"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant10"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical\nOperator2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_adc_user_outofrangeq0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant14"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant9"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant15"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant13"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_adc_user_outofrangeq1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_sync"
	  SrcPort		  1
	  Points		  [260, 0]
	  Branch {
	    DstBlock		    "Downsamplesync0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      DstBlock		      "Downsamplesync1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      Branch {
		DstBlock		"Downsamplesync2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Downsamplesync3"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Downsamplesync0"
	  SrcPort		  1
	  DstBlock		  "delaysync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplesync1"
	  SrcPort		  1
	  DstBlock		  "delaysync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delaysync0"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc_user_sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_sync1"
	  SrcPort		  1
	  DstBlock		  "sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplesync2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "delaysync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplesync3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "delaysync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delaysync2"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc_user_sync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delaysync3"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc_user_sync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_sync2"
	  SrcPort		  1
	  DstBlock		  "sync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_sync3"
	  SrcPort		  1
	  DstBlock		  "sync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_data_valid"
	  SrcPort		  1
	  DstBlock		  "data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_data_valid"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc_user_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc_user_datai0"
	  SrcPort		  1
	  DstBlock		  "conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_in"
	  SrcPort		  1
	  DstBlock		  "gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gain"
	  SrcPort		  1
	  DstBlock		  "bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bias"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Downsamplei0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsamplei1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsamplei2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsamplei3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq3"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "adc083000x2"
      SID		      "150"
      Tag		      "xps:adc083000x2"
      Ports		      [5, 22]
      Position		      [685, 713, 850, 1102]
      ZOrder		      -9
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		151
	$ClassName		"Simulink.Mask"
	Type			"adc_083000x2"
	Description		"The ADC block converts analog inputs to digital outputs. \nEvery clock cycle, the inputs are sampled an"
	"d digitized to \n8 bit binary point numbers in the range of [-1, 1).  \n\nOnline block-specific documentation: http:/"
	"/casper.berkeley.edu/wiki/Adc083000"
	Help			"eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\sys_adc\\sys_adc.html''])')"
	Initialization		"adc083000_mask;"
	SelfModifiable		"on"
	Display			"\n"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  9
	  Object {
	    $ObjectID		    152
	    Type		    "checkbox"
	    Name		    "use_adc0"
	    Prompt		    "Use ZD0K0?"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    153
	    Type		    "checkbox"
	    Name		    "use_adc1"
	    Prompt		    "Use ZDOK1?"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    154
	    Type		    "checkbox"
	    Name		    "demux_adc"
	    Prompt		    "Demux ADCs by 2?"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    155
	    Type		    "checkbox"
	    Name		    "clock_sync"
	    Prompt		    "Interleave 2 ADC boards?"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    156
	    Type		    "checkbox"
	    Name		    "verbose"
	    Prompt		    "Verbose Block Creation?"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    157
	    Type		    "checkbox"
	    Name		    "using_ctrl"
	    Prompt		    "Add ports for control registers?"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    158
	    Type		    "edit"
	    Name		    "adc_clk_rate"
	    Prompt		    "ADC clock rate (MHz)"
	    Value		    "1000"
	  }
	  Object {
	    $ObjectID		    159
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample Period"
	    Value		    "1"
	  }
	  Object {
	    $ObjectID		    160
	    Type		    "edit"
	    Name		    "bit_width"
	    Prompt		    "Output Bit Width"
	    Value		    "8"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"adc083000x2"
	Location		[61, 45, 1634, 1176]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"66"
	Block {
	  BlockType		  Inport
	  Name			  "adc0_sync_sim"
	  SID			  "150:1"
	  Position		  [310, 903, 340, 917]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "adc0_data_valid_sim"
	  SID			  "150:2"
	  Position		  [310, 1003, 340, 1017]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc_data_in"
	  SID			  "150:3"
	  Position		  [310, 208, 340, 222]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "adc1_sync_sim"
	  SID			  "150:4"
	  Position		  [310, 1053, 340, 1067]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "adc1_data_valid_sim"
	  SID			  "150:5"
	  Position		  [310, 1153, 340, 1167]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "adc_sim"
	  SID			  "150:6"
	  Ports			  [1, 17]
	  Position		  [425, 95, 520, 335]
	  ZOrder		  -6
	  AncestorBlock		  "xps_library/ADCs/adc_sim"
	  LibraryVersion	  "*"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    161
	    $ClassName		    "Simulink.Mask"
	    Type		    "adc_sim"
	    Description		    "This block simulates the behavior of a demuxed ADC, which takes\nas input a waveform and return"
	    "s digital samples in parallel at\na slower rate.  \n\nThis block is used to simulate the behavior "
	    Initialization	    "adc_sim_init(gcb, ...\n    'nStreams', nStreams, ...\n    'bit_width', bit_width);"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      2
	      Object {
		$ObjectID		162
		Type			"edit"
		Name			"nStreams"
		Prompt			"Number of Output Streams"
		Value			"16"
	      }
	      Object {
		$ObjectID		163
		Type			"edit"
		Name			"bit_width"
		Prompt			"Sample Bit Width"
		Value			"8"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "adc_sim"
	    Location		    [67, 45, 1025, 807]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "37"
	    Block {
	      BlockType		      Inport
	      Name		      "sim_adc_data_in"
	      SID		      "150:6:1"
	      Position		      [310, 103, 340, 117]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Bias
	      Name		      "adc_bias"
	      SID		      "150:6:2"
	      Position		      [445, 100, 475, 120]
	      ZOrder		      -2
	      Bias		      "128"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "adc_gain"
	      SID		      "150:6:3"
	      Position		      [390, 100, 420, 120]
	      ZOrder		      -3
	      Gain		      "128"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "overflow_detector"
	      SID		      "150:6:4"
	      Ports		      [16, 1]
	      Position		      [740, 989, 850, 1181]
	      ZOrder		      -4
	      AncestorBlock	      "casper_library/Misc/of_detect_bus"
	      LibraryVersion	      "*"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		164
		$ClassName		"Simulink.Mask"
		Type			"of_detect_bus"
		Initialization		"adc_overflow_detector_init(gcb, ...\n    'nStreams', nStreams, ...\n    'bit_width', bit_width);"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  2
		  Object {
		    $ObjectID		    165
		    Type		    "edit"
		    Name		    "nStreams"
		    Prompt		    "Number of Streams"
		    Value		    "16"
		  }
		  Object {
		    $ObjectID		    166
		    Type		    "edit"
		    Name		    "bit_width"
		    Prompt		    "Bit Width"
		    Value		    "8"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"overflow_detector"
		Location		[550, 143, 955, 799]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"26"
		Block {
		  BlockType		  Inport
		  Name			  "s0"
		  SID			  "150:6:4:1"
		  Position		  [45, 33, 75, 47]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s1"
		  SID			  "150:6:4:2"
		  Position		  [45, 118, 75, 132]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s2"
		  SID			  "150:6:4:3"
		  Position		  [45, 203, 75, 217]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s3"
		  SID			  "150:6:4:4"
		  Position		  [45, 288, 75, 302]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s4"
		  SID			  "150:6:4:5"
		  Position		  [45, 373, 75, 387]
		  ZOrder		  -5
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s5"
		  SID			  "150:6:4:6"
		  Position		  [45, 458, 75, 472]
		  ZOrder		  -6
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s6"
		  SID			  "150:6:4:7"
		  Position		  [45, 543, 75, 557]
		  ZOrder		  -7
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s7"
		  SID			  "150:6:4:8"
		  Position		  [45, 628, 75, 642]
		  ZOrder		  -8
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s8"
		  SID			  "150:6:4:9"
		  Position		  [45, 58, 75, 72]
		  ZOrder		  -9
		  Port			  "9"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s9"
		  SID			  "150:6:4:10"
		  Position		  [45, 143, 75, 157]
		  ZOrder		  -10
		  Port			  "10"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s10"
		  SID			  "150:6:4:11"
		  Position		  [45, 228, 75, 242]
		  ZOrder		  -11
		  Port			  "11"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s11"
		  SID			  "150:6:4:12"
		  Position		  [45, 313, 75, 327]
		  ZOrder		  -12
		  Port			  "12"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s12"
		  SID			  "150:6:4:13"
		  Position		  [45, 398, 75, 412]
		  ZOrder		  -13
		  Port			  "13"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s13"
		  SID			  "150:6:4:14"
		  Position		  [45, 483, 75, 497]
		  ZOrder		  -14
		  Port			  "14"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s14"
		  SID			  "150:6:4:15"
		  Position		  [45, 568, 75, 582]
		  ZOrder		  -15
		  Port			  "15"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "s15"
		  SID			  "150:6:4:16"
		  Position		  [45, 653, 75, 667]
		  ZOrder		  -16
		  Port			  "16"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "150:6:4:17"
		  Ports			  [8, 1]
		  Position		  [235, 119, 265, 156]
		  ZOrder		  -17
		  Inputs		  "++++++++"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Reference
		  Name			  "of0"
		  SID			  "150:6:4:18"
		  Ports			  [2, 1]
		  Position		  [105, 25, 145, 80]
		  ZOrder		  -18
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of1"
		  SID			  "150:6:4:19"
		  Ports			  [2, 1]
		  Position		  [105, 110, 145, 165]
		  ZOrder		  -19
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of2"
		  SID			  "150:6:4:20"
		  Ports			  [2, 1]
		  Position		  [105, 195, 145, 250]
		  ZOrder		  -20
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of3"
		  SID			  "150:6:4:21"
		  Ports			  [2, 1]
		  Position		  [105, 280, 145, 335]
		  ZOrder		  -21
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of4"
		  SID			  "150:6:4:22"
		  Ports			  [2, 1]
		  Position		  [105, 365, 145, 420]
		  ZOrder		  -22
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of5"
		  SID			  "150:6:4:23"
		  Ports			  [2, 1]
		  Position		  [105, 450, 145, 505]
		  ZOrder		  -23
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of6"
		  SID			  "150:6:4:24"
		  Ports			  [2, 1]
		  Position		  [105, 535, 145, 590]
		  ZOrder		  -24
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Reference
		  Name			  "of7"
		  SID			  "150:6:4:25"
		  Ports			  [2, 1]
		  Position		  [105, 620, 145, 675]
		  ZOrder		  -25
		  SourceBlock		  "casper_library/Misc/of1"
		  SourceType		  "of"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData "off"
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  bit_num		  "0"
		  n_adc_bits		  "8"
		}
		Block {
		  BlockType		  Outport
		  Name			  "overflow"
		  SID			  "150:6:4:26"
		  Position		  [285, 118, 315, 132]
		  ZOrder		  -26
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "s0"
		  SrcPort		  1
		  DstBlock		  "of0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s8"
		  SrcPort		  1
		  DstBlock		  "of0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of0"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s1"
		  SrcPort		  1
		  DstBlock		  "of1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s9"
		  SrcPort		  1
		  DstBlock		  "of1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of1"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "s2"
		  SrcPort		  1
		  DstBlock		  "of2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s10"
		  SrcPort		  1
		  DstBlock		  "of2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of2"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "s3"
		  SrcPort		  1
		  DstBlock		  "of3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s11"
		  SrcPort		  1
		  DstBlock		  "of3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of3"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "s4"
		  SrcPort		  1
		  DstBlock		  "of4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s12"
		  SrcPort		  1
		  DstBlock		  "of4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of4"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "s5"
		  SrcPort		  1
		  DstBlock		  "of5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s13"
		  SrcPort		  1
		  DstBlock		  "of5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of5"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "s6"
		  SrcPort		  1
		  DstBlock		  "of6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s14"
		  SrcPort		  1
		  DstBlock		  "of6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of6"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "s7"
		  SrcPort		  1
		  DstBlock		  "of7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "s15"
		  SrcPort		  1
		  DstBlock		  "of7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "of7"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "overflow"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample0_ds"
	      SID		      "150:6:5"
	      Ports		      [1, 1]
	      Position		      [640, 93, 675, 127]
	      ZOrder		      -5
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "1"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample10_ds"
	      SID		      "150:6:6"
	      Ports		      [1, 1]
	      Position		      [640, 593, 675, 627]
	      ZOrder		      -6
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "11"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample11_ds"
	      SID		      "150:6:7"
	      Ports		      [1, 1]
	      Position		      [640, 643, 675, 677]
	      ZOrder		      -7
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "12"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample12_ds"
	      SID		      "150:6:8"
	      Ports		      [1, 1]
	      Position		      [640, 693, 675, 727]
	      ZOrder		      -8
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "13"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample13_ds"
	      SID		      "150:6:9"
	      Ports		      [1, 1]
	      Position		      [640, 743, 675, 777]
	      ZOrder		      -9
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "14"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample14_ds"
	      SID		      "150:6:10"
	      Ports		      [1, 1]
	      Position		      [640, 793, 675, 827]
	      ZOrder		      -10
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "15"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample15_ds"
	      SID		      "150:6:11"
	      Ports		      [1, 1]
	      Position		      [640, 843, 675, 877]
	      ZOrder		      -11
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "0"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample1_ds"
	      SID		      "150:6:12"
	      Ports		      [1, 1]
	      Position		      [640, 143, 675, 177]
	      ZOrder		      -12
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "2"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample2_ds"
	      SID		      "150:6:13"
	      Ports		      [1, 1]
	      Position		      [640, 193, 675, 227]
	      ZOrder		      -13
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "3"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample3_ds"
	      SID		      "150:6:14"
	      Ports		      [1, 1]
	      Position		      [640, 243, 675, 277]
	      ZOrder		      -14
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "4"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample4_ds"
	      SID		      "150:6:15"
	      Ports		      [1, 1]
	      Position		      [640, 293, 675, 327]
	      ZOrder		      -15
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "5"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample5_ds"
	      SID		      "150:6:16"
	      Ports		      [1, 1]
	      Position		      [640, 343, 675, 377]
	      ZOrder		      -16
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "6"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample6_ds"
	      SID		      "150:6:17"
	      Ports		      [1, 1]
	      Position		      [640, 393, 675, 427]
	      ZOrder		      -17
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "7"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample7_ds"
	      SID		      "150:6:18"
	      Ports		      [1, 1]
	      Position		      [640, 443, 675, 477]
	      ZOrder		      -18
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "8"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample8_ds"
	      SID		      "150:6:19"
	      Ports		      [1, 1]
	      Position		      [640, 493, 675, 527]
	      ZOrder		      -19
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "9"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sample9_ds"
	      SID		      "150:6:20"
	      Ports		      [1, 1]
	      Position		      [640, 543, 675, 577]
	      ZOrder		      -20
	      SourceBlock	      "dspsigops/Downsample"
	      SourceType	      "Downsample"
	      N			      "16"
	      phase		      "10"
	      ic		      "0"
	      smode		      "Force single rate"
	      fmode		      "Maintain input frame size"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s0"
	      SID		      "150:6:21"
	      Position		      [735, 103, 765, 117]
	      ZOrder		      -21
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s1"
	      SID		      "150:6:22"
	      Position		      [735, 153, 765, 167]
	      ZOrder		      -22
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s2"
	      SID		      "150:6:23"
	      Position		      [735, 203, 765, 217]
	      ZOrder		      -23
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s3"
	      SID		      "150:6:24"
	      Position		      [735, 253, 765, 267]
	      ZOrder		      -24
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s4"
	      SID		      "150:6:25"
	      Position		      [735, 303, 765, 317]
	      ZOrder		      -25
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s5"
	      SID		      "150:6:26"
	      Position		      [735, 353, 765, 367]
	      ZOrder		      -26
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s6"
	      SID		      "150:6:27"
	      Position		      [735, 403, 765, 417]
	      ZOrder		      -27
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s7"
	      SID		      "150:6:28"
	      Position		      [735, 453, 765, 467]
	      ZOrder		      -28
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s8"
	      SID		      "150:6:29"
	      Position		      [735, 503, 765, 517]
	      ZOrder		      -29
	      Port		      "9"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s9"
	      SID		      "150:6:30"
	      Position		      [735, 553, 765, 567]
	      ZOrder		      -30
	      Port		      "10"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s10"
	      SID		      "150:6:31"
	      Position		      [735, 603, 765, 617]
	      ZOrder		      -31
	      Port		      "11"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s11"
	      SID		      "150:6:32"
	      Position		      [735, 653, 765, 667]
	      ZOrder		      -32
	      Port		      "12"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s12"
	      SID		      "150:6:33"
	      Position		      [735, 703, 765, 717]
	      ZOrder		      -33
	      Port		      "13"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s13"
	      SID		      "150:6:34"
	      Position		      [735, 753, 765, 767]
	      ZOrder		      -34
	      Port		      "14"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s14"
	      SID		      "150:6:35"
	      Position		      [735, 803, 765, 817]
	      ZOrder		      -35
	      Port		      "15"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "s15"
	      SID		      "150:6:36"
	      Position		      [735, 853, 765, 867]
	      ZOrder		      -36
	      Port		      "16"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      SID		      "150:6:37"
	      Position		      [865, 598, 895, 612]
	      ZOrder		      -37
	      Port		      "17"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sim_adc_data_in"
	      SrcPort		      1
	      DstBlock		      "adc_gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_gain"
	      SrcPort		      1
	      DstBlock		      "adc_bias"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "overflow_detector"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adc_bias"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"sample0_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample1_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample2_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample3_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample4_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample5_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample6_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample7_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample8_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample9_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample10_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample11_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample12_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample13_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample14_ds"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sample15_ds"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample0_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			1
	      }
	      Branch {
		DstBlock		"s0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample1_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			2
	      }
	      Branch {
		DstBlock		"s1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample2_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			3
	      }
	      Branch {
		DstBlock		"s2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample3_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			4
	      }
	      Branch {
		DstBlock		"s3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample4_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			5
	      }
	      Branch {
		DstBlock		"s4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample5_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			6
	      }
	      Branch {
		DstBlock		"s5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample6_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			7
	      }
	      Branch {
		DstBlock		"s6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample7_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			8
	      }
	      Branch {
		DstBlock		"s7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample8_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			9
	      }
	      Branch {
		DstBlock		"s8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample9_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			10
	      }
	      Branch {
		DstBlock		"s9"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample10_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			11
	      }
	      Branch {
		DstBlock		"s10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample11_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			12
	      }
	      Branch {
		DstBlock		"s11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample12_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			13
	      }
	      Branch {
		DstBlock		"s12"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample13_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			14
	      }
	      Branch {
		DstBlock		"s13"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample14_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			15
	      }
	      Branch {
		DstBlock		"s14"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sample15_ds"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"overflow_detector"
		DstPort			16
	      }
	      Branch {
		DstBlock		"s15"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_data_valid"
	  SID			  "150:7"
	  Ports			  [1, 1]
	  Position		  [840, 998, 895, 1022]
	  ZOrder		  -7
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_outofrange"
	  SID			  "150:8"
	  Ports			  [1, 1]
	  Position		  [840, 948, 895, 972]
	  ZOrder		  -8
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s0"
	  SID			  "150:9"
	  Ports			  [1, 1]
	  Position		  [840, 98, 895, 122]
	  ZOrder		  -9
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s0_conv"
	  SID			  "150:10"
	  Ports			  [1, 1]
	  Position		  [1050, 95, 1130, 125]
	  ZOrder		  -10
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s1"
	  SID			  "150:11"
	  Ports			  [1, 1]
	  Position		  [840, 198, 895, 222]
	  ZOrder		  -11
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s1_conv"
	  SID			  "150:12"
	  Ports			  [1, 1]
	  Position		  [1050, 195, 1130, 225]
	  ZOrder		  -12
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s2"
	  SID			  "150:13"
	  Ports			  [1, 1]
	  Position		  [840, 298, 895, 322]
	  ZOrder		  -13
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s2_conv"
	  SID			  "150:14"
	  Ports			  [1, 1]
	  Position		  [1050, 295, 1130, 325]
	  ZOrder		  -14
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s3"
	  SID			  "150:15"
	  Ports			  [1, 1]
	  Position		  [840, 398, 895, 422]
	  ZOrder		  -15
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s3_conv"
	  SID			  "150:16"
	  Ports			  [1, 1]
	  Position		  [1050, 395, 1130, 425]
	  ZOrder		  -16
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s4"
	  SID			  "150:17"
	  Ports			  [1, 1]
	  Position		  [840, 498, 895, 522]
	  ZOrder		  -17
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s4_conv"
	  SID			  "150:18"
	  Ports			  [1, 1]
	  Position		  [1050, 495, 1130, 525]
	  ZOrder		  -18
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s5"
	  SID			  "150:19"
	  Ports			  [1, 1]
	  Position		  [840, 598, 895, 622]
	  ZOrder		  -19
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s5_conv"
	  SID			  "150:20"
	  Ports			  [1, 1]
	  Position		  [1050, 595, 1130, 625]
	  ZOrder		  -20
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s6"
	  SID			  "150:21"
	  Ports			  [1, 1]
	  Position		  [840, 698, 895, 722]
	  ZOrder		  -21
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s6_conv"
	  SID			  "150:22"
	  Ports			  [1, 1]
	  Position		  [1050, 695, 1130, 725]
	  ZOrder		  -22
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s7"
	  SID			  "150:23"
	  Ports			  [1, 1]
	  Position		  [840, 798, 895, 822]
	  ZOrder		  -23
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_s7_conv"
	  SID			  "150:24"
	  Ports			  [1, 1]
	  Position		  [1050, 795, 1130, 825]
	  ZOrder		  -24
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc0_user_sync"
	  SID			  "150:25"
	  Ports			  [1, 1]
	  Position		  [840, 898, 895, 922]
	  ZOrder		  -25
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_data_valid"
	  SID			  "150:26"
	  Ports			  [1, 1]
	  Position		  [840, 1148, 895, 1172]
	  ZOrder		  -26
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_outofrange"
	  SID			  "150:27"
	  Ports			  [1, 1]
	  Position		  [840, 1098, 895, 1122]
	  ZOrder		  -27
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s0"
	  SID			  "150:28"
	  Ports			  [1, 1]
	  Position		  [840, 148, 895, 172]
	  ZOrder		  -28
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s0_conv"
	  SID			  "150:29"
	  Ports			  [1, 1]
	  Position		  [1050, 145, 1130, 175]
	  ZOrder		  -29
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s1"
	  SID			  "150:30"
	  Ports			  [1, 1]
	  Position		  [840, 248, 895, 272]
	  ZOrder		  -30
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s1_conv"
	  SID			  "150:31"
	  Ports			  [1, 1]
	  Position		  [1050, 245, 1130, 275]
	  ZOrder		  -31
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s2"
	  SID			  "150:32"
	  Ports			  [1, 1]
	  Position		  [840, 348, 895, 372]
	  ZOrder		  -32
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s2_conv"
	  SID			  "150:33"
	  Ports			  [1, 1]
	  Position		  [1050, 345, 1130, 375]
	  ZOrder		  -33
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s3"
	  SID			  "150:34"
	  Ports			  [1, 1]
	  Position		  [840, 448, 895, 472]
	  ZOrder		  -34
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s3_conv"
	  SID			  "150:35"
	  Ports			  [1, 1]
	  Position		  [1050, 445, 1130, 475]
	  ZOrder		  -35
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s4"
	  SID			  "150:36"
	  Ports			  [1, 1]
	  Position		  [840, 548, 895, 572]
	  ZOrder		  -36
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s4_conv"
	  SID			  "150:37"
	  Ports			  [1, 1]
	  Position		  [1050, 545, 1130, 575]
	  ZOrder		  -37
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s5"
	  SID			  "150:38"
	  Ports			  [1, 1]
	  Position		  [840, 648, 895, 672]
	  ZOrder		  -38
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s5_conv"
	  SID			  "150:39"
	  Ports			  [1, 1]
	  Position		  [1050, 645, 1130, 675]
	  ZOrder		  -39
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s6"
	  SID			  "150:40"
	  Ports			  [1, 1]
	  Position		  [840, 748, 895, 772]
	  ZOrder		  -40
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s6_conv"
	  SID			  "150:41"
	  Ports			  [1, 1]
	  Position		  [1050, 745, 1130, 775]
	  ZOrder		  -41
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s7"
	  SID			  "150:42"
	  Ports			  [1, 1]
	  Position		  [840, 848, 895, 872]
	  ZOrder		  -42
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_s7_conv"
	  SID			  "150:43"
	  Ports			  [1, 1]
	  Position		  [1050, 845, 1130, 875]
	  ZOrder		  -43
	  SourceBlock		  "xps_library/ADCs/conv"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bit_width		  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc083000x2_adc1_user_sync"
	  SID			  "150:44"
	  Ports			  [1, 1]
	  Position		  [840, 1048, 895, 1072]
	  ZOrder		  -44
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.3"
	  sg_icon_stat		  "55,24,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.381818 0.309091 0.418182 0.309091 0.381818 0.490909 0.527273 0.563636 0.690909 0.6 0.509091 0.436364 0.545455"
	  " 0.436364 0.509091 0.6 0.690909 0.563636 0.527273 0.490909 0.381818 ],[0.125 0.291667 0.541667 0.791667 0.958333 0."
	  "958333 0.875 0.958333 0.958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0"
	  ".125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
	  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolo"
	  "r('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s0"
	  SID			  "150:45"
	  Position		  [1220, 103, 1250, 117]
	  ZOrder		  -45
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_s0"
	  SID			  "150:46"
	  Position		  [1220, 153, 1250, 167]
	  ZOrder		  -46
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s1"
	  SID			  "150:47"
	  Position		  [1220, 203, 1250, 217]
	  ZOrder		  -47
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_s1"
	  SID			  "150:48"
	  Position		  [1220, 253, 1250, 267]
	  ZOrder		  -48
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s2"
	  SID			  "150:49"
	  Position		  [1220, 303, 1250, 317]
	  ZOrder		  -49
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_s2"
	  SID			  "150:50"
	  Position		  [1220, 353, 1250, 367]
	  ZOrder		  -50
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s3"
	  SID			  "150:51"
	  Position		  [1220, 403, 1250, 417]
	  ZOrder		  -51
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_s3"
	  SID			  "150:52"
	  Position		  [1220, 453, 1250, 467]
	  ZOrder		  -52
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s4"
	  SID			  "150:53"
	  Position		  [1220, 503, 1250, 517]
	  ZOrder		  -53
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_s4"
	  SID			  "150:54"
	  Position		  [1220, 553, 1250, 567]
	  ZOrder		  -54
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s5"
	  SID			  "150:55"
	  Position		  [1220, 603, 1250, 617]
	  ZOrder		  -55
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_s5"
	  SID			  "150:56"
	  Position		  [1220, 653, 1250, 667]
	  ZOrder		  -56
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s6"
	  SID			  "150:57"
	  Position		  [1220, 703, 1250, 717]
	  ZOrder		  -57
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_s6"
	  SID			  "150:58"
	  Position		  [1220, 753, 1250, 767]
	  ZOrder		  -58
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_s7"
	  SID			  "150:59"
	  Position		  [1220, 803, 1250, 817]
	  ZOrder		  -59
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_s7"
	  SID			  "150:60"
	  Position		  [1220, 853, 1250, 867]
	  ZOrder		  -60
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_sync"
	  SID			  "150:61"
	  Position		  [1220, 903, 1250, 917]
	  ZOrder		  -61
	  Port			  "17"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_outofrange"
	  SID			  "150:62"
	  Position		  [1220, 953, 1250, 967]
	  ZOrder		  -62
	  Port			  "18"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc0_data_valid"
	  SID			  "150:63"
	  Position		  [1220, 1003, 1250, 1017]
	  ZOrder		  -63
	  Port			  "19"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_sync"
	  SID			  "150:64"
	  Position		  [1220, 1053, 1250, 1067]
	  ZOrder		  -64
	  Port			  "20"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_outofrange"
	  SID			  "150:65"
	  Position		  [1220, 1103, 1250, 1117]
	  ZOrder		  -65
	  Port			  "21"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "adc1_data_valid"
	  SID			  "150:66"
	  Position		  [1220, 1153, 1250, 1167]
	  ZOrder		  -66
	  Port			  "22"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sim_adc_data_in"
	  SrcPort		  1
	  DstBlock		  "adc_sim"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s0"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s0_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s0_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  2
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s0"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s0_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s0_conv"
	  SrcPort		  1
	  DstBlock		  "adc1_s0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  3
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s1"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s1_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s1_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  4
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s1"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s1_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s1_conv"
	  SrcPort		  1
	  DstBlock		  "adc1_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  5
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s2"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s2_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s2_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  6
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s2"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s2_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s2_conv"
	  SrcPort		  1
	  DstBlock		  "adc1_s2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  7
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s3"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s3_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s3_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  8
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s3"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s3_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s3_conv"
	  SrcPort		  1
	  DstBlock		  "adc1_s3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  9
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s4"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s4_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s4_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  10
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s4"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s4_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s4_conv"
	  SrcPort		  1
	  DstBlock		  "adc1_s4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  11
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s5"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s5_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s5_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  12
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s5"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s5_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s5_conv"
	  SrcPort		  1
	  DstBlock		  "adc1_s5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  13
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s6"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s6_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s6_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  14
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s6"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s6_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s6_conv"
	  SrcPort		  1
	  DstBlock		  "adc1_s6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  15
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s7"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_s7_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_s7_conv"
	  SrcPort		  1
	  DstBlock		  "adc0_s7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  16
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s7"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_s7_conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_s7_conv"
	  SrcPort		  1
	  DstBlock		  "adc1_s7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_sync_sim"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_sync"
	  SrcPort		  1
	  DstBlock		  "adc0_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc_sim"
	  SrcPort		  17
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "xps_library_adc083000x2_adc0_user_outofrange"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "xps_library_adc083000x2_adc1_user_outofrange"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_outofrange"
	  SrcPort		  1
	  DstBlock		  "adc0_outofrange"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc0_data_valid_sim"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc0_user_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc0_user_data_valid"
	  SrcPort		  1
	  DstBlock		  "adc0_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc1_sync_sim"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_sync"
	  SrcPort		  1
	  DstBlock		  "adc1_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_outofrange"
	  SrcPort		  1
	  DstBlock		  "adc1_outofrange"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc1_data_valid_sim"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc083000x2_adc1_user_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc083000x2_adc1_user_data_valid"
	  SrcPort		  1
	  DstBlock		  "adc1_data_valid"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "adc1x1800-10"
      SID		      "436"
      Tag		      "xps:mkadc"
      Ports		      [4, 18]
      Position		      [1105, 711, 1285, 1069]
      ZOrder		      -10
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		167
	$ClassName		"Simulink.Mask"
	Type			"mkadc  "
	Description		"ADC1x1800-10\nSingle Input, Max 1.8G Sample, 10bit\nDemux by 4\nADC: e2v AT84AS008CGL\nDEMUX by 2: AT84"
	"CS001VTP  \nDEMUX by 2: FPGA"
	Help			"ADC1x1800"
	Initialization		"mkadc_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  4
	  Object {
	    $ObjectID		    168
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "adc0"
	      Cell		      "adc1"
	      PropName		      "TypeOptions"
	    }
	    Name		    "adc_brd"
	    Prompt		    "ADC board"
	    Value		    "adc0"
	  }
	  Object {
	    $ObjectID		    169
	    Type		    "edit"
	    Name		    "adc_clk_rate"
	    Prompt		    "ADC clock rate (MHz)"
	    Value		    "1800"
	  }
	  Object {
	    $ObjectID		    170
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	  }
	  Object {
	    $ObjectID		    171
	    Type		    "checkbox"
	    Name		    "gray_en"
	    Prompt		    "Gray Code Enable"
	    Value		    "on"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"adc1x1800-10"
	Location		[197, 18, 2137, 1090]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"95"
	SIDPrevWatermark	"95"
	Block {
	  BlockType		  Inport
	  Name			  "sim_in"
	  SID			  "436:1"
	  Position		  [15, 383, 45, 397]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/8"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sync"
	  SID			  "436:2"
	  Position		  [15, 893, 45, 907]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/8"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_data_valid"
	  SID			  "436:3"
	  Position		  [25, 1303, 55, 1317]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "demux_tst_pat_en"
	  SID			  "436:4"
	  Position		  [1240, 43, 1270, 57]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	  SampleTime		  "sample_period/8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  SID			  "436:5"
	  Ports			  [1, 1]
	  Position		  [615, 228, 645, 242]
	  ZOrder		  -5
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">"
	  const			  "1023"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant1"
	  SID			  "436:6"
	  Ports			  [1, 1]
	  Position		  [615, 323, 645, 337]
	  ZOrder		  -6
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">"
	  const			  "1023"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant10"
	  SID			  "436:7"
	  Ports			  [1, 1]
	  Position		  [615, 692, 645, 708]
	  ZOrder		  -7
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">"
	  const			  "1023"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant11"
	  SID			  "436:8"
	  Ports			  [1, 1]
	  Position		  [615, 633, 645, 647]
	  ZOrder		  -8
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  "<"
	  const			  "0"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant12"
	  SID			  "436:9"
	  Ports			  [1, 1]
	  Position		  [615, 673, 645, 687]
	  ZOrder		  -9
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  "<"
	  const			  "0"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant13"
	  SID			  "436:10"
	  Ports			  [1, 1]
	  Position		  [615, 787, 645, 803]
	  ZOrder		  -10
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">"
	  const			  "1023"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant14"
	  SID			  "436:11"
	  Ports			  [1, 1]
	  Position		  [615, 728, 645, 742]
	  ZOrder		  -11
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  "<"
	  const			  "0"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant15"
	  SID			  "436:12"
	  Ports			  [1, 1]
	  Position		  [615, 768, 645, 782]
	  ZOrder		  -12
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  "<"
	  const			  "0"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant2"
	  SID			  "436:13"
	  Ports			  [1, 1]
	  Position		  [615, 267, 645, 283]
	  ZOrder		  -13
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">"
	  const			  "1023"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant3"
	  SID			  "436:14"
	  Ports			  [1, 1]
	  Position		  [615, 208, 645, 222]
	  ZOrder		  -14
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  "<"
	  const			  "0"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant4"
	  SID			  "436:15"
	  Ports			  [1, 1]
	  Position		  [615, 248, 645, 262]
	  ZOrder		  -15
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  "<"
	  const			  "0"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant5"
	  SID			  "436:16"
	  Ports			  [1, 1]
	  Position		  [615, 362, 645, 378]
	  ZOrder		  -16
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">"
	  const			  "1023"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant6"
	  SID			  "436:17"
	  Ports			  [1, 1]
	  Position		  [615, 303, 645, 317]
	  ZOrder		  -17
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  "<"
	  const			  "0"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant7"
	  SID			  "436:18"
	  Ports			  [1, 1]
	  Position		  [615, 343, 645, 357]
	  ZOrder		  -18
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  "<"
	  const			  "0"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant8"
	  SID			  "436:19"
	  Ports			  [1, 1]
	  Position		  [615, 653, 645, 667]
	  ZOrder		  -19
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">"
	  const			  "1023"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant9"
	  SID			  "436:20"
	  Ports			  [1, 1]
	  Position		  [615, 748, 645, 762]
	  ZOrder		  -20
	  ShowName		  off
	  LibraryVersion	  "1.281"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">"
	  const			  "1023"
	  OutDataTypeStr	  "boolean"
	  ZeroCross		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei0"
	  SID			  "436:21"
	  Ports			  [1, 1]
	  Position		  [345, 13, 380, 47]
	  ZOrder		  -21
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag41"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "1"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  RateOptions		  "Enforce single-rate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei1"
	  SID			  "436:22"
	  Ports			  [1, 1]
	  Position		  [345, 63, 380, 97]
	  ZOrder		  -22
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag42"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "3"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  RateOptions		  "Enforce single-rate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei2"
	  SID			  "436:23"
	  Ports			  [1, 1]
	  Position		  [345, 113, 380, 147]
	  ZOrder		  -23
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag43"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "5"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  RateOptions		  "Enforce single-rate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplei3"
	  SID			  "436:24"
	  Ports			  [1, 1]
	  Position		  [345, 163, 380, 197]
	  ZOrder		  -24
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag44"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "7"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  RateOptions		  "Enforce single-rate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq0"
	  SID			  "436:25"
	  Ports			  [1, 1]
	  Position		  [345, 438, 380, 472]
	  ZOrder		  -25
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag45"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "0"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  RateOptions		  "Enforce single-rate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq1"
	  SID			  "436:26"
	  Ports			  [1, 1]
	  Position		  [345, 488, 380, 522]
	  ZOrder		  -26
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag46"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "2"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  RateOptions		  "Enforce single-rate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq2"
	  SID			  "436:27"
	  Ports			  [1, 1]
	  Position		  [345, 538, 380, 572]
	  ZOrder		  -27
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag47"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "4"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  RateOptions		  "Enforce single-rate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsampleq3"
	  SID			  "436:28"
	  Ports			  [1, 1]
	  Position		  [345, 588, 380, 622]
	  ZOrder		  -28
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag48"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "6"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  RateOptions		  "Enforce single-rate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Downsamplesync0"
	  SID			  "436:29"
	  Ports			  [1, 1]
	  Position		  [345, 883, 380, 917]
	  ZOrder		  -29
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag49"
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "8"
	  phase			  "0"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  RateOptions		  "Enforce single-rate processing"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	  ic			  "0"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "436:30"
	  Ports			  [2, 1]
	  Position		  [675, 206, 695, 244]
	  ZOrder		  -30
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  SID			  "436:31"
	  Ports			  [2, 1]
	  Position		  [675, 301, 695, 339]
	  ZOrder		  -31
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator2"
	  SID			  "436:32"
	  Ports			  [2, 1]
	  Position		  [670, 631, 690, 669]
	  ZOrder		  -32
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  SID			  "436:33"
	  Ports			  [2, 1]
	  Position		  [670, 726, 690, 764]
	  ZOrder		  -33
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator5"
	  SID			  "436:34"
	  Ports			  [2, 1]
	  Position		  [675, 246, 695, 284]
	  ZOrder		  -34
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator6"
	  SID			  "436:35"
	  Ports			  [2, 1]
	  Position		  [675, 341, 695, 379]
	  ZOrder		  -35
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator7"
	  SID			  "436:36"
	  Ports			  [2, 1]
	  Position		  [670, 671, 690, 709]
	  ZOrder		  -36
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator8"
	  SID			  "436:37"
	  Ports			  [2, 1]
	  Position		  [670, 766, 690, 804]
	  ZOrder		  -37
	  ShowName		  off
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "436:38"
	  Position		  [1690, 40, 1710, 60]
	  ZOrder		  -38
	  ShowName		  off
	}
	Block {
	  BlockType		  Bias
	  Name			  "bias"
	  SID			  "436:39"
	  Position		  [165, 380, 195, 400]
	  ZOrder		  -39
	  Bias			  "511.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "conv"
	  SID			  "436:40"
	  Ports			  [1, 1]
	  Position		  [975, 15, 1055, 45]
	  ZOrder		  -40
	  LibraryVersion	  "1.476"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "9"
	      has_advanced_control    "0"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "2,18,374,364"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "2,18,543,482"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sggui_pos		      "-9,18,543,482"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "9"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	    }
	  }
	  SourceBlock		  "xps_library/adc/conv"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "conv1"
	  SID			  "436:41"
	  Ports			  [1, 1]
	  Position		  [975, 65, 1055, 95]
	  ZOrder		  -41
	  LibraryVersion	  "1.476"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "9"
	      has_advanced_control    "0"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,374,364"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,543,482"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sggui_pos		      "-7,18,543,482"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "9"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	    }
	  }
	  SourceBlock		  "xps_library/adc/conv"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "conv2"
	  SID			  "436:42"
	  Ports			  [1, 1]
	  Position		  [975, 115, 1055, 145]
	  ZOrder		  -42
	  LibraryVersion	  "1.476"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "9"
	      has_advanced_control    "0"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,374,364"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,543,482"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sggui_pos		      "-7,18,543,482"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "9"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	    }
	  }
	  SourceBlock		  "xps_library/adc/conv"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "conv3"
	  SID			  "436:43"
	  Ports			  [1, 1]
	  Position		  [975, 165, 1055, 195]
	  ZOrder		  -43
	  LibraryVersion	  "1.476"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "9"
	      has_advanced_control    "0"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,374,364"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,543,482"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sggui_pos		      "-7,18,543,482"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "9"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	    }
	  }
	  SourceBlock		  "xps_library/adc/conv"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "conv4"
	  SID			  "436:44"
	  Ports			  [1, 1]
	  Position		  [975, 440, 1055, 470]
	  ZOrder		  -44
	  LibraryVersion	  "1.476"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "9"
	      has_advanced_control    "0"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,374,364"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,543,482"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sggui_pos		      "-7,18,543,482"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "9"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	    }
	  }
	  SourceBlock		  "xps_library/adc/conv"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "conv5"
	  SID			  "436:45"
	  Ports			  [1, 1]
	  Position		  [975, 490, 1055, 520]
	  ZOrder		  -45
	  LibraryVersion	  "1.476"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "9"
	      has_advanced_control    "0"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,374,364"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,543,482"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sggui_pos		      "-7,18,543,482"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "9"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	    }
	  }
	  SourceBlock		  "xps_library/adc/conv"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "conv6"
	  SID			  "436:46"
	  Ports			  [1, 1]
	  Position		  [975, 540, 1055, 570]
	  ZOrder		  -46
	  LibraryVersion	  "1.476"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "9"
	      has_advanced_control    "0"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,374,364"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,543,482"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sggui_pos		      "-7,18,543,482"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "9"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	    }
	  }
	  SourceBlock		  "xps_library/adc/conv"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "conv7"
	  SID			  "436:47"
	  Ports			  [1, 1]
	  Position		  [975, 590, 1055, 620]
	  ZOrder		  -47
	  LibraryVersion	  "1.476"
	  LinkData {
	    BlockName		    "Concat"
	    DialogParameters {
	      sg_icon_stat	      "50,51,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "32.77 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 2"
	      "5.77 32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25."
	      "77 18.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.7"
	      "7 11.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black')"
	      ";disp('\\fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Inverter"
	    DialogParameters {
	      sg_icon_stat	      "50,34,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 34 34 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 34 34 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[21.4"
	      "4 21.44 25.44 21.44 25.44 25.44 25.44 21.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[17.44 17.44 21.4"
	      "4 21.44 17.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[13.44 13.44 17.44 17.44 13.44 ],[1"
	      " 1 1 ]);\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[9.44 9.44 13.44 9.44 13.44 13.44 9.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('not');\nfprintf('','COMMENT: end icon text');"
	    }
	    BlockName		    "Reinterpret"
	    DialogParameters {
	      infoedit		      "Changes signal type without altering the binary representation.   You can changed the signal b"
	      "etween signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs "
	      "nothing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is f"
	      "orced to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an "
	      "output of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "9"
	      has_advanced_control    "0"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.4"
	      "4 20.44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.4"
	      "4 20.44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1"
	      " 1 1 ]);\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('blac"
	      "k');disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,374,364"
	    }
	    BlockName		    "Slice"
	    DialogParameters {
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      sggui_pos		      "11,18,543,482"
	    }
	    BlockName		    "Slice1"
	    DialogParameters {
	      sggui_pos		      "-7,18,543,482"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.4"
	      "4 18.44 22.44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.4"
	      "4 18.44 14.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1"
	      " 1 1 ]);\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946"
	      " 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black'"
	      ");port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br"
	      "><br>Hardware notes: In hardware this block costs nothing."
	      nbits		      "9"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	    }
	  }
	  SourceBlock		  "xps_library/adc/conv"
	  SourceType		  "SubSystem"
	}
	Block {
	  BlockType		  Reference
	  Name			  "conv_bist"
	  SID			  "436:48"
	  Ports			  [1, 1]
	  Position		  [1350, 42, 1400, 58]
	  ZOrder		  -48
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 50 50 0 0 ],[0 0 16 16 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[10.22 10.22 1"
	  "2.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[8.22 8.22 10.22 10.22 8.22"
	  " ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch([22"
	  ".55 29.44 27.44 25.44 23.44 20.55 22.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprintf('',"
	  "'COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'ca"
	  "st');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delayi0"
	  SID			  "436:49"
	  Ports			  [1, 1]
	  Position		  [435, 17, 465, 43]
	  ZOrder		  -49
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delayi1"
	  SID			  "436:50"
	  Ports			  [1, 1]
	  Position		  [435, 67, 465, 93]
	  ZOrder		  -50
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delayi2"
	  SID			  "436:51"
	  Ports			  [1, 1]
	  Position		  [435, 117, 465, 143]
	  ZOrder		  -51
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delayi3"
	  SID			  "436:52"
	  Ports			  [1, 1]
	  Position		  [435, 167, 465, 193]
	  ZOrder		  -52
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delayq0"
	  SID			  "436:53"
	  Ports			  [1, 1]
	  Position		  [430, 442, 460, 468]
	  ZOrder		  -53
	  InputPortMap		  "u0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delayq1"
	  SID			  "436:54"
	  Ports			  [1, 1]
	  Position		  [430, 492, 460, 518]
	  ZOrder		  -54
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delayq2"
	  SID			  "436:55"
	  Ports			  [1, 1]
	  Position		  [430, 542, 460, 568]
	  ZOrder		  -55
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delayq3"
	  SID			  "436:56"
	  Ports			  [1, 1]
	  Position		  [430, 592, 460, 618]
	  ZOrder		  -56
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Delay
	  Name			  "delaysync0"
	  SID			  "436:57"
	  Ports			  [1, 1]
	  Position		  [430, 887, 460, 913]
	  ZOrder		  -57
	  InputPortMap		  "u0"
	  InputProcessing	  "Inherited"
	}
	Block {
	  BlockType		  Gain
	  Name			  "gain"
	  SID			  "436:58"
	  Position		  [95, 380, 125, 400]
	  ZOrder		  -58
	  Gain			  "511.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_bist"
	  SID			  "436:59"
	  Ports			  [1, 1]
	  Position		  [1560, 40, 1600, 60]
	  ZOrder		  -59
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
	  "ending on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_data0"
	  SID			  "436:60"
	  Ports			  [1, 1]
	  Position		  [840, 443, 895, 467]
	  ZOrder		  -60
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "11,18,419,479"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_data1"
	  SID			  "436:61"
	  Ports			  [1, 1]
	  Position		  [840, 18, 895, 42]
	  ZOrder		  -61
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "2,18,419,479"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_data2"
	  SID			  "436:62"
	  Ports			  [1, 1]
	  Position		  [840, 493, 895, 517]
	  ZOrder		  -62
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "11,18,419,479"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_data3"
	  SID			  "436:63"
	  Ports			  [1, 1]
	  Position		  [840, 68, 895, 92]
	  ZOrder		  -63
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "11,18,419,479"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_data4"
	  SID			  "436:64"
	  Ports			  [1, 1]
	  Position		  [840, 543, 895, 567]
	  ZOrder		  -64
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "11,18,419,479"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_data5"
	  SID			  "436:65"
	  Ports			  [1, 1]
	  Position		  [840, 118, 895, 142]
	  ZOrder		  -65
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "11,18,419,479"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_data6"
	  SID			  "436:66"
	  Ports			  [1, 1]
	  Position		  [840, 593, 895, 617]
	  ZOrder		  -66
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "11,18,419,479"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_data7"
	  SID			  "436:67"
	  Ports			  [1, 1]
	  Position		  [840, 168, 895, 192]
	  ZOrder		  -67
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "11,18,419,479"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_data_valid"
	  SID			  "436:68"
	  Ports			  [1, 1]
	  Position		  [850, 1298, 905, 1322]
	  ZOrder		  -68
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_outofrange0"
	  SID			  "436:69"
	  Ports			  [1, 1]
	  Position		  [840, 638, 895, 662]
	  ZOrder		  -69
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_outofrange1"
	  SID			  "436:70"
	  Ports			  [1, 1]
	  Position		  [845, 213, 900, 237]
	  ZOrder		  -70
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_outofrange2"
	  SID			  "436:71"
	  Ports			  [1, 1]
	  Position		  [840, 678, 895, 702]
	  ZOrder		  -71
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_outofrange3"
	  SID			  "436:72"
	  Ports			  [1, 1]
	  Position		  [845, 253, 900, 277]
	  ZOrder		  -72
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_outofrange4"
	  SID			  "436:73"
	  Ports			  [1, 1]
	  Position		  [840, 733, 895, 757]
	  ZOrder		  -73
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_outofrange5"
	  SID			  "436:74"
	  Ports			  [1, 1]
	  Position		  [845, 308, 900, 332]
	  ZOrder		  -74
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_outofrange6"
	  SID			  "436:75"
	  Ports			  [1, 1]
	  Position		  [840, 773, 895, 797]
	  ZOrder		  -75
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_outofrange7"
	  SID			  "436:76"
	  Ports			  [1, 1]
	  Position		  [845, 348, 900, 372]
	  ZOrder		  -76
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_adc1x1800_10_user_sync"
	  SID			  "436:77"
	  Ports			  [1, 1]
	  Position		  [840, 888, 895, 912]
	  ZOrder		  -77
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0 0 0 0 8 0 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "11,18,419,479"
	  block_type		  "gatewayin"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "55,24,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 24 24 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 24 24 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[15.33 15.3"
	  "3 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[12.33 12.33 15.33 15"
	  ".33 12.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o0"
	  SID			  "436:78"
	  Position		  [1080, 448, 1110, 462]
	  ZOrder		  -78
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  SID			  "436:79"
	  Position		  [1080, 23, 1110, 37]
	  ZOrder		  -79
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o2"
	  SID			  "436:80"
	  Position		  [1080, 498, 1110, 512]
	  ZOrder		  -80
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o3"
	  SID			  "436:81"
	  Position		  [1080, 73, 1110, 87]
	  ZOrder		  -81
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o4"
	  SID			  "436:82"
	  Position		  [1080, 548, 1110, 562]
	  ZOrder		  -82
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o5"
	  SID			  "436:83"
	  Position		  [1080, 123, 1110, 137]
	  ZOrder		  -83
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o6"
	  SID			  "436:84"
	  Position		  [1080, 598, 1110, 612]
	  ZOrder		  -84
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o7"
	  SID			  "436:85"
	  Position		  [1080, 173, 1110, 187]
	  ZOrder		  -85
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange0"
	  SID			  "436:86"
	  Position		  [1080, 643, 1110, 657]
	  ZOrder		  -86
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange1"
	  SID			  "436:87"
	  Position		  [1085, 218, 1115, 232]
	  ZOrder		  -87
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange2"
	  SID			  "436:88"
	  Position		  [1080, 683, 1110, 697]
	  ZOrder		  -88
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange3"
	  SID			  "436:89"
	  Position		  [1085, 258, 1115, 272]
	  ZOrder		  -89
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange4"
	  SID			  "436:90"
	  Position		  [1080, 738, 1110, 752]
	  ZOrder		  -90
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange5"
	  SID			  "436:91"
	  Position		  [1085, 313, 1115, 327]
	  ZOrder		  -91
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange6"
	  SID			  "436:92"
	  Position		  [1080, 778, 1110, 792]
	  ZOrder		  -92
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "outofrange7"
	  SID			  "436:93"
	  Position		  [1085, 353, 1115, 367]
	  ZOrder		  -93
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  SID			  "436:94"
	  Position		  [1080, 893, 1110, 907]
	  ZOrder		  -94
	  Port			  "17"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_valid"
	  SID			  "436:95"
	  Position		  [1090, 1303, 1120, 1317]
	  ZOrder		  -95
	  Port			  "18"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "delayq3"
	  SrcPort		  1
	  Points		  [90, 0]
	  Branch {
	    DstBlock		    "xps_library_adc1x1800_10_user_data6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    Branch {
	      DstBlock		      "Compare\nTo Constant15"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant13"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayq2"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "xps_library_adc1x1800_10_user_data4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 180]
	    Branch {
	      DstBlock		      "Compare\nTo Constant14"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant9"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayq1"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "xps_library_adc1x1800_10_user_data2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    Branch {
	      DstBlock		      "Compare\nTo Constant12"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant10"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayi3"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "xps_library_adc1x1800_10_user_data7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 170]
	    Branch {
	      DstBlock		      "Compare\nTo Constant7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant5"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayi2"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "xps_library_adc1x1800_10_user_data5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 180]
	    Branch {
	      DstBlock		      "Compare\nTo Constant6"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "delayi1"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "xps_library_adc1x1800_10_user_data3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Compare\nTo Constant4"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Downsamplei0"
	  SrcPort		  1
	  DstBlock		  "delayi0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_data6"
	  SrcPort		  1
	  DstBlock		  "conv7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_data4"
	  SrcPort		  1
	  DstBlock		  "conv6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_data2"
	  SrcPort		  1
	  DstBlock		  "conv5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_data0"
	  SrcPort		  1
	  DstBlock		  "conv4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_sync"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_outofrange1"
	  SrcPort		  1
	  DstBlock		  "outofrange1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_data7"
	  SrcPort		  1
	  DstBlock		  "conv3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_data5"
	  SrcPort		  1
	  DstBlock		  "conv2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_data3"
	  SrcPort		  1
	  DstBlock		  "conv1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsampleq3"
	  SrcPort		  1
	  DstBlock		  "delayq3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsampleq2"
	  SrcPort		  1
	  DstBlock		  "delayq2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsampleq1"
	  SrcPort		  1
	  DstBlock		  "delayq1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplei3"
	  SrcPort		  1
	  DstBlock		  "delayi3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplei2"
	  SrcPort		  1
	  DstBlock		  "delayi2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplei1"
	  SrcPort		  1
	  DstBlock		  "delayi1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delayi0"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "xps_library_adc1x1800_10_user_data1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 185]
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Compare\nTo Constant3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Downsampleq0"
	  SrcPort		  1
	  DstBlock		  "delayq0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delayq0"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    DstBlock		    "xps_library_adc1x1800_10_user_data0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 185]
	    Branch {
	      DstBlock		      "Compare\nTo Constant11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      DstBlock		      "Compare\nTo Constant8"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant3"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant4"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant2"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_outofrange1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant6"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant1"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant7"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant5"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant11"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant8"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant12"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant10"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant14"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant9"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant15"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant13"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sim_sync"
	  SrcPort		  1
	  DstBlock		  "Downsamplesync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Downsamplesync0"
	  SrcPort		  1
	  DstBlock		  "delaysync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delaysync0"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_data1"
	  SrcPort		  1
	  DstBlock		  "conv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_in"
	  SrcPort		  1
	  DstBlock		  "gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gain"
	  SrcPort		  1
	  DstBlock		  "bias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bias"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Downsamplei0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsamplei1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsamplei2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsamplei3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Downsampleq3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_outofrange3"
	  SrcPort		  1
	  DstBlock		  "outofrange3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator5"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_outofrange3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_outofrange5"
	  SrcPort		  1
	  DstBlock		  "outofrange5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_outofrange5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_outofrange7"
	  SrcPort		  1
	  DstBlock		  "outofrange7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator6"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_outofrange7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_outofrange0"
	  SrcPort		  1
	  DstBlock		  "outofrange0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator2"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_outofrange0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_outofrange2"
	  SrcPort		  1
	  DstBlock		  "outofrange2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator7"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_outofrange2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_outofrange4"
	  SrcPort		  1
	  DstBlock		  "outofrange4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_outofrange4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_outofrange6"
	  SrcPort		  1
	  DstBlock		  "outofrange6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator8"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_outofrange6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_data_valid"
	  SrcPort		  1
	  DstBlock		  "data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_data_valid"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "demux_tst_pat_en"
	  SrcPort		  1
	  DstBlock		  "conv_bist"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_adc1x1800_10_user_bist"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv_bist"
	  SrcPort		  1
	  DstBlock		  "xps_library_adc1x1800_10_user_bist"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv"
	  SrcPort		  1
	  DstBlock		  "o1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv1"
	  SrcPort		  1
	  DstBlock		  "o3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv2"
	  SrcPort		  1
	  DstBlock		  "o5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv3"
	  SrcPort		  1
	  DstBlock		  "o7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv4"
	  SrcPort		  1
	  DstBlock		  "o0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv5"
	  SrcPort		  1
	  DstBlock		  "o2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv6"
	  SrcPort		  1
	  DstBlock		  "o4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "conv7"
	  SrcPort		  1
	  DstBlock		  "o6"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dram"
      SID		      "151"
      Tag		      "xps:dram"
      Ports		      [8, 5]
      Position		      [535, 344, 675, 596]
      ZOrder		      -36
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      LibraryVersion	      "*1.475"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		172
	$ClassName		"Simulink.Mask"
	Type			"dram"
	Description		"Interface to 1GB DDR2 DIMM.\nCommands that are clocked-in are executed with an unknown delay, however, "
	"execution order is maintained."
	Initialization		"dram_mask(gcb, wide_data);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  12
	  Object {
	    $ObjectID		    173
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      1
	      Cell		      "1"
	      PropName		      "TypeOptions"
	    }
	    Name		    "dimm"
	    Prompt		    "DIMM"
	    Value		    "1"
	  }
	  Object {
	    $ObjectID		    174
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Boolean"
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type"
	    Prompt		    "Data Type"
	    Value		    "Unsigned"
	  }
	  Object {
	    $ObjectID		    175
	    Type		    "edit"
	    Name		    "bin_pt"
	    Prompt		    "Data binary point"
	    Value		    "0"
	  }
	  Object {
	    $ObjectID		    176
	    Type		    "edit"
	    Name		    "ip_clock"
	    Prompt		    "Datapath clock rate (MHz)"
	    Value		    "200"
	  }
	  Object {
	    $ObjectID		    177
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	  }
	  Object {
	    $ObjectID		    178
	    Type		    "checkbox"
	    Name		    "bram_fifos"
	    Prompt		    "Use BRAM FIFOs"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    179
	    Type		    "checkbox"
	    Name		    "disable_tag"
	    Prompt		    "Disable tag FIFO"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    180
	    Type		    "edit"
	    Name		    "ram_depth"
	    Prompt		    "Simulation address width"
	    Value		    "18"
	  }
	  Object {
	    $ObjectID		    181
	    Type		    "checkbox"
	    Name		    "bank_mgt"
	    Prompt		    "Enable bank management"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    182
	    Type		    "checkbox"
	    Name		    "wide_data"
	    Prompt		    "Use wide data bus (288 bits)"
	    Value		    "off"
	    Evaluate		    "off"
	    Callback		    "myname=gcb;\nif strcmp(get_param(myname, 'wide_data'), 'off')\n    masks = get_param(myname, 'Mask"
	    "Enables');\n    masks{12} = 'on';\n    set_param(myname, 'MaskEnables', masks);\nelse\n    set_param(myname, 'hal"
	    "f_burst', 'off');\n    masks = get_param(myname, 'MaskEnables');\n    masks{12} = 'off';\n    set_param(myname, '"
	    "MaskEnables', masks);\nend"
	  }
	  Object {
	    $ObjectID		    183
	    Type		    "checkbox"
	    Name		    "half_burst"
	    Prompt		    "Use half-burst"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    184
	    Type		    "checkbox"
	    Name		    "use_sniffer"
	    Prompt		    "Include CPU Interface"
	    Value		    "on"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"dram"
	Location		[197, 18, 2137, 1090]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	SIDHighWatermark	"258"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  "151:1"
	  Position		  [80, 62, 110, 78]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "address"
	  SID			  "151:2"
	  Position		  [80, 107, 110, 123]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  SID			  "151:3"
	  Position		  [80, 152, 110, 168]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "wr_be"
	  SID			  "151:4"
	  Position		  [80, 197, 110, 213]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "RWn"
	  SID			  "151:5"
	  Position		  [80, 242, 110, 258]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cmd_tag"
	  SID			  "151:6"
	  Position		  [80, 287, 110, 303]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cmd_valid"
	  SID			  "151:7"
	  Position		  [80, 332, 110, 348]
	  ZOrder		  -7
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rd_ack"
	  SID			  "151:8"
	  Position		  [80, 377, 110, 393]
	  ZOrder		  -8
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "151:9"
	  Position		  [600, 60, 630, 90]
	  ZOrder		  -9
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "151:10"
	  Position		  [810, 810, 840, 840]
	  ZOrder		  -10
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer"
	  SID			  "151:11"
	  Ports			  [2, 1]
	  Position		  [935, 67, 980, 103]
	  ZOrder		  -11
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer Block"
	  infoedit		  "Distinguish input subsystems as \"simulation only\" and \"generation only\".  The input specified For "
	  "Simulation will be used during Simulink simulation.  The input specified For Generation will be used during code ge"
	  "neration.  This block will typically be used on the output of a HW Co-Simulation, Black Box, or ModelSim subsystem."
	  "<P><P>Hardware Notes: This block costs nothing."
	  sim_sel		  "2"
	  hw_sel		  "1"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "simmux"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "45,36,2,1,white,blue,0,4170dd71,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 36 36 0 ]);\npatch([10.875 18.1 23.1 28.1 33.1 23.1 15.875 10.875 ],[23.55 23.55 28."
	  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([15.875 23.1 18.1 10.875 15.875 ],[18.55 18.55 23.55 23.55 18."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([10.875 18.1 23.1 15.875 10.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\np"
	  "atch([15.875 33.1 28.1 23.1 18.1 10.875 15.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nfprintf('','COMMENT: end i"
	  "con text');color('red');\nplot(swLineX,simSwLineY);\ncolor('black');\nplot(swLineX,hwSwLineY);\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer1"
	  SID			  "151:12"
	  Ports			  [2, 1]
	  Position		  [935, 157, 980, 193]
	  ZOrder		  -12
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer Block"
	  infoedit		  "Distinguish input subsystems as \"simulation only\" and \"generation only\".  The input specified For "
	  "Simulation will be used during Simulink simulation.  The input specified For Generation will be used during code ge"
	  "neration.  This block will typically be used on the output of a HW Co-Simulation, Black Box, or ModelSim subsystem."
	  "<P><P>Hardware Notes: This block costs nothing."
	  sim_sel		  "2"
	  hw_sel		  "1"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "simmux"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "45,36,2,1,white,blue,0,4170dd71,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 36 36 0 ]);\npatch([10.875 18.1 23.1 28.1 33.1 23.1 15.875 10.875 ],[23.55 23.55 28."
	  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([15.875 23.1 18.1 10.875 15.875 ],[18.55 18.55 23.55 23.55 18."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([10.875 18.1 23.1 15.875 10.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\np"
	  "atch([15.875 33.1 28.1 23.1 18.1 10.875 15.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nfprintf('','COMMENT: end i"
	  "con text');color('red');\nplot(swLineX,simSwLineY);\ncolor('black');\nplot(swLineX,hwSwLineY);\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer2"
	  SID			  "151:13"
	  Ports			  [2, 1]
	  Position		  [935, 247, 980, 283]
	  ZOrder		  -13
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer Block"
	  infoedit		  "Distinguish input subsystems as \"simulation only\" and \"generation only\".  The input specified For "
	  "Simulation will be used during Simulink simulation.  The input specified For Generation will be used during code ge"
	  "neration.  This block will typically be used on the output of a HW Co-Simulation, Black Box, or ModelSim subsystem."
	  "<P><P>Hardware Notes: This block costs nothing."
	  sim_sel		  "2"
	  hw_sel		  "1"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "simmux"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "45,36,2,1,white,blue,0,4170dd71,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 36 36 0 ]);\npatch([10.875 18.1 23.1 28.1 33.1 23.1 15.875 10.875 ],[23.55 23.55 28."
	  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([15.875 23.1 18.1 10.875 15.875 ],[18.55 18.55 23.55 23.55 18."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([10.875 18.1 23.1 15.875 10.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\np"
	  "atch([15.875 33.1 28.1 23.1 18.1 10.875 15.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nfprintf('','COMMENT: end i"
	  "con text');color('red');\nplot(swLineX,simSwLineY);\ncolor('black');\nplot(swLineX,hwSwLineY);\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simulation Multiplexer3"
	  SID			  "151:14"
	  Ports			  [2, 1]
	  Position		  [935, 337, 980, 373]
	  ZOrder		  -14
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Simulation Multiplexer"
	  SourceType		  "Xilinx Simulation Multiplexer Block"
	  infoedit		  "Distinguish input subsystems as \"simulation only\" and \"generation only\".  The input specified For "
	  "Simulation will be used during Simulink simulation.  The input specified For Generation will be used during code ge"
	  "neration.  This block will typically be used on the output of a HW Co-Simulation, Black Box, or ModelSim subsystem."
	  "<P><P>Hardware Notes: This block costs nothing."
	  sim_sel		  "2"
	  hw_sel		  "1"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "simmux"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "45,36,2,1,white,blue,0,4170dd71,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 36 36 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 45 45 0 0 ],[0 0 36 36 0 ]);\npatch([10.875 18.1 23.1 28.1 33.1 23.1 15.875 10.875 ],[23.55 23.55 28."
	  "55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([15.875 23.1 18.1 10.875 15.875 ],[18.55 18.55 23.55 23.55 18."
	  "55 ],[0.931 0.946 0.973 ]);\npatch([10.875 18.1 23.1 15.875 10.875 ],[13.55 13.55 18.55 18.55 13.55 ],[1 1 1 ]);\np"
	  "atch([15.875 33.1 28.1 23.1 18.1 10.875 15.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 0.946 0.973 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\nfprintf('','COMMENT: end i"
	  "con text');color('red');\nplot(swLineX,simSwLineY);\ncolor('black');\nplot(swLineX,hwSwLineY);\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "151:15"
	  Position		  [510, 60, 530, 80]
	  ZOrder		  -15
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "151:16"
	  Position		  [510, 105, 530, 125]
	  ZOrder		  -16
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "151:17"
	  Position		  [510, 150, 530, 170]
	  ZOrder		  -17
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "151:18"
	  Position		  [510, 195, 530, 215]
	  ZOrder		  -18
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "151:19"
	  Position		  [510, 240, 530, 260]
	  ZOrder		  -19
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "151:20"
	  Position		  [510, 285, 530, 305]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "151:21"
	  Position		  [510, 330, 530, 350]
	  ZOrder		  -21
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "151:22"
	  Position		  [510, 375, 530, 395]
	  ZOrder		  -22
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_cmd_addr"
	  SID			  "151:23"
	  Ports			  [1, 1]
	  Position		  [140, 105, 175, 125]
	  ZOrder		  -23
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<P><P>Hardware notes: In hardware this bloc"
	  "k costs nothing."
	  assert_type		  off
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  on
	  rate_source		  "Explicitly"
	  period		  "sample_period"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "assert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_cmd_rnw"
	  SID			  "151:24"
	  Ports			  [1, 1]
	  Position		  [140, 240, 175, 260]
	  ZOrder		  -24
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<P><P>Hardware notes: In hardware this bloc"
	  "k costs nothing."
	  assert_type		  off
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  on
	  rate_source		  "Explicitly"
	  period		  "sample_period"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "assert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_cmd_tag"
	  SID			  "151:25"
	  Ports			  [1, 1]
	  Position		  [140, 285, 175, 305]
	  ZOrder		  -25
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<P><P>Hardware notes: In hardware this bloc"
	  "k costs nothing."
	  assert_type		  off
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  on
	  rate_source		  "Explicitly"
	  period		  "sample_period"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "assert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_cmd_valid"
	  SID			  "151:26"
	  Ports			  [1, 1]
	  Position		  [140, 330, 175, 350]
	  ZOrder		  -26
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<P><P>Hardware notes: In hardware this bloc"
	  "k costs nothing."
	  assert_type		  off
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  on
	  rate_source		  "Explicitly"
	  period		  "sample_period"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "assert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_rd_ack"
	  SID			  "151:27"
	  Ports			  [1, 1]
	  Position		  [140, 375, 175, 395]
	  ZOrder		  -27
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<P><P>Hardware notes: In hardware this bloc"
	  "k costs nothing."
	  assert_type		  off
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  on
	  rate_source		  "Explicitly"
	  period		  "sample_period"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "assert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_rst"
	  SID			  "151:28"
	  Ports			  [1, 1]
	  Position		  [140, 60, 175, 80]
	  ZOrder		  -28
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<P><P>Hardware notes: In hardware this bloc"
	  "k costs nothing."
	  assert_type		  off
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  on
	  rate_source		  "Explicitly"
	  period		  "sample_period"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,436"
	  block_type		  "assert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_wr_be"
	  SID			  "151:29"
	  Ports			  [1, 1]
	  Position		  [140, 195, 175, 215]
	  ZOrder		  -29
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<P><P>Hardware notes: In hardware this bloc"
	  "k costs nothing."
	  assert_type		  off
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  on
	  rate_source		  "Explicitly"
	  period		  "sample_period"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "assert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "assert_wr_din"
	  SID			  "151:30"
	  Ports			  [1, 1]
	  Position		  [140, 150, 175, 170]
	  ZOrder		  -30
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Assert"
	  SourceType		  "Xilinx Assert Block"
	  infoedit		  "Asserts a user-defined sample rate and/or type on a signal.<P><P>Hardware notes: In hardware this bloc"
	  "k costs nothing."
	  assert_type		  off
	  type_source		  "Explicitly"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  assert_rate		  on
	  rate_source		  "Explicitly"
	  period		  "sample_period"
	  output_port		  on
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "assert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,9657e937,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('Assert');\nf"
	  "printf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_address"
	  SID			  "151:31"
	  Ports			  [1, 1]
	  Position		  [240, 105, 275, 125]
	  ZOrder		  -31
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_cmd_tag"
	  SID			  "151:32"
	  Ports			  [1, 1]
	  Position		  [240, 285, 275, 305]
	  ZOrder		  -32
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_cmd_valid"
	  SID			  "151:33"
	  Ports			  [1, 1]
	  Position		  [240, 330, 275, 350]
	  ZOrder		  -33
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_data_in"
	  SID			  "151:34"
	  Ports			  [1, 1]
	  Position		  [240, 150, 275, 170]
	  ZOrder		  -34
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "144"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rd_ack"
	  SID			  "151:35"
	  Ports			  [1, 1]
	  Position		  [240, 375, 275, 395]
	  ZOrder		  -35
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rst"
	  SID			  "151:36"
	  Ports			  [1, 1]
	  Position		  [240, 60, 275, 80]
	  ZOrder		  -36
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rwn"
	  SID			  "151:37"
	  Ports			  [1, 1]
	  Position		  [240, 240, 275, 260]
	  ZOrder		  -37
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_wr_be"
	  SID			  "151:38"
	  Ports			  [1, 1]
	  Position		  [240, 195, 275, 215]
	  ZOrder		  -38
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "18"
	  bin_pt		  "0"
	  float_type		  "Single"
	  exp_bits		  "8"
	  fraction_bits		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
	  "1,'cast');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dram_sim"
	  SID			  "151:59"
	  Ports			  [8, 4]
	  Position		  [570, 430, 725, 670]
	  ZOrder		  1
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "dram_sim"
	    Location		    [1771, 75, 3457, 1151]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      SID		      "151:60"
	      Position		      [15, 13, 45, 27]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "addr"
	      SID		      "151:61"
	      Position		      [15, 43, 45, 57]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "151:62"
	      Position		      [15, 73, 45, 87]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "be"
	      SID		      "151:63"
	      Position		      [15, 103, 45, 117]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rd_ack"
	      SID		      "151:64"
	      Position		      [25, 843, 55, 857]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "tagi"
	      SID		      "151:65"
	      Position		      [995, 803, 1025, 817]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rnw"
	      SID		      "151:66"
	      Position		      [15, 138, 45, 152]
	      ZOrder		      -7
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      SID		      "151:67"
	      Position		      [15, 168, 45, 182]
	      ZOrder		      -8
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "151:68"
	      Ports		      [2, 1]
	      Position		      [350, 289, 380, 356]
	      ZOrder		      -9
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,67,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 67 67 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 67 67 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[37.44 "
	      "37.44 41.44 37.44 41.44 41.44 41.44 37.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[33.44 33.44 37.44 3"
	      "7.44 33.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[29.44 29.44 33.44 33.44 29.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[25.44 25.44 29.44 25.44 29.44 29.44 25.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
	      "rt_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}"
	      "','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      SID		      "151:69"
	      Ports		      [2, 1]
	      Position		      [350, 79, 380, 146]
	      ZOrder		      -10
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,67,2,1,white,blue,0,16398980,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 67 67 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 67 67 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[37.44 "
	      "37.44 41.44 37.44 41.44 41.44 41.44 37.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[33.44 33.44 37.44 3"
	      "7.44 33.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[29.44 29.44 33.44 33.44 29.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[25.44 25.44 29.44 25.44 29.44 29.44 25.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');po"
	      "rt_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}"
	      "','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "151:70"
	      Ports		      [0, 1]
	      Position		      [410, 856, 430, 874]
	      ZOrder		      -11
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('out"
	      "put',1,'1');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      SID		      "151:71"
	      Ports		      [2, 1]
	      Position		      [240, 497, 280, 533]
	      ZOrder		      -12
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,619"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,36,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 36 36 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 36 36 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[23.55"
	      " 23.55 28.55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[18.55 18.55 23"
	      ".55 23.55 18.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[13.55 13.55 18.55 18.55 13.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],[0.931 "
	      "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bla"
	      "ck');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsi"
	      "ze{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      SID		      "151:72"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [1144, 15, 1195, 65]
	      ZOrder		      -13
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generation Block"
	      infoedit		      "Place this block into a subsystem to have System Generator ignore the subsystem during code ge"
	      "neration. This block can be used in combination with the Simulation Multiplexer block to provide an alternative"
	      " simulation model for another subsystem (e.g., to provide a simulation model for a black box)."
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,170,217"
	      block_type	      "disregard"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "51,50,-1,-1,darkgray,black,0,0,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.1 0.1 0."
	      "1]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37"
	      " 25 13 5 16 5 5 9 5 5 ],[0.33 0.33 0.33]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon"
	      " graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "151:73"
	      Position		      [290, 690, 345, 710]
	      ZOrder		      -14
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "cmd_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "151:74"
	      Position		      [135, 496, 175, 514]
	      ZOrder		      -15
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      SID		      "151:75"
	      Position		      [265, 466, 330, 484]
	      ZOrder		      -16
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "half_burst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From11"
	      SID		      "151:76"
	      Position		      [995, 893, 1035, 907]
	      ZOrder		      -17
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From12"
	      SID		      "151:77"
	      Position		      [290, 640, 345, 660]
	      ZOrder		      -18
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "en"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From13"
	      SID		      "151:78"
	      Position		      [255, 261, 320, 279]
	      ZOrder		      -19
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "half_burst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From14"
	      SID		      "151:79"
	      Position		      [255, 236, 320, 254]
	      ZOrder		      -20
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wide_bus"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From15"
	      SID		      "151:80"
	      Position		      [255, 51, 320, 69]
	      ZOrder		      -21
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "half_burst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From16"
	      SID		      "151:81"
	      Position		      [255, 26, 320, 44]
	      ZOrder		      -22
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wide_bus"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From17"
	      SID		      "151:82"
	      Position		      [155, 106, 195, 124]
	      ZOrder		      -23
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "be"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From18"
	      SID		      "151:83"
	      Position		      [155, 136, 195, 154]
	      ZOrder		      -24
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wren"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From19"
	      SID		      "151:84"
	      Position		      [155, 171, 195, 189]
	      ZOrder		      -25
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "be"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "151:85"
	      Position		      [15, 586, 80, 604]
	      ZOrder		      -26
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wren_pre"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From20"
	      SID		      "151:86"
	      Position		      [615, 18, 660, 32]
	      ZOrder		      -27
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "addr"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From21"
	      SID		      "151:87"
	      Position		      [615, 68, 660, 82]
	      ZOrder		      -28
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wrbe"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From22"
	      SID		      "151:88"
	      Position		      [615, 93, 660, 107]
	      ZOrder		      -29
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wrdata"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From23"
	      SID		      "151:89"
	      Position		      [615, 43, 660, 57]
	      ZOrder		      -30
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wren"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From24"
	      SID		      "151:90"
	      Position		      [535, 223, 580, 237]
	      ZOrder		      -31
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rddata"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From25"
	      SID		      "151:91"
	      Position		      [615, 118, 660, 132]
	      ZOrder		      -32
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rden"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From26"
	      SID		      "151:92"
	      Position		      [535, 253, 580, 267]
	      ZOrder		      -33
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rdvld"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From27"
	      SID		      "151:93"
	      Position		      [535, 313, 575, 327]
	      ZOrder		      -34
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From28"
	      SID		      "151:94"
	      Position		      [535, 282, 590, 298]
	      ZOrder		      -35
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rdfifo_rd"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From29"
	      SID		      "151:95"
	      Position		      [890, 188, 945, 202]
	      ZOrder		      -36
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "S_d_1"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      SID		      "151:96"
	      Position		      [65, 316, 105, 334]
	      ZOrder		      -37
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From30"
	      SID		      "151:97"
	      Position		      [1070, 327, 1125, 343]
	      ZOrder		      -38
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "cmd_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From31"
	      SID		      "151:98"
	      Position		      [535, 358, 580, 372]
	      ZOrder		      -39
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rddata"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From32"
	      SID		      "151:99"
	      Position		      [610, 663, 665, 677]
	      ZOrder		      -40
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "S_empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From33"
	      SID		      "151:100"
	      Position		      [610, 628, 665, 642]
	      ZOrder		      -41
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From34"
	      SID		      "151:101"
	      Position		      [535, 388, 580, 402]
	      ZOrder		      -42
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rdvld"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From35"
	      SID		      "151:102"
	      Position		      [610, 748, 665, 762]
	      ZOrder		      -43
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "S_d_1"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From36"
	      SID		      "151:103"
	      Position		      [610, 698, 665, 712]
	      ZOrder		      -44
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From37"
	      SID		      "151:104"
	      Position		      [610, 723, 665, 737]
	      ZOrder		      -45
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From38"
	      SID		      "151:105"
	      Position		      [535, 448, 575, 462]
	      ZOrder		      -46
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From39"
	      SID		      "151:106"
	      Position		      [1015, 373, 1070, 387]
	      ZOrder		      -47
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "S_d_1"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      SID		      "151:107"
	      Position		      [65, 346, 105, 364]
	      ZOrder		      -48
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wren_pre"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From40"
	      SID		      "151:108"
	      Position		      [535, 417, 590, 433]
	      ZOrder		      -49
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rdfifo_rd"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From41"
	      SID		      "151:109"
	      Position		      [1015, 398, 1070, 412]
	      ZOrder		      -50
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "S_d_0"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From42"
	      SID		      "151:110"
	      Position		      [995, 862, 1050, 878]
	      ZOrder		      -51
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rdfifo_rd"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From47"
	      SID		      "151:111"
	      Position		      [610, 853, 665, 867]
	      ZOrder		      -52
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From48"
	      SID		      "151:112"
	      Position		      [610, 783, 665, 797]
	      ZOrder		      -53
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rd_ack"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      SID		      "151:113"
	      Position		      [120, 381, 160, 399]
	      ZOrder		      -54
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      SID		      "151:114"
	      Position		      [290, 665, 345, 685]
	      ZOrder		      -55
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rnw"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      SID		      "151:115"
	      Position		      [995, 832, 1035, 848]
	      ZOrder		      -56
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rden"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      SID		      "151:116"
	      Position		      [610, 818, 650, 832]
	      ZOrder		      -57
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "rst"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From9"
	      SID		      "151:117"
	      Position		      [265, 441, 330, 459]
	      ZOrder		      -58
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "wide_bus"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      SID		      "151:118"
	      Position		      [460, 857, 525, 873]
	      ZOrder		      -59
	      ShowName		      off
	      GotoTag		      "cmd_ack"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      SID		      "151:119"
	      Position		      [505, 667, 570, 683]
	      ZOrder		      -60
	      ShowName		      off
	      GotoTag		      "rden"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto10"
	      SID		      "151:120"
	      Position		      [1065, 47, 1130, 63]
	      ZOrder		      -61
	      ShowName		      off
	      GotoTag		      "wide_bus"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto11"
	      SID		      "151:121"
	      Position		      [105, 42, 150, 58]
	      ZOrder		      -62
	      ShowName		      off
	      GotoTag		      "addr"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto12"
	      SID		      "151:122"
	      Position		      [460, 107, 525, 123]
	      ZOrder		      -63
	      ShowName		      off
	      GotoTag		      "wrbe"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto13"
	      SID		      "151:123"
	      Position		      [105, 167, 150, 183]
	      ZOrder		      -64
	      ShowName		      off
	      GotoTag		      "en"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto14"
	      SID		      "151:124"
	      Position		      [785, 37, 835, 53]
	      ZOrder		      -65
	      ShowName		      off
	      GotoTag		      "rddata"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto15"
	      SID		      "151:125"
	      Position		      [785, 97, 835, 113]
	      ZOrder		      -66
	      ShowName		      off
	      GotoTag		      "rdvld"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto17"
	      SID		      "151:126"
	      Position		      [125, 842, 170, 858]
	      ZOrder		      -67
	      ShowName		      off
	      GotoTag		      "rd_ack"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto18"
	      SID		      "151:127"
	      Position		      [795, 252, 845, 268]
	      ZOrder		      -68
	      ShowName		      off
	      GotoTag		      "empty"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto19"
	      SID		      "151:128"
	      Position		      [805, 782, 870, 798]
	      ZOrder		      -69
	      ShowName		      off
	      GotoTag		      "S_empty"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      SID		      "151:129"
	      Position		      [510, 747, 575, 763]
	      ZOrder		      -70
	      ShowName		      off
	      GotoTag		      "wren_pre"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto20"
	      SID		      "151:130"
	      Position		      [805, 817, 870, 833]
	      ZOrder		      -71
	      ShowName		      off
	      GotoTag		      "S_d_0"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto21"
	      SID		      "151:131"
	      Position		      [805, 852, 870, 868]
	      ZOrder		      -72
	      ShowName		      off
	      GotoTag		      "S_d_1"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto22"
	      SID		      "151:132"
	      Position		      [860, 680, 925, 700]
	      ZOrder		      -73
	      ShowName		      off
	      GotoTag		      "rdfifo_rd"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      SID		      "151:133"
	      Position		      [105, 13, 150, 27]
	      ZOrder		      -74
	      ShowName		      off
	      GotoTag		      "rst"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      SID		      "151:134"
	      Position		      [105, 72, 150, 88]
	      ZOrder		      -75
	      ShowName		      off
	      GotoTag		      "din"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto5"
	      SID		      "151:135"
	      Position		      [455, 317, 520, 333]
	      ZOrder		      -76
	      ShowName		      off
	      GotoTag		      "wrdata"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto6"
	      SID		      "151:136"
	      Position		      [510, 522, 575, 538]
	      ZOrder		      -77
	      ShowName		      off
	      GotoTag		      "wren"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto7"
	      SID		      "151:137"
	      Position		      [105, 102, 150, 118]
	      ZOrder		      -78
	      ShowName		      off
	      GotoTag		      "be"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto8"
	      SID		      "151:138"
	      Position		      [105, 137, 150, 153]
	      ZOrder		      -79
	      ShowName		      off
	      GotoTag		      "rnw"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto9"
	      SID		      "151:139"
	      Position		      [1065, 17, 1130, 33]
	      ZOrder		      -80
	      ShowName		      off
	      GotoTag		      "half_burst"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      SID		      "151:140"
	      Ports		      [1, 1]
	      Position		      [375, 748, 395, 762]
	      ZOrder		      -81
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 14 14 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[9.22 "
	      "9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[7.22 7.22 9.22 9.22 7."
	      "22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch(["
	      "7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('"
	      "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
	      "intf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      SID		      "151:141"
	      Ports		      [1, 1]
	      Position		      [685, 623, 700, 647]
	      ZOrder		      -82
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,251"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "15,24,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 24 24 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[14.22 14"
	      ".22 16.22 14.22 16.22 16.22 16.22 14.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[12.22 12.22 14.22 14.2"
	      "2 12.22 ],[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[10.22 10.22 12.22 12.22 10.22 ],[1 1 1 ]);"
	      "\npatch([4.55 11.44 9.44 7.44 5.44 2.55 4.55 ],[8.22 8.22 10.22 8.22 10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('no"
	      "t');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      SID		      "151:142"
	      Ports		      [1, 1]
	      Position		      [685, 693, 700, 717]
	      ZOrder		      -83
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,251"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "15,24,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 15 15 0 0 ],[0 0 24 24 0 ]);\npatch([2.55 5.44 7.44 9.44 11.44 7.44 4.55 2.55 ],[14.22 14"
	      ".22 16.22 14.22 16.22 16.22 16.22 14.22 ],[1 1 1 ]);\npatch([4.55 7.44 5.44 2.55 4.55 ],[12.22 12.22 14.22 14.2"
	      "2 12.22 ],[0.931 0.946 0.973 ]);\npatch([2.55 5.44 7.44 4.55 2.55 ],[10.22 10.22 12.22 12.22 10.22 ],[1 1 1 ]);"
	      "\npatch([4.55 11.44 9.44 7.44 5.44 2.55 4.55 ],[8.22 8.22 10.22 8.22 10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\n"
	      "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('no"
	      "t');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "151:143"
	      Ports		      [3, 1]
	      Position		      [410, 637, 435, 713]
	      ZOrder		      -84
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,76,3,1,white,blue,0,98d76266,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 76 76 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 76 76 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[41"
	      ".33 41.33 44.33 41.33 44.33 44.33 44.33 41.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[38.33 38.33 "
	      "41.33 41.33 38.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[35.33 35.33 38.33 38.33 35.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[32.33 32.33 35.33 32.33 35.33 35.33 32.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "151:144"
	      Ports		      [3, 1]
	      Position		      [410, 717, 435, 793]
	      ZOrder		      -85
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,76,3,1,white,blue,0,98d76266,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 76 76 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 76 76 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[41"
	      ".33 41.33 44.33 41.33 44.33 44.33 44.33 41.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[38.33 38.33 "
	      "41.33 41.33 38.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[35.33 35.33 38.33 38.33 35.3"
	      "3 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[32.33 32.33 35.33 32.33 35.33 35.33 32.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\n\ncolor('black');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical10"
	      SID		      "151:145"
	      Ports		      [2, 1]
	      Position		      [1090, 367, 1120, 418]
	      ZOrder		      -86
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,51,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 51 51 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[29.44 "
	      "29.44 33.44 29.44 33.44 33.44 33.44 29.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[25.44 25.44 29.44 2"
	      "9.44 25.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 25.44 21.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 17.44 21.44 21.44 17.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('blac"
	      "k');disp('or');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      SID		      "151:146"
	      Ports		      [2, 1]
	      Position		      [360, 437, 390, 488]
	      ZOrder		      -87
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,51,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 51 51 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[29.44 "
	      "29.44 33.44 29.44 33.44 33.44 33.44 29.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[25.44 25.44 29.44 2"
	      "9.44 25.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 25.44 21.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 17.44 21.44 21.44 17.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('blac"
	      "k');disp('or');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      SID		      "151:147"
	      Ports		      [2, 1]
	      Position		      [360, 502, 390, 553]
	      ZOrder		      -88
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,51,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 51 51 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[29.44 "
	      "29.44 33.44 29.44 33.44 33.44 33.44 29.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[25.44 25.44 29.44 2"
	      "9.44 25.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 25.44 21.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 17.44 21.44 21.44 17.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('blac"
	      "k');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      SID		      "151:148"
	      Ports		      [2, 1]
	      Position		      [350, 232, 380, 283]
	      ZOrder		      -89
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,51,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 51 51 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[29.44 "
	      "29.44 33.44 29.44 33.44 33.44 33.44 29.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[25.44 25.44 29.44 2"
	      "9.44 25.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 25.44 21.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 17.44 21.44 21.44 17.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('blac"
	      "k');disp('or');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      SID		      "151:149"
	      Ports		      [2, 1]
	      Position		      [350, 22, 380, 73]
	      ZOrder		      -90
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,51,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 51 51 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[29.44 "
	      "29.44 33.44 29.44 33.44 33.44 33.44 29.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[25.44 25.44 29.44 2"
	      "9.44 25.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 25.44 21.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 17.44 21.44 21.44 17.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('blac"
	      "k');disp('or');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      SID		      "151:150"
	      Ports		      [2, 1]
	      Position		      [780, 662, 810, 713]
	      ZOrder		      -91
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,51,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 51 51 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 51 51 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[29.44 "
	      "29.44 33.44 29.44 33.44 33.44 33.44 29.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[25.44 25.44 29.44 2"
	      "9.44 25.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[21.44 21.44 25.44 25.44 21.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[17.44 17.44 21.44 17.44 21.44 21.44 17.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('blac"
	      "k');disp('or');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      SID		      "151:151"
	      Ports		      [2, 1]
	      Position		      [720, 617, 750, 688]
	      ZOrder		      -92
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,71,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 71 71 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 71 71 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[39.44 "
	      "39.44 43.44 39.44 43.44 43.44 43.44 39.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[35.44 35.44 39.44 3"
	      "9.44 35.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[31.44 31.44 35.44 35.44 31.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[27.44 27.44 31.44 27.44 31.44 31.44 27.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('blac"
	      "k');disp('and');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      SID		      "151:152"
	      Ports		      [3, 1]
	      Position		      [720, 694, 750, 766]
	      ZOrder		      -93
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,72,3,1,white,blue,0,98d76266,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 72 72 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 72 72 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[40.44 "
	      "40.44 44.44 40.44 44.44 44.44 44.44 40.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[36.44 36.44 40.44 4"
	      "0.44 36.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[32.44 32.44 36.44 36.44 32.44 ],[1 1 1 "
	      "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[28.44 28.44 32.44 28.44 32.44 32.44 28.44 ],[0.931 0.946 0"
	      ".973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\ncolor('bl"
	      "ack');disp('and');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      SID		      "151:153"
	      Ports		      [3, 1]
	      Position		      [410, 430, 440, 630]
	      ZOrder		      -94
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,200,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 28.5714 171.429 200"
	      " 0 ],[0.77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 28.5714 171.429 200 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 "
	      "15.88 10.1 6.1 ],[104.44 104.44 108.44 104.44 108.44 108.44 108.44 104.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88"
	      " 6.1 10.1 ],[100.44 100.44 104.44 104.44 100.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[96"
	      ".44 96.44 100.44 100.44 96.44 ],[1 1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[92.44 92.44 96.44 9"
	      "2.44 96.44 96.44 92.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	      ": begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\n"
	      "color('black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMEN"
	      "T: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      SID		      "151:154"
	      Ports		      [3, 1]
	      Position		      [410, 225, 440, 425]
	      ZOrder		      -95
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,200,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 28.5714 171.429 200"
	      " 0 ],[0.77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 28.5714 171.429 200 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 "
	      "15.88 10.1 6.1 ],[104.44 104.44 108.44 104.44 108.44 108.44 108.44 104.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88"
	      " 6.1 10.1 ],[100.44 100.44 104.44 104.44 100.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[96"
	      ".44 96.44 100.44 100.44 96.44 ],[1 1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[92.44 92.44 96.44 9"
	      "2.44 96.44 96.44 92.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	      ": begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\n"
	      "color('black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMEN"
	      "T: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      SID		      "151:155"
	      Ports		      [3, 1]
	      Position		      [410, 15, 440, 215]
	      ZOrder		      -96
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,200,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 28.5714 171.429 200"
	      " 0 ],[0.77 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 28.5714 171.429 200 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 "
	      "15.88 10.1 6.1 ],[104.44 104.44 108.44 104.44 108.44 108.44 108.44 104.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88"
	      " 6.1 10.1 ],[100.44 100.44 104.44 104.44 100.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[96"
	      ".44 96.44 100.44 100.44 96.44 ],[1 1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[92.44 92.44 96.44 9"
	      "2.44 96.44 96.44 92.44 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	      ": begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\n"
	      "color('black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMEN"
	      "T: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      SID		      "151:156"
	      Ports		      [3, 1]
	      Position		      [965, 174, 995, 286]
	      ZOrder		      -97
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,112,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 16 96 112 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 30 30 0 0 ],[0 16 96 112 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[60"
	      ".44 60.44 64.44 60.44 64.44 64.44 64.44 60.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[56.44 56.44 60."
	      "44 60.44 56.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[52.44 52.44 56.44 56.44 52.44 ],[1 "
	      "1 1 ]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[48.44 48.44 52.44 48.44 52.44 52.44 48.44 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
	      ");port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3"
	      ",'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "151:157"
	      Position		      [1185, 832, 1200, 848]
	      ZOrder		      -98
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "151:158"
	      Position		      [1185, 862, 1200, 878]
	      ZOrder		      -99
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      SID		      "151:159"
	      Position		      [1185, 892, 1200, 908]
	      ZOrder		      -100
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      SID		      "151:160"
	      Position		      [760, 417, 775, 433]
	      ZOrder		      -101
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      SID		      "151:161"
	      Position		      [760, 282, 775, 298]
	      ZOrder		      -102
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator5"
	      SID		      "151:162"
	      Position		      [760, 312, 775, 328]
	      ZOrder		      -103
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator6"
	      SID		      "151:163"
	      Position		      [760, 447, 775, 463]
	      ZOrder		      -104
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator7"
	      SID		      "151:164"
	      Position		      [760, 387, 775, 403]
	      ZOrder		      -105
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_narrow"
	      SID		      "151:165"
	      Ports		      [1, 1]
	      Position		      [145, 315, 180, 335]
	      ZOrder		      -106
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "144"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_narrow1"
	      SID		      "151:166"
	      Ports		      [1, 1]
	      Position		      [210, 105, 245, 125]
	      ZOrder		      -107
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "18"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_wide"
	      SID		      "151:167"
	      Ports		      [1, 1]
	      Position		      [350, 380, 385, 400]
	      ZOrder		      -108
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "288"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cast_wide1"
	      SID		      "151:168"
	      Ports		      [1, 1]
	      Position		      [350, 170, 385, 190]
	      ZOrder		      -109
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "36"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('"
	      "black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rwn"
	      SID		      "151:169"
	      Ports		      [1, 1]
	      Position		      [65, 166, 85, 184]
	      ZOrder		      -110
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('o"
	      "utput',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rwn1"
	      SID		      "151:170"
	      Ports		      [1, 1]
	      Position		      [65, 136, 85, 154]
	      ZOrder		      -111
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('o"
	      "utput',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rwn2"
	      SID		      "151:171"
	      Ports		      [1, 1]
	      Position		      [65, 11, 85, 29]
	      ZOrder		      -112
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('o"
	      "utput',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rwn3"
	      SID		      "151:172"
	      Ports		      [1, 1]
	      Position		      [310, 506, 330, 524]
	      ZOrder		      -113
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('o"
	      "utput',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_rwn6"
	      SID		      "151:173"
	      Ports		      [1, 1]
	      Position		      [75, 841, 95, 859]
	      ZOrder		      -114
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,334"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "20,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22"
	      " 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11"
	      ".22 9.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\np"
	      "atch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfpr"
	      "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('o"
	      "utput',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "data_reg"
	      SID		      "151:174"
	      Ports		      [2, 1]
	      Position		      [220, 312, 280, 368]
	      ZOrder		      -115
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',"
	      "1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "data_reg1"
	      SID		      "151:175"
	      Ports		      [2, 1]
	      Position		      [275, 102, 335, 158]
	      ZOrder		      -116
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,56,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',"
	      "1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "half_burst"
	      SID		      "151:176"
	      Ports		      [0, 1]
	      Position		      [1005, 16, 1045, 34]
	      ZOrder		      -117
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lsbs"
	      SID		      "151:177"
	      Ports		      [1, 1]
	      Position		      [605, 221, 635, 239]
	      ZOrder		      -118
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "144"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "memory"
	      SID		      "151:178"
	      Ports		      [5, 2]
	      Position		      [700, 17, 760, 133]
	      ZOrder		      -119
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"memory"
		Location		[1771, 75, 3457, 1151]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "addr"
		  SID			  "151:179"
		  Position		  [35, 143, 65, 157]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "wren"
		  SID			  "151:180"
		  Position		  [35, 63, 65, 77]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "wrbe"
		  SID			  "151:181"
		  Position		  [35, 98, 65, 112]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "wrdata"
		  SID			  "151:182"
		  Position		  [30, 253, 60, 267]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rden"
		  SID			  "151:183"
		  Position		  [35, 348, 65, 362]
		  ZOrder		  -5
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "151:184"
		  Ports			  [1, 1]
		  Position		  [1010, 231, 1030, 249]
		  ZOrder		  -6
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "20,18,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[11.22 11.22 13."
		  "22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[9.22 9.22 11.22 11.22 9.22 ],[0"
		  ".931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([7.55 14.44"
		  " 12.44 10.44 8.44 5.55 7.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: e"
		  "nd icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode','on');\nf"
		  "printf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "151:185"
		  Ports			  [1, 1]
		  Position		  [1050, 230, 1070, 250]
		  ZOrder		  -7
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "7"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,255"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "20,20,1,1,white,blue,0,d93bb731,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-7}','texmode','on'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  SID			  "151:186"
		  Ports			  [1, 1]
		  Position		  [1000, 495, 1020, 515]
		  ZOrder		  -8
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "7"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,255"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "20,20,1,1,white,blue,0,d93bb731,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22 12.22 14."
		  "22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 12.22 10.22 ]"
		  ",[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([7.55 "
		  "14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMME"
		  "NT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-7}','texmode','on'"
		  ");\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Disregard Subsystem"
		  SID			  "151:187"
		  Tag			  "discardX"
		  Ports			  []
		  Position		  [204, 765, 255, 815]
		  ZOrder		  -9
		  ShowName		  off
		  AttributesFormatString  "Disregard Subsystem\\nFor Generation"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Disregard Subsystem"
		  SourceType		  "Xilinx Disregard Subsystem For Generation Block"
		  infoedit		  "Place this block into a subsystem to have System Generator ignore the subsystem during code generatio"
		  "n. This block can be used in combination with the Simulation Multiplexer block to provide an alternative simulatio"
		  "n model for another subsystem (e.g., to provide a simulation model for a black box)."
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,170,217"
		  block_type		  "disregard"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "51,50,-1,-1,darkgray,black,0,0,right"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.1 0.1 0.1]);\np"
		  "atch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37 25 13 5 1"
		  "6 5 5 9 5 5 ],[0.33 0.33 0.33]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
		  "fprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto1"
		  SID			  "151:189"
		  Position		  [135, 98, 155, 112]
		  ZOrder		  -11
		  ShowName		  off
		  GotoTag		  "b"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast_narrow1"
		  SID			  "151:191"
		  Ports			  [1, 1]
		  Position		  [85, 95, 120, 115]
		  ZOrder		  -13
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "36"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,461,334"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast_narrow2"
		  SID			  "151:192"
		  Ports			  [1, 1]
		  Position		  [85, 250, 120, 270]
		  ZOrder		  -14
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "288"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,461,334"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast_narrow3"
		  SID			  "151:193"
		  Ports			  [1, 1]
		  Position		  [1040, 496, 1065, 514]
		  ZOrder		  -15
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "288"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,461,334"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "25,18,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 18 18 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[11.22 11.22 13"
		  ".22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[9.22 9.22 11.22 11.22 9.22 ],"
		  "[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch([9.55 16"
		  ".44 14.44 12.44 10.44 7.55 9.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMEN"
		  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'cast');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast_narrow4"
		  SID			  "151:194"
		  Ports			  [1, 1]
		  Position		  [210, 140, 245, 160]
		  ZOrder		  -16
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "ram_depth"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,461,334"
		  block_type		  "convert"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "35,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('ou"
		  "tput',1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram0"
		  SID			  "151:195"
		  Ports			  [3, 1]
		  Position		  [440, 51, 825, 459]
		  ZOrder		  -17
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Memory Block"
		  depth			  "2^ram_depth"
		  initVector		  "sin(pi*(0:15)/2^ram_depth)"
		  distributed_mem	  "Block RAM"
		  write_mode		  "Read After Write"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  optimize		  "Area"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "1204,20,470,394"
		  block_type		  "spram"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "385,408,3,1,white,blue,0,afe23399,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 385 385 0 0 ],[0 0 408 408 0 ],[0.77 0.82"
		  " 0.91 ]);\nplot([0 385 385 0 0 ],[0 0 408 408 0 ]);\npatch([69.625 149.1 204.1 259.1 314.1 204.1 124.625 69.625 ],"
		  "[265.05 265.05 320.05 265.05 320.05 320.05 320.05 265.05 ],[1 1 1 ]);\npatch([124.625 204.1 149.1 69.625 124.625 ]"
		  ",[210.05 210.05 265.05 265.05 210.05 ],[0.931 0.946 0.973 ]);\npatch([69.625 149.1 204.1 124.625 69.625 ],[155.05 "
		  "155.05 210.05 210.05 155.05 ],[1 1 1 ]);\npatch([124.625 314.1 259.1 204.1 149.1 69.625 124.625 ],[100.05 100.05 1"
		  "55.05 100.05 155.05 155.05 100.05 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
		  "'COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'d"
		  "ata');\ncolor('black');port_label('input',3,'we');\n\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','C"
		  "OMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "rddata"
		  SID			  "151:196"
		  Position		  [1115, 498, 1145, 512]
		  ZOrder		  -18
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "rdvld"
		  SID			  "151:197"
		  Position		  [1090, 233, 1120, 247]
		  ZOrder		  -19
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "wrdata"
		  SrcPort		  1
		  DstBlock		  "cast_narrow2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wrbe"
		  SrcPort		  1
		  DstBlock		  "cast_narrow1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "addr"
		  SrcPort		  1
		  DstBlock		  "cast_narrow4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cast_narrow1"
		  SrcPort		  1
		  DstBlock		  "Goto1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wren"
		  SrcPort		  1
		  Points		  [0, 10; 230, 0; 0, 310]
		  DstBlock		  "ram0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cast_narrow2"
		  SrcPort		  1
		  Points		  [300, 0]
		  DstBlock		  "ram0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "rden"
		  SrcPort		  1
		  Points		  [113, 0; 0, 150; 697, 0; 0, -265]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "cast_narrow3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "rdvld"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cast_narrow3"
		  SrcPort		  1
		  DstBlock		  "rddata"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ram0"
		  SrcPort		  1
		  Points		  [105, 0; 0, 250]
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cast_narrow4"
		  SrcPort		  1
		  Points		  [175, 0]
		  DstBlock		  "ram0"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "msbs"
	      SID		      "151:198"
	      Ports		      [1, 1]
	      Position		      [605, 356, 635, 374]
	      ZOrder		      -120
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The outp"
	      "ut type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P>"
	      "<P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "144"
	      boolean_output	      off
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "144"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,449,376"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black"
	      "');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rd_sm"
	      SID		      "151:199"
	      Ports		      [3, 3]
	      Position		      [700, 770, 780, 880]
	      ZOrder		      -121
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"rd_sm"
		Location		[12, 45, 1268, 1173]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  SID			  "151:200"
		  Position		  [40, 318, 70, 332]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  SID			  "151:201"
		  Position		  [570, 373, 600, 387]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "fifo_empty"
		  SID			  "151:202"
		  Position		  [35, 143, 65, 157]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  "151:203"
		  Ports			  [0, 1]
		  Position		  [775, 341, 805, 359]
		  ZOrder		  -4
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  SID			  "151:204"
		  Ports			  [0, 1]
		  Position		  [775, 386, 805, 404]
		  ZOrder		  -5
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'1');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  SID			  "151:205"
		  Ports			  [0, 1]
		  Position		  [775, 431, 805, 449]
		  ZOrder		  -6
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "2"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,fca86624,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'2');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  SID			  "151:206"
		  Ports			  [0, 1]
		  Position		  [275, 176, 305, 194]
		  ZOrder		  -7
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  SID			  "151:207"
		  Ports			  [0, 1]
		  Position		  [275, 211, 305, 229]
		  ZOrder		  -8
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'1');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  SID			  "151:208"
		  Ports			  [0, 1]
		  Position		  [285, 351, 315, 369]
		  ZOrder		  -9
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'1');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  SID			  "151:209"
		  Ports			  [0, 1]
		  Position		  [285, 386, 315, 404]
		  ZOrder		  -10
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "2"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,fca86624,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'2');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  SID			  "151:210"
		  Ports			  [0, 1]
		  Position		  [275, 546, 305, 564]
		  ZOrder		  -11
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "2"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,fca86624,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'2');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant8"
		  SID			  "151:211"
		  Ports			  [0, 1]
		  Position		  [140, 581, 170, 599]
		  ZOrder		  -12
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'1');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant9"
		  SID			  "151:212"
		  Ports			  [0, 1]
		  Position		  [140, 616, 170, 634]
		  ZOrder		  -13
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "2"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,400,346"
		  block_type		  "constant"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,18,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'0');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  From
		  Name			  "From48"
		  SID			  "151:213"
		  Position		  [475, 304, 500, 316]
		  ZOrder		  -14
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "S"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto19"
		  SID			  "151:214"
		  Position		  [720, 331, 745, 349]
		  ZOrder		  -15
		  ShowName		  off
		  GotoTag		  "S"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "151:215"
		  Ports			  [1, 1]
		  Position		  [265, 140, 295, 160]
		  ZOrder		  -16
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,20,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 20 20 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');"
		  "\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "151:216"
		  Ports			  [4, 1]
		  Position		  [520, 296, 555, 399]
		  ZOrder		  -17
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "3"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,303"
		  block_type		  "mux"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,103,4,1,white,blue,3,58b3489d,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 14.7143 88.2857 103 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 35 35 0 0 ],[0 14.7143 88.2857 103 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 "
		  "5.875 ],[56.55 56.55 61.55 56.55 61.55 61.55 61.55 56.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[51."
		  "55 51.55 56.55 56.55 51.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[46.55 46.55 51.55 51.5"
		  "5 46.55 ],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[41.55 41.55 46.55 41.55 46.55 46.55 41.55 "
		  "],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
		  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
		  "put',3,'d1');\ncolor('black');port_label('input',4,'d2');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprint"
		  "f('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  SID			  "151:217"
		  Ports			  [3, 1]
		  Position		  [330, 133, 365, 237]
		  ZOrder		  -18
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,303"
		  block_type		  "mux"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,104,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 14.8571 89.1429 104 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 35 35 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 "
		  "5.875 ],[57.55 57.55 62.55 57.55 62.55 62.55 62.55 57.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[52."
		  "55 52.55 57.55 57.55 52.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[47.55 47.55 52.55 52.5"
		  "5 47.55 ],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[42.55 42.55 47.55 42.55 47.55 47.55 42.55 "
		  "],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
		  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
		  "put',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  SID			  "151:218"
		  Ports			  [3, 1]
		  Position		  [335, 308, 370, 412]
		  ZOrder		  -19
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,303"
		  block_type		  "mux"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,104,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 14.8571 89.1429 104 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 35 35 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 "
		  "5.875 ],[57.55 57.55 62.55 57.55 62.55 62.55 62.55 57.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[52."
		  "55 52.55 57.55 57.55 52.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[47.55 47.55 52.55 52.5"
		  "5 47.55 ],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[42.55 42.55 47.55 42.55 47.55 47.55 42.55 "
		  "],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
		  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
		  "put',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  SID			  "151:219"
		  Ports			  [3, 1]
		  Position		  [335, 503, 370, 607]
		  ZOrder		  -20
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,303"
		  block_type		  "mux"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,104,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 14.8571 89.1429 104 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 35 35 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 "
		  "5.875 ],[57.55 57.55 62.55 57.55 62.55 62.55 62.55 57.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[52."
		  "55 52.55 57.55 57.55 52.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[47.55 47.55 52.55 52.5"
		  "5 47.55 ],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[42.55 42.55 47.55 42.55 47.55 47.55 42.55 "
		  "],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
		  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
		  "put',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux4"
		  SID			  "151:220"
		  Ports			  [3, 1]
		  Position		  [205, 538, 240, 642]
		  ZOrder		  -21
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,303"
		  block_type		  "mux"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,104,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 14.8571 89.1429 104 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 35 35 0 0 ],[0 14.8571 89.1429 104 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 "
		  "5.875 ],[57.55 57.55 62.55 57.55 62.55 62.55 62.55 57.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[52."
		  "55 52.55 57.55 57.55 52.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[47.55 47.55 52.55 52.5"
		  "5 47.55 ],[1 1 1 ]);\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[42.55 42.55 47.55 42.55 47.55 47.55 42.55 "
		  "],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
		  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
		  "put',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "151:221"
		  Ports			  [2, 1]
		  Position		  [630, 337, 690, 393]
		  ZOrder		  -22
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,193"
		  block_type		  "register"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "60,56,2,1,white,blue,0,140cc11c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36.88 44"
		  ".88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36.88 28.88"
		  " ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]);\npatch("
		  "[20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0.973 ]);\nfpr"
		  "intf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
		  ",1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\ncolor('black');"
		  "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  SID			  "151:222"
		  Ports			  [2, 1]
		  Position		  [835, 342, 885, 373]
		  ZOrder		  -23
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,193"
		  block_type		  "relational"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "50,31,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 31 31 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
		  "a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmode','on');"
		  "\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  SID			  "151:223"
		  Ports			  [2, 1]
		  Position		  [835, 387, 885, 418]
		  ZOrder		  -24
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,193"
		  block_type		  "relational"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "50,31,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 31 31 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
		  "a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmode','on');"
		  "\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  SID			  "151:224"
		  Ports			  [2, 1]
		  Position		  [835, 432, 885, 463]
		  ZOrder		  -25
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,193"
		  block_type		  "relational"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "50,31,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 31 31 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 31 31 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[19.44 19.44 23"
		  ".44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[15.44 15.44 19.44 19.44 15.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]);\npatch("
		  "[20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
		  "a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmode','on');"
		  "\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "empty"
		  SID			  "151:225"
		  Position		  [960, 353, 990, 367]
		  ZOrder		  -26
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d0"
		  SID			  "151:226"
		  Position		  [960, 398, 990, 412]
		  ZOrder		  -27
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "d1"
		  SID			  "151:227"
		  Position		  [960, 443, 990, 457]
		  ZOrder		  -28
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Relational2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    }
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Goto19"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "empty"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  DstBlock		  "d0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  DstBlock		  "d1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From48"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [55, 0; 0, 150]
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fifo_empty"
		  SrcPort		  1
		  Points		  [110, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 405]
		    DstBlock		    "Mux4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  Points		  [190, 0]
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 195]
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [50, 0; 0, -170]
		  DstBlock		  "Mux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  DstBlock		  "Mux3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux4"
		  SrcPort		  1
		  DstBlock		  "Mux3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant8"
		  SrcPort		  1
		  DstBlock		  "Mux4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant9"
		  SrcPort		  1
		  DstBlock		  "Mux4"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rddata_fifo_lsbs"
	      SID		      "151:228"
	      Ports		      [4, 4]
	      Position		      [655, 218, 735, 332]
	      ZOrder		      -122
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIFO"
	      SourceType	      "Xilinx FIFO Block Block"
	      mem_type		      "Block RAM"
	      performance_options     "Standard_FIFO"
	      infoedit1		      "Available only for V4, V5, V6, V7, K7, A7 and Zynq devices."
	      embedded_registers      off
	      depth		      "1K"
	      percent_nbits	      "1"
	      rst		      on
	      en		      off
	      use_dcount	      off
	      use_percent_full_port   on
	      use_almost_empty	      off
	      almost_empty_thresh     "2"
	      use_almost_full	      off
	      almost_full_thresh      "14"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      explicit_period	      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,419"
	      block_type	      "fifo"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "80,114,4,4,white,blue,0,7b30cb60,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 114 114 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 80 80 0 0 ],[0 0 114 114 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.5"
	      "25 ],[69.21 69.21 80.21 69.21 80.21 80.21 80.21 69.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],["
	      "58.21 58.21 69.21 69.21 58.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[47.21 47.21 "
	      "58.21 58.21 47.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[36.21 36.21 47.21 36.21 "
	      "47.21 47.21 36.21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
	      "in icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor"
	      "('black');port_label('input',3,'re');\ncolor('black');port_label('input',4,'rst');\ncolor('black');port_label('"
	      "output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black');port_label('output',3,'%full"
	      "');\ncolor('black');port_label('output',4,'full');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rddata_fifo_msbs"
	      SID		      "151:229"
	      Ports		      [4, 4]
	      Position		      [655, 353, 735, 467]
	      ZOrder		      -123
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIFO"
	      SourceType	      "Xilinx FIFO Block Block"
	      mem_type		      "Block RAM"
	      performance_options     "Standard_FIFO"
	      infoedit1		      "Available only for V4, V5, V6, V7, K7, A7 and Zynq devices."
	      embedded_registers      off
	      depth		      "1K"
	      percent_nbits	      "1"
	      rst		      on
	      en		      off
	      use_dcount	      off
	      use_percent_full_port   on
	      use_almost_empty	      off
	      almost_empty_thresh     "2"
	      use_almost_full	      off
	      almost_full_thresh      "14"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      explicit_period	      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,419"
	      block_type	      "fifo"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "80,114,4,4,white,blue,0,7b30cb60,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 114 114 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 80 80 0 0 ],[0 0 114 114 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.5"
	      "25 ],[69.21 69.21 80.21 69.21 80.21 80.21 80.21 69.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],["
	      "58.21 58.21 69.21 69.21 58.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[47.21 47.21 "
	      "58.21 58.21 47.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[36.21 36.21 47.21 36.21 "
	      "47.21 47.21 36.21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
	      "in icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor"
	      "('black');port_label('input',3,'re');\ncolor('black');port_label('input',4,'rst');\ncolor('black');port_label('"
	      "output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black');port_label('output',3,'%full"
	      "');\ncolor('black');port_label('output',4,'full');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "tag_fifo"
	      SID		      "151:230"
	      Ports		      [4, 4]
	      Position		      [1075, 798, 1155, 912]
	      ZOrder		      -124
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/FIFO"
	      SourceType	      "Xilinx FIFO Block Block"
	      mem_type		      "Block RAM"
	      performance_options     "Standard_FIFO"
	      infoedit1		      "Available only for V4, V5, V6, V7, K7, A7 and Zynq devices."
	      embedded_registers      off
	      depth		      "64K"
	      percent_nbits	      "1"
	      rst		      on
	      en		      off
	      use_dcount	      off
	      use_percent_full_port   on
	      use_almost_empty	      off
	      almost_empty_thresh     "2"
	      use_almost_full	      off
	      almost_full_thresh      "14"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      explicit_period	      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,419"
	      block_type	      "fifo"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "80,114,4,4,white,blue,0,7b30cb60,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 0 ],[0 0 114 114 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 80 80 0 0 ],[0 0 114 114 0 ]);\npatch([15.525 31.42 42.42 53.42 64.42 42.42 26.525 15.5"
	      "25 ],[69.21 69.21 80.21 69.21 80.21 80.21 80.21 69.21 ],[1 1 1 ]);\npatch([26.525 42.42 31.42 15.525 26.525 ],["
	      "58.21 58.21 69.21 69.21 58.21 ],[0.931 0.946 0.973 ]);\npatch([15.525 31.42 42.42 26.525 15.525 ],[47.21 47.21 "
	      "58.21 58.21 47.21 ],[1 1 1 ]);\npatch([26.525 64.42 53.42 42.42 31.42 15.525 26.525 ],[36.21 36.21 47.21 36.21 "
	      "47.21 47.21 36.21 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
	      "in icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label('input',2,'we');\ncolor"
	      "('black');port_label('input',3,'re');\ncolor('black');port_label('input',4,'rst');\ncolor('black');port_label('"
	      "output',1,'dout');\ncolor('black');port_label('output',2,'empty');\ncolor('black');port_label('output',3,'%full"
	      "');\ncolor('black');port_label('output',4,'full');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "wide_bus"
	      SID		      "151:231"
	      Ports		      [0, 1]
	      Position		      [1005, 47, 1045, 63]
	      ZOrder		      -125
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "16"
	      bin_pt		      "14"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,16,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 16 16 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 16 16 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[1"
	      "0.22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[8.22 8.22 "
	      "10.22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[6.22 6.22 8.22 8.22 6.22 ],["
	      "1 1 1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ack"
	      SID		      "151:232"
	      Position		      [1165, 328, 1195, 342]
	      ZOrder		      -126
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "151:233"
	      Position		      [1165, 223, 1195, 237]
	      ZOrder		      -127
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "tago"
	      SID		      "151:234"
	      Position		      [1185, 803, 1215, 817]
	      ZOrder		      -128
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rd_valid"
	      SID		      "151:235"
	      Position		      [1165, 388, 1195, 402]
	      ZOrder		      -129
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "rddata_fifo_msbs"
	      SrcPort		      2
	      DstBlock		      "Terminator7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rddata_fifo_msbs"
	      SrcPort		      1
	      Points		      [210, 0]
	      DstBlock		      "Mux3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From31"
	      SrcPort		      1
	      DstBlock		      "msbs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "msbs"
	      SrcPort		      1
	      DstBlock		      "rddata_fifo_msbs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From34"
	      SrcPort		      1
	      DstBlock		      "rddata_fifo_msbs"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From38"
	      SrcPort		      1
	      DstBlock		      "rddata_fifo_msbs"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From40"
	      SrcPort		      1
	      DstBlock		      "rddata_fifo_msbs"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rddata_fifo_msbs"
	      SrcPort		      3
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rddata_fifo_msbs"
	      SrcPort		      4
	      DstBlock		      "Terminator6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rddata_fifo_lsbs"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From24"
	      SrcPort		      1
	      DstBlock		      "lsbs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lsbs"
	      SrcPort		      1
	      DstBlock		      "rddata_fifo_lsbs"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Goto6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "data_reg"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "cast_narrow"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Goto1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			3
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Logical1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "From12"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical10"
	      SrcPort		      1
	      DstBlock		      "rd_valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tag_fifo"
	      SrcPort		      1
	      DstBlock		      "tago"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From30"
	      SrcPort		      1
	      DstBlock		      "ack"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_ack"
	      SrcPort		      1
	      DstBlock		      "convert_rwn6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "be"
	      SrcPort		      1
	      DstBlock		      "Goto7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "convert_rwn2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      Points		      [105, 0]
	      Branch {
		Points			[155, 0]
		Branch {
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "cast_wide"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cast_wide"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cast_narrow"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"data_reg"
		DstPort			1
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"Concat"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "data_reg"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "half_burst"
	      SrcPort		      1
	      DstBlock		      "Goto9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wide_bus"
	      SrcPort		      1
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr"
	      SrcPort		      1
	      DstBlock		      "Goto11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From9"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From14"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From13"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From18"
	      SrcPort		      1
	      DstBlock		      "data_reg1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From17"
	      SrcPort		      1
	      DstBlock		      "cast_narrow1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From19"
	      SrcPort		      1
	      DstBlock		      "cast_wide1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cast_wide1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "cast_narrow1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"data_reg1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -20]
		DstBlock		"Concat1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "data_reg1"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From16"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From15"
	      SrcPort		      1
	      DstBlock		      "Logical6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "tag_fifo"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From42"
	      SrcPort		      1
	      DstBlock		      "tag_fifo"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From11"
	      SrcPort		      1
	      DstBlock		      "tag_fifo"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "tagi"
	      SrcPort		      1
	      DstBlock		      "tag_fifo"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tag_fifo"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tag_fifo"
	      SrcPort		      3
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tag_fifo"
	      SrcPort		      4
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rnw"
	      SrcPort		      1
	      DstBlock		      "convert_rwn1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      DstBlock		      "convert_rwn"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Goto2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Goto5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Goto12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From20"
	      SrcPort		      1
	      DstBlock		      "memory"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From23"
	      SrcPort		      1
	      DstBlock		      "memory"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From21"
	      SrcPort		      1
	      DstBlock		      "memory"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From22"
	      SrcPort		      1
	      DstBlock		      "memory"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "memory"
	      SrcPort		      1
	      DstBlock		      "Goto14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "memory"
	      SrcPort		      2
	      DstBlock		      "Goto15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From25"
	      SrcPort		      1
	      DstBlock		      "memory"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "From26"
	      SrcPort		      1
	      DstBlock		      "rddata_fifo_lsbs"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From27"
	      SrcPort		      1
	      DstBlock		      "rddata_fifo_lsbs"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "From28"
	      SrcPort		      1
	      DstBlock		      "rddata_fifo_lsbs"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "rddata_fifo_lsbs"
	      SrcPort		      3
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rddata_fifo_lsbs"
	      SrcPort		      4
	      DstBlock		      "Terminator5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rddata_fifo_lsbs"
	      SrcPort		      2
	      DstBlock		      "Goto18"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "Goto22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From32"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From33"
	      SrcPort		      1
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From36"
	      SrcPort		      1
	      DstBlock		      "Inverter4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From35"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From37"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From29"
	      SrcPort		      1
	      DstBlock		      "Mux3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From39"
	      SrcPort		      1
	      DstBlock		      "Logical10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From41"
	      SrcPort		      1
	      DstBlock		      "Logical10"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From48"
	      SrcPort		      1
	      DstBlock		      "rd_sm"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "rd_sm"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From47"
	      SrcPort		      1
	      DstBlock		      "rd_sm"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      DstBlock		      "Logical9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rwn"
	      SrcPort		      1
	      DstBlock		      "Goto13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rwn1"
	      SrcPort		      1
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rwn2"
	      SrcPort		      1
	      DstBlock		      "Goto3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_sm"
	      SrcPort		      1
	      DstBlock		      "Goto19"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_sm"
	      SrcPort		      2
	      DstBlock		      "Goto20"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_sm"
	      SrcPort		      3
	      DstBlock		      "Goto21"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rwn6"
	      SrcPort		      1
	      DstBlock		      "Goto17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Logical7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "convert_rwn3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_rwn3"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_data_in"
	  SID			  "151:39"
	  Ports			  [1, 1]
	  Position		  [315, 150, 350, 170]
	  ZOrder		  -39
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_rd_dout"
	  SID			  "151:40"
	  Ports			  [1, 1]
	  Position		  [1040, 165, 1075, 185]
	  ZOrder		  -40
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "35,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 35 35 0 0 ],[0 0 20 20 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Cmd_Ack"
	  SID			  "151:241"
	  Ports			  [1, 1]
	  Position		  [730, 64, 785, 86]
	  ZOrder		  -42
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Cmd_Address"
	  SID			  "151:242"
	  Ports			  [1, 1]
	  Position		  [435, 105, 475, 125]
	  ZOrder		  -43
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Cmd_RNW"
	  SID			  "151:243"
	  Ports			  [1, 1]
	  Position		  [435, 240, 475, 260]
	  ZOrder		  -44
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Cmd_Tag"
	  SID			  "151:244"
	  Ports			  [1, 1]
	  Position		  [435, 285, 475, 305]
	  ZOrder		  -45
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Cmd_Valid"
	  SID			  "151:245"
	  Ports			  [1, 1]
	  Position		  [435, 330, 475, 350]
	  ZOrder		  -46
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Rd_Ack"
	  SID			  "151:246"
	  Ports			  [1, 1]
	  Position		  [435, 375, 475, 395]
	  ZOrder		  -47
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Rd_Dout"
	  SID			  "151:247"
	  Ports			  [1, 1]
	  Position		  [730, 154, 785, 176]
	  ZOrder		  -48
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "144"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Rd_Tag"
	  SID			  "151:248"
	  Ports			  [1, 1]
	  Position		  [730, 244, 785, 266]
	  ZOrder		  -49
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Rd_Valid"
	  SID			  "151:249"
	  Ports			  [1, 1]
	  Position		  [730, 334, 785, 356]
	  ZOrder		  -50
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Rst"
	  SID			  "151:250"
	  Ports			  [1, 1]
	  Position		  [435, 60, 475, 80]
	  ZOrder		  -51
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Wr_BE"
	  SID			  "151:251"
	  Ports			  [1, 1]
	  Position		  [435, 195, 475, 215]
	  ZOrder		  -52
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_Mem_Wr_Din"
	  SID			  "151:252"
	  Ports			  [1, 1]
	  Position		  [435, 150, 475, 170]
	  ZOrder		  -53
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  inherit_from_input	  off
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsDAC		  off
	  DACChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22 1"
	  "4.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22 10"
	  ".22 ],[0.985 0.979 0.895 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatc"
	  "h([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.979 0.895 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'"
	  " ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end i"
	  "con text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_dram_phy_ready"
	  SID			  "151:253"
	  Ports			  [1, 1]
	  Position		  [890, 814, 945, 836]
	  ZOrder		  -54
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "sample_period"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  UseAsADC		  off
	  ADCChannel		  "'1'"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  inherit_from_input	  off
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,432"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 22 22 0 ],[0.95 0.93 0.65"
	  " ]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[14.33 14.3"
	  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[11.33 11.33 14.33 14"
	  ".33 11.33 ],[0.985 0.979 0.895 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 "
	  "]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.985 0.979 0.895"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COM"
	  "MENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cmd_ack"
	  SID			  "151:254"
	  Position		  [1110, 78, 1140, 92]
	  ZOrder		  -55
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  SID			  "151:255"
	  Position		  [1110, 168, 1140, 182]
	  ZOrder		  -56
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rd_tag"
	  SID			  "151:256"
	  Position		  [1110, 258, 1140, 272]
	  ZOrder		  -57
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rd_valid"
	  SID			  "151:257"
	  Position		  [1110, 348, 1140, 362]
	  ZOrder		  -58
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "phy_ready"
	  SID			  "151:258"
	  Position		  [1110, 818, 1140, 832]
	  ZOrder		  -59
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "xps_library_dram_phy_ready"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_phy_ready"
	  SrcPort		  1
	  DstBlock		  "phy_ready"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dram_sim"
	  SrcPort		  4
	  Points		  [144, 0; 0, -275]
	  DstBlock		  "Simulation Multiplexer3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dram_sim"
	  SrcPort		  3
	  Points		  [177, 0; 0, -305]
	  DstBlock		  "Simulation Multiplexer2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dram_sim"
	  SrcPort		  2
	  Points		  [168, 0; 0, -335]
	  DstBlock		  "Simulation Multiplexer1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dram_sim"
	  SrcPort		  1
	  Points		  [155, 0; 0, -365]
	  DstBlock		  "Simulation Multiplexer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Rd_Valid"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Rd_Tag"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer3"
	  SrcPort		  1
	  DstBlock		  "rd_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer2"
	  SrcPort		  1
	  DstBlock		  "rd_tag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer1"
	  SrcPort		  1
	  DstBlock		  "force_rd_dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Rd_Dout"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation Multiplexer"
	  SrcPort		  1
	  DstBlock		  "cmd_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Cmd_Ack"
	  SrcPort		  1
	  DstBlock		  "Simulation Multiplexer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 90]
	    Branch {
	      Points		      [0, 90]
	      Branch {
		Points			[0, 90]
		DstBlock		"xps_library_dram_Mem_Rd_Valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"xps_library_dram_Mem_Rd_Tag"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "xps_library_dram_Mem_Rd_Dout"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "xps_library_dram_Mem_Cmd_Ack"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Rd_Ack"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Cmd_Valid"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Cmd_Tag"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Cmd_RNW"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Wr_BE"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Wr_Din"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Cmd_Address"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_dram_Mem_Rst"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_data_in"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "xps_library_dram_Mem_Wr_Din"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -17; -342, 0; 0, 362]
	    DstBlock		    "dram_sim"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "force_rd_dout"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_rst"
	  SrcPort		  1
	  DstBlock		  "convert_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_cmd_addr"
	  SrcPort		  1
	  DstBlock		  "convert_address"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_wr_din"
	  SrcPort		  1
	  DstBlock		  "convert_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_wr_be"
	  SrcPort		  1
	  DstBlock		  "convert_wr_be"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_cmd_rnw"
	  SrcPort		  1
	  DstBlock		  "convert_rwn"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_cmd_tag"
	  SrcPort		  1
	  DstBlock		  "convert_cmd_tag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_cmd_valid"
	  SrcPort		  1
	  DstBlock		  "convert_cmd_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "assert_rd_ack"
	  SrcPort		  1
	  DstBlock		  "convert_rd_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "assert_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "address"
	  SrcPort		  1
	  DstBlock		  "assert_cmd_addr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "assert_wr_din"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "wr_be"
	  SrcPort		  1
	  DstBlock		  "assert_wr_be"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RWn"
	  SrcPort		  1
	  DstBlock		  "assert_cmd_rnw"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cmd_tag"
	  SrcPort		  1
	  DstBlock		  "assert_cmd_tag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cmd_valid"
	  SrcPort		  1
	  DstBlock		  "assert_cmd_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rd_ack"
	  SrcPort		  1
	  DstBlock		  "assert_rd_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rst"
	  SrcPort		  1
	  Points		  [120, 0]
	  Branch {
	    DstBlock		    "xps_library_dram_Mem_Rst"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25; -380, 0; 0, 400]
	    DstBlock		    "dram_sim"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "convert_address"
	  SrcPort		  1
	  Points		  [115, 0]
	  Branch {
	    DstBlock		    "xps_library_dram_Mem_Cmd_Address"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -17; -361, 0; 0, 377]
	    DstBlock		    "dram_sim"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "convert_data_in"
	  SrcPort		  1
	  DstBlock		  "force_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_wr_be"
	  SrcPort		  1
	  Points		  [105, 0]
	  Branch {
	    DstBlock		    "xps_library_dram_Mem_Wr_BE"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -17; -323, 0; 0, 347]
	    DstBlock		    "dram_sim"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "convert_rwn"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    DstBlock		    "xps_library_dram_Mem_Cmd_RNW"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -17; -43, 0; 0, 392]
	    DstBlock		    "dram_sim"
	    DstPort		    7
	  }
	}
	Line {
	  SrcBlock		  "convert_cmd_tag"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    DstBlock		    "xps_library_dram_Mem_Cmd_Tag"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -17; -307, 0; 0, 317]
	    DstBlock		    "dram_sim"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "convert_cmd_valid"
	  SrcPort		  1
	  Points		  [90, 0]
	  Branch {
	    DstBlock		    "xps_library_dram_Mem_Cmd_Valid"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -17; -40, 0; 0, 332]
	    DstBlock		    "dram_sim"
	    DstPort		    8
	  }
	}
	Line {
	  SrcBlock		  "convert_rd_ack"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    DstBlock		    "xps_library_dram_Mem_Rd_Ack"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -17; -21, 0; 0, 197]
	    DstBlock		    "dram_sim"
	    DstPort		    5
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "generic_adc"
      SID		      "152"
      Ports		      [2, 8]
      Position		      [195, 704, 285, 901]
      ZOrder		      -12
      UserDataPersistent      on
      UserData		      "DataTag50"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		185
	$ClassName		"Simulink.Mask"
	Type			"generic_adc"
	Description		"Generic ADC simulation block"
	Initialization		"generic_adc_init(gcb, ...\n    'in', in, ...\n    'out', out, ...\n    'bits', bits, ...    \n    'i"
	"nterleaved', interleaved, ...\n    'or_support', or_support, ...\n    'sync_support', sync_support, ...\n    'dv_supp"
	"ort', dv_support);"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  7
	  Object {
	    $ObjectID		    186
	    Type		    "edit"
	    Name		    "in"
	    Prompt		    "inputs"
	    Value		    "1"
	  }
	  Object {
	    $ObjectID		    187
	    Type		    "edit"
	    Name		    "out"
	    Prompt		    "outputs per input"
	    Value		    "4"
	  }
	  Object {
	    $ObjectID		    188
	    Type		    "edit"
	    Name		    "bits"
	    Prompt		    "adc bit width"
	    Value		    "8"
	  }
	  Object {
	    $ObjectID		    189
	    Type		    "checkbox"
	    Name		    "interleaved"
	    Prompt		    "interleaved mode"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    190
	    Type		    "checkbox"
	    Name		    "or_support"
	    Prompt		    "over-range support"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    191
	    Type		    "checkbox"
	    Name		    "sync_support"
	    Prompt		    "sync support "
	    Value		    "on"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    192
	    Type		    "checkbox"
	    Name		    "dv_support"
	    Prompt		    "data valid support"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"generic_adc"
	Location		[35, 45, 1551, 1270]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sim_data0"
	  SID			  "153"
	  Position		  [105, 232, 135, 248]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sync"
	  SID			  "154"
	  Position		  [105, 32, 135, 48]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Bias
	  Name			  "bias0"
	  SID			  "155"
	  Position		  [345, 230, 375, 250]
	  ZOrder		  -3
	  Bias			  "127.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat0_0"
	  SID			  "90"
	  Ports			  [2, 1]
	  Position		  [1305, 227, 1335, 258]
	  ZOrder		  -4
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat0_1"
	  SID			  "91"
	  Ports			  [2, 1]
	  Position		  [1305, 387, 1335, 418]
	  ZOrder		  -5
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat0_2"
	  SID			  "362"
	  Ports			  [2, 1]
	  Position		  [1305, 547, 1335, 578]
	  ZOrder		  -6
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat0_3"
	  SID			  "363"
	  Ports			  [2, 1]
	  Position		  [1305, 707, 1335, 738]
	  ZOrder		  -7
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_del0"
	  SID			  "364"
	  Ports			  [1, 1]
	  Position		  [580, 230, 620, 250]
	  ZOrder		  -8
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_del1"
	  SID			  "365"
	  Ports			  [1, 1]
	  Position		  [580, 390, 620, 410]
	  ZOrder		  -9
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_del2"
	  SID			  "366"
	  Ports			  [1, 1]
	  Position		  [580, 550, 620, 570]
	  ZOrder		  -10
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_del3"
	  SID			  "367"
	  Ports			  [1, 1]
	  Position		  [580, 710, 620, 730]
	  ZOrder		  -11
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_ds0"
	  SID			  "368"
	  Ports			  [1, 1]
	  Position		  [460, 230, 500, 250]
	  ZOrder		  -12
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_ds1"
	  SID			  "369"
	  Ports			  [1, 1]
	  Position		  [460, 390, 500, 410]
	  ZOrder		  -13
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "1"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_ds2"
	  SID			  "370"
	  Ports			  [1, 1]
	  Position		  [460, 550, 500, 570]
	  ZOrder		  -14
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "2"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_ds3"
	  SID			  "371"
	  Ports			  [1, 1]
	  Position		  [460, 710, 500, 730]
	  ZOrder		  -15
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "3"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Gain
	  Name			  "gain0"
	  SID			  "168"
	  Position		  [225, 230, 255, 250]
	  ZOrder		  -16
	  Gain			  "127.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "generic_test_generic_adc_user_data0"
	  SID			  "372"
	  Ports			  [1, 1]
	  Position		  [940, 230, 980, 250]
	  ZOrder		  -17
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "generic_test_generic_adc_user_data1"
	  SID			  "373"
	  Ports			  [1, 1]
	  Position		  [940, 390, 980, 410]
	  ZOrder		  -18
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "generic_test_generic_adc_user_data2"
	  SID			  "374"
	  Ports			  [1, 1]
	  Position		  [940, 550, 980, 570]
	  ZOrder		  -19
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "generic_test_generic_adc_user_data3"
	  SID			  "375"
	  Ports			  [1, 1]
	  Position		  [940, 710, 980, 730]
	  ZOrder		  -20
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "generic_test_generic_adc_user_sync0"
	  SID			  "376"
	  Ports			  [1, 1]
	  Position		  [940, 30, 980, 50]
	  ZOrder		  -21
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "generic_test_generic_adc_user_sync1"
	  SID			  "377"
	  Ports			  [1, 1]
	  Position		  [940, 70, 980, 90]
	  ZOrder		  -22
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "generic_test_generic_adc_user_sync2"
	  SID			  "378"
	  Ports			  [1, 1]
	  Position		  [940, 110, 980, 130]
	  ZOrder		  -23
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "generic_test_generic_adc_user_sync3"
	  SID			  "379"
	  Ports			  [1, 1]
	  Position		  [940, 150, 980, 170]
	  ZOrder		  -24
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv0_0"
	  SID			  "380"
	  Ports			  [1, 1]
	  Position		  [1185, 232, 1215, 248]
	  ZOrder		  -25
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv0_1"
	  SID			  "381"
	  Ports			  [1, 1]
	  Position		  [1185, 392, 1215, 408]
	  ZOrder		  -26
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv0_2"
	  SID			  "382"
	  Ports			  [1, 1]
	  Position		  [1185, 552, 1215, 568]
	  ZOrder		  -27
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv0_3"
	  SID			  "383"
	  Ports			  [1, 1]
	  Position		  [1185, 712, 1215, 728]
	  ZOrder		  -28
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret0_0"
	  SID			  "384"
	  Ports			  [1, 1]
	  Position		  [1410, 232, 1470, 248]
	  ZOrder		  -29
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret0_1"
	  SID			  "385"
	  Ports			  [1, 1]
	  Position		  [1410, 392, 1470, 408]
	  ZOrder		  -30
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret0_2"
	  SID			  "386"
	  Ports			  [1, 1]
	  Position		  [1410, 552, 1470, 568]
	  ZOrder		  -31
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret0_3"
	  SID			  "387"
	  Ports			  [1, 1]
	  Position		  [1410, 712, 1470, 728]
	  ZOrder		  -32
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign0_0"
	  SID			  "388"
	  Ports			  [1, 1]
	  Position		  [1065, 232, 1095, 248]
	  ZOrder		  -33
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign0_1"
	  SID			  "389"
	  Ports			  [1, 1]
	  Position		  [1065, 392, 1095, 408]
	  ZOrder		  -34
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign0_2"
	  SID			  "121"
	  Ports			  [1, 1]
	  Position		  [1065, 552, 1095, 568]
	  ZOrder		  -35
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign0_3"
	  SID			  "122"
	  Ports			  [1, 1]
	  Position		  [1065, 712, 1095, 728]
	  ZOrder		  -36
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_del0"
	  SID			  "123"
	  Ports			  [1, 1]
	  Position		  [580, 30, 620, 50]
	  ZOrder		  -37
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_del1"
	  SID			  "124"
	  Ports			  [1, 1]
	  Position		  [580, 70, 620, 90]
	  ZOrder		  -38
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_del2"
	  SID			  "390"
	  Ports			  [1, 1]
	  Position		  [580, 110, 620, 130]
	  ZOrder		  -39
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_del3"
	  SID			  "391"
	  Ports			  [1, 1]
	  Position		  [580, 150, 620, 170]
	  ZOrder		  -40
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_ds0"
	  SID			  "392"
	  Ports			  [1, 1]
	  Position		  [460, 30, 500, 50]
	  ZOrder		  -41
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_ds1"
	  SID			  "393"
	  Ports			  [1, 1]
	  Position		  [460, 70, 500, 90]
	  ZOrder		  -42
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "1"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_ds2"
	  SID			  "394"
	  Ports			  [1, 1]
	  Position		  [460, 110, 500, 130]
	  ZOrder		  -43
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "2"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_ds3"
	  SID			  "395"
	  Ports			  [1, 1]
	  Position		  [460, 150, 500, 170]
	  ZOrder		  -44
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "3"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val0_0"
	  SID			  "396"
	  Ports			  [1, 1]
	  Position		  [1065, 272, 1095, 288]
	  ZOrder		  -45
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val0_1"
	  SID			  "397"
	  Ports			  [1, 1]
	  Position		  [1065, 432, 1095, 448]
	  ZOrder		  -46
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val0_2"
	  SID			  "398"
	  Ports			  [1, 1]
	  Position		  [1065, 592, 1095, 608]
	  ZOrder		  -47
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val0_3"
	  SID			  "399"
	  Ports			  [1, 1]
	  Position		  [1065, 752, 1095, 768]
	  ZOrder		  -48
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0_0"
	  SID			  "201"
	  Position		  [1545, 232, 1575, 248]
	  ZOrder		  -49
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0_1"
	  SID			  "202"
	  Position		  [1545, 392, 1575, 408]
	  ZOrder		  -50
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0_2"
	  SID			  "203"
	  Position		  [1545, 552, 1575, 568]
	  ZOrder		  -51
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0_3"
	  SID			  "204"
	  Position		  [1545, 712, 1575, 728]
	  ZOrder		  -52
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync0"
	  SID			  "205"
	  Position		  [1305, 32, 1335, 48]
	  ZOrder		  -53
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync1"
	  SID			  "206"
	  Position		  [1305, 72, 1335, 88]
	  ZOrder		  -54
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync2"
	  SID			  "207"
	  Position		  [1305, 112, 1335, 128]
	  ZOrder		  -55
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync3"
	  SID			  "208"
	  Position		  [1305, 152, 1335, 168]
	  ZOrder		  -56
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "generic_test_generic_adc_user_sync3"
	  SrcPort		  1
	  DstBlock		  "sync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_del3"
	  SrcPort		  1
	  DstBlock		  "generic_test_generic_adc_user_sync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_ds3"
	  SrcPort		  1
	  DstBlock		  "sync_del3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "generic_test_generic_adc_user_sync2"
	  SrcPort		  1
	  DstBlock		  "sync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_del2"
	  SrcPort		  1
	  DstBlock		  "generic_test_generic_adc_user_sync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_ds2"
	  SrcPort		  1
	  DstBlock		  "sync_del2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "generic_test_generic_adc_user_sync1"
	  SrcPort		  1
	  DstBlock		  "sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_del1"
	  SrcPort		  1
	  DstBlock		  "generic_test_generic_adc_user_sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_ds1"
	  SrcPort		  1
	  DstBlock		  "sync_del1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "generic_test_generic_adc_user_sync0"
	  SrcPort		  1
	  DstBlock		  "sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_del0"
	  SrcPort		  1
	  DstBlock		  "generic_test_generic_adc_user_sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_ds0"
	  SrcPort		  1
	  DstBlock		  "sync_del0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "sync_ds3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sync_ds2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sync_ds1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sync_ds0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "reinterpret0_3"
	  SrcPort		  1
	  DstBlock		  "data0_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat0_3"
	  SrcPort		  1
	  DstBlock		  "reinterpret0_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val0_3"
	  SrcPort		  1
	  DstBlock		  "concat0_3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv0_3"
	  SrcPort		  1
	  DstBlock		  "concat0_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign0_3"
	  SrcPort		  1
	  DstBlock		  "inv0_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "generic_test_generic_adc_user_data3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val0_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign0_3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_del3"
	  SrcPort		  1
	  DstBlock		  "generic_test_generic_adc_user_data3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d0_ds3"
	  SrcPort		  1
	  DstBlock		  "d0_del3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret0_2"
	  SrcPort		  1
	  DstBlock		  "data0_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat0_2"
	  SrcPort		  1
	  DstBlock		  "reinterpret0_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val0_2"
	  SrcPort		  1
	  DstBlock		  "concat0_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv0_2"
	  SrcPort		  1
	  DstBlock		  "concat0_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign0_2"
	  SrcPort		  1
	  DstBlock		  "inv0_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "generic_test_generic_adc_user_data2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val0_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign0_2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_del2"
	  SrcPort		  1
	  DstBlock		  "generic_test_generic_adc_user_data2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d0_ds2"
	  SrcPort		  1
	  DstBlock		  "d0_del2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret0_1"
	  SrcPort		  1
	  DstBlock		  "data0_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat0_1"
	  SrcPort		  1
	  DstBlock		  "reinterpret0_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val0_1"
	  SrcPort		  1
	  DstBlock		  "concat0_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv0_1"
	  SrcPort		  1
	  DstBlock		  "concat0_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign0_1"
	  SrcPort		  1
	  DstBlock		  "inv0_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "generic_test_generic_adc_user_data1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val0_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign0_1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_del1"
	  SrcPort		  1
	  DstBlock		  "generic_test_generic_adc_user_data1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d0_ds1"
	  SrcPort		  1
	  DstBlock		  "d0_del1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret0_0"
	  SrcPort		  1
	  DstBlock		  "data0_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat0_0"
	  SrcPort		  1
	  DstBlock		  "reinterpret0_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val0_0"
	  SrcPort		  1
	  DstBlock		  "concat0_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv0_0"
	  SrcPort		  1
	  DstBlock		  "concat0_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign0_0"
	  SrcPort		  1
	  DstBlock		  "inv0_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "generic_test_generic_adc_user_data0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val0_0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign0_0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_del0"
	  SrcPort		  1
	  DstBlock		  "generic_test_generic_adc_user_data0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "d0_ds0"
	  SrcPort		  1
	  DstBlock		  "d0_del0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bias0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "d0_ds3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "d0_ds2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "d0_ds1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "d0_ds0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "gain0"
	  SrcPort		  1
	  DstBlock		  "bias0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_data0"
	  SrcPort		  1
	  DstBlock		  "gain0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "gpio"
      SID		      "209"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [25, 480, 125, 510]
      ZOrder		      -13
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		193
	$ClassName		"Simulink.Mask"
	Type			"gpio"
	Description		"GPIO interfaces for ROACH and ROACH2 boards."
	Initialization		"gpio_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  12
	  Object {
	    $ObjectID		    194
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      16
	      Cell		      "ROACH:aux0_clk"
	      Cell		      "ROACH:aux1_clk"
	      Cell		      "ROACH:led"
	      Cell		      "ROACH:gpioa"
	      Cell		      "ROACH:gpioa_oe_n"
	      Cell		      "ROACH:gpiob"
	      Cell		      "ROACH:gpiob_oe_n"
	      Cell		      "ROACH:qsh"
	      Cell		      "ROACH:zdok0"
	      Cell		      "ROACH:zdok1"
	      Cell		      "ROACH2:aux_clk"
	      Cell		      "ROACH2:led"
	      Cell		      "ROACH2:gpio"
	      Cell		      "ROACH2:qsh"
	      Cell		      "ROACH2:zdok0"
	      Cell		      "ROACH2:zdok1"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_group"
	    Prompt		    "I/O group"
	    Value		    "ROACH:aux0_clk"
	    Tunable		    "off"
	    Callback		    "if ~isempty(find(strcmp(get_param(gcb, 'io_group'), {'ROACH:qsh' 'ROACH:zdok0' 'ROACH:zdok1'})))\n"
	    "    set_param(gcb, 'MaskVisibilities', {'on','on','on','on','on','on','on','on','on','on','on','on'});\nelse\n   "
	    " set_param(gcb, 'MaskVisibilities', {'on','on','on','on','on','on','on','off','on','on','on','on'});\nend"
	  }
	  Object {
	    $ObjectID		    195
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "in"
	      Cell		      "out"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "out"
	    Tunable		    "off"
	    Callback		    "if ~isempty(find(strcmp(get_param(gcb, 'io_group'), {'ROACH:qsh' 'ROACH:zdok0' 'ROACH:zdok1'})))\n"
	    "    set_param(gcb, 'MaskVisibilities', {'on','on','on','on','on','on','on','on','on','on','on','on'});\nelse\n   "
	    " set_param(gcb, 'MaskVisibilities', {'on','on','on','on','on','on','on','off','on','on','on','on'});\nend"
	  }
	  Object {
	    $ObjectID		    196
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Boolean"
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type"
	    Prompt		    "Data Type"
	    Value		    "Boolean"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    197
	    Type		    "edit"
	    Name		    "bitwidth"
	    Prompt		    "Data bitwidth"
	    Value		    "1"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    198
	    Type		    "edit"
	    Name		    "bin_pt"
	    Prompt		    "Data binary point"
	    Value		    "0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    199
	    Type		    "edit"
	    Name		    "bit_index"
	    Prompt		    "GPIO bit index"
	    Value		    "0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    200
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    201
	    Type		    "checkbox"
	    Name		    "use_single_ended"
	    Prompt		    "Use as single-ended"
	    Value		    "off"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    202
	    Type		    "checkbox"
	    Name		    "use_ddr"
	    Prompt		    "Use DDR"
	    Value		    "off"
	    Tunable		    "off"
	    Callback		    "if strcmp(get_param(gcb,'use_ddr'),'on')\n    set_param(gcb,'reg_iob','on');\n    set_param(gcb,'M"
	    "askEnables', {'on' 'on' 'on' 'on' 'on' 'on' 'on' 'on' 'on' 'off' 'on' 'on'});\nelse\n    set_param(gcb,'MaskEnabl"
	    "es', {'on' 'on' 'on' 'on' 'on' 'on' 'on' 'on' 'on' 'on' 'on' 'on'});\nend"
	  }
	  Object {
	    $ObjectID		    203
	    Type		    "checkbox"
	    Name		    "reg_iob"
	    Prompt		    "Pack register in the pad"
	    Value		    "on"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    204
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "0"
	      Cell		      "90"
	      Cell		      "180"
	      Cell		      "270"
	      PropName		      "TypeOptions"
	    }
	    Name		    "reg_clk_phase"
	    Prompt		    "Register clock phase"
	    Value		    "0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    205
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "None"
	      Cell		      "Pullup"
	      Cell		      "Pulldown"
	      PropName		      "TypeOptions"
	    }
	    Name		    "termination"
	    Prompt		    "Termination method"
	    Value		    "None"
	    Tunable		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"gpio"
	Location		[663, 45, 1170, 551]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"4"
	Block {
	  BlockType		  Inport
	  Name			  "gpio_out"
	  SID			  "209:1"
	  Position		  [20, 52, 50, 68]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert"
	  SID			  "209:2"
	  Ports			  [1, 1]
	  Position		  [80, 50, 110, 70]
	  ZOrder		  -2
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_gpio_gateway"
	  SID			  "209:3"
	  Ports			  [1, 1]
	  Position		  [150, 50, 190, 70]
	  ZOrder		  -3
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
	  "ending on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_out"
	  SID			  "209:4"
	  Position		  [350, 52, 380, 68]
	  ZOrder		  -4
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "gpio_out"
	  SrcPort		  1
	  DstBlock		  "convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert"
	  SrcPort		  1
	  DstBlock		  "xps_library_gpio_gateway"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_gpio_gateway"
	  SrcPort		  1
	  DstBlock		  "sim_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "katadc"
      SID		      "210"
      Tag		      "xps:katadc"
      Ports		      [8, 15]
      Position		      [910, 712, 1040, 1018]
      ZOrder		      -14
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      UserDataPersistent      on
      UserData		      "DataTag51"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		206
	$ClassName		"Simulink.Mask"
	Type			"katadc"
	Initialization		"name = gcb;\nkatadc_init(gcb, ...\n    'name', name, ...\n    'adc_brd', adc_brd, ...\n    'adc_inte"
	"rleave', adc_interleave, ...\n    'bypass_auto', bypass_auto, ...\n    'en_gain', en_gain, ...\n    'adc_clk_rate', a"
	"dc_clk_rate, ...\n    'sample_period', sample_period);"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  6
	  Object {
	    $ObjectID		    207
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "adc0"
	      Cell		      "adc1"
	      PropName		      "TypeOptions"
	    }
	    Name		    "adc_brd"
	    Prompt		    "ADC board"
	    Value		    "adc0"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    208
	    Type		    "checkbox"
	    Name		    "adc_interleave"
	    Prompt		    "ADC interleave mode"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    209
	    Type		    "checkbox"
	    Name		    "bypass_auto"
	    Prompt		    "Bypass auto config"
	    Value		    "off"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    210
	    Type		    "checkbox"
	    Name		    "en_gain"
	    Prompt		    "Enable gain"
	    Value		    "on"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    211
	    Type		    "edit"
	    Name		    "adc_clk_rate"
	    Prompt		    "ADC sampling rate (MHz)"
	    Value		    "800"
	  }
	  Object {
	    $ObjectID		    212
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"katadc"
	Location		[306, 120, 1727, 1007]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sim_data0"
	  SID			  "211"
	  Position		  [105, 412, 135, 428]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_data1"
	  SID			  "212"
	  Position		  [105, 1372, 135, 1388]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sync"
	  SID			  "213"
	  Position		  [105, 112, 135, 128]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_data_valid"
	  SID			  "214"
	  Position		  [105, 52, 135, 68]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en0"
	  SID			  "215"
	  Position		  [105, 2452, 135, 2468]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "atten0"
	  SID			  "216"
	  Position		  [105, 2512, 135, 2528]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "en1"
	  SID			  "217"
	  Position		  [105, 2572, 135, 2588]
	  ZOrder		  -7
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "atten1"
	  SID			  "218"
	  Position		  [105, 2632, 135, 2648]
	  ZOrder		  -8
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Bias
	  Name			  "bias0"
	  SID			  "219"
	  Position		  [345, 410, 375, 430]
	  ZOrder		  -9
	  Bias			  "127.5"
	}
	Block {
	  BlockType		  Bias
	  Name			  "bias1"
	  SID			  "220"
	  Position		  [345, 1370, 375, 1390]
	  ZOrder		  -10
	  Bias			  "127.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast0"
	  SID			  "156"
	  Ports			  [1, 1]
	  Position		  [935, 2500, 985, 2540]
	  ZOrder		  -11
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "14"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,40,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.16 0.34 0.16 0.3 0.52 0.58 0.64 0.86 0.68 0.5 0.38 0.58 0.38 0.5 0.68 0.86 0.64 0.58 0.52 0.3 ],[0.1 0.27"
	  "5 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cast1"
	  SID			  "157"
	  Ports			  [1, 1]
	  Position		  [935, 2620, 985, 2660]
	  ZOrder		  -12
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,40,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.16 0.34 0.16 0.3 0.52 0.58 0.64 0.86 0.68 0.5 0.38 0.58 0.38 0.5 0.68 0.86 0.64 0.58 0.52 0.3 ],[0.1 0.27"
	  "5 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "changed"
	  SID			  "158"
	  Ports			  [2, 1]
	  Position		  [695, 2570, 745, 2650]
	  ZOrder		  -13
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,80,2,1,white,blue,0,9551bfee,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.25 0"
	  ".35 0.5 0.65 0.75 0.75 0.7 0.75 0.75 0.6125 0.75 0.65 0.5 0.35 0.25 0.3875 0.25 0.25 0.3 0.25 0.25 ],[0.98 0.96 0.9"
	  "2]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
	  "text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp("
	  "'\\newline\\bf{a!=b}\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "con"
	  SID			  "159"
	  Ports			  [5, 1]
	  Position		  [585, 2375, 615, 2665]
	  ZOrder		  -14
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "5"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,290,5,1,white,blue,0,ad0df03d,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.458621 0.475862 0.5 0.524138 0.541379 0.541379 0.534483 0.541379 0.541"
	  "379 0.517241 0.537931 0.52069 0.5 0.47931 0.462069 0.482759 0.458621 0.458621 0.465517 0.458621 0.458621 ],[0.98 0."
	  "96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin"
	  " icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',5,'lo');\nfprintf('','"
	  "COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat0_0"
	  SID			  "160"
	  Ports			  [2, 1]
	  Position		  [1305, 407, 1335, 438]
	  ZOrder		  -15
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat0_1"
	  SID			  "161"
	  Ports			  [2, 1]
	  Position		  [1305, 647, 1335, 678]
	  ZOrder		  -16
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat0_2"
	  SID			  "162"
	  Ports			  [2, 1]
	  Position		  [1305, 887, 1335, 918]
	  ZOrder		  -17
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat0_3"
	  SID			  "163"
	  Ports			  [2, 1]
	  Position		  [1305, 1127, 1335, 1158]
	  ZOrder		  -18
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat1_0"
	  SID			  "164"
	  Ports			  [2, 1]
	  Position		  [1305, 1367, 1335, 1398]
	  ZOrder		  -19
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat1_1"
	  SID			  "165"
	  Ports			  [2, 1]
	  Position		  [1305, 1607, 1335, 1638]
	  ZOrder		  -20
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat1_2"
	  SID			  "166"
	  Ports			  [2, 1]
	  Position		  [1305, 1847, 1335, 1878]
	  ZOrder		  -21
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat1_3"
	  SID			  "167"
	  Ports			  [2, 1]
	  Position		  [1305, 2087, 1335, 2118]
	  ZOrder		  -22
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,31,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0.466667 0.66"
	  "6667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.129032 0.290323 0.516129 0.741935 0.903226 0.903226 0.83871 0.903226 0"
	  ".903226 0.677419 0.870968 0.709677 0.516129 0.322581 0.16129 0.354839 0.129032 0.129032 0.193548 0.129032 0.129032 "
	  "],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
	  "ENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfp"
	  "rintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_del0"
	  SID			  "400"
	  Ports			  [1, 1]
	  Position		  [580, 410, 620, 430]
	  ZOrder		  -23
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_del1"
	  SID			  "169"
	  Ports			  [1, 1]
	  Position		  [580, 650, 620, 670]
	  ZOrder		  -24
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_del2"
	  SID			  "170"
	  Ports			  [1, 1]
	  Position		  [580, 890, 620, 910]
	  ZOrder		  -25
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_del3"
	  SID			  "171"
	  Ports			  [1, 1]
	  Position		  [580, 1130, 620, 1150]
	  ZOrder		  -26
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_ds0"
	  SID			  "172"
	  Ports			  [1, 1]
	  Position		  [460, 410, 500, 430]
	  ZOrder		  -27
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_ds1"
	  SID			  "173"
	  Ports			  [1, 1]
	  Position		  [460, 650, 500, 670]
	  ZOrder		  -28
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "1"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_ds2"
	  SID			  "174"
	  Ports			  [1, 1]
	  Position		  [460, 890, 500, 910]
	  ZOrder		  -29
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "2"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d0_ds3"
	  SID			  "175"
	  Ports			  [1, 1]
	  Position		  [460, 1130, 500, 1150]
	  ZOrder		  -30
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "3"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d1_del0"
	  SID			  "176"
	  Ports			  [1, 1]
	  Position		  [580, 1370, 620, 1390]
	  ZOrder		  -31
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d1_del1"
	  SID			  "177"
	  Ports			  [1, 1]
	  Position		  [580, 1610, 620, 1630]
	  ZOrder		  -32
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d1_del2"
	  SID			  "178"
	  Ports			  [1, 1]
	  Position		  [580, 1850, 620, 1870]
	  ZOrder		  -33
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d1_del3"
	  SID			  "179"
	  Ports			  [1, 1]
	  Position		  [580, 2090, 620, 2110]
	  ZOrder		  -34
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d1_ds0"
	  SID			  "180"
	  Ports			  [1, 1]
	  Position		  [460, 1370, 500, 1390]
	  ZOrder		  -35
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d1_ds1"
	  SID			  "181"
	  Ports			  [1, 1]
	  Position		  [460, 1610, 500, 1630]
	  ZOrder		  -36
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "1"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d1_ds2"
	  SID			  "182"
	  Ports			  [1, 1]
	  Position		  [460, 1850, 500, 1870]
	  ZOrder		  -37
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "2"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "d1_ds3"
	  SID			  "183"
	  Ports			  [1, 1]
	  Position		  [460, 2090, 500, 2110]
	  ZOrder		  -38
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "3"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Gain
	  Name			  "gain0"
	  SID			  "249"
	  Position		  [225, 410, 255, 430]
	  ZOrder		  -39
	  Gain			  "127.5"
	}
	Block {
	  BlockType		  Gain
	  Name			  "gain1"
	  SID			  "250"
	  Position		  [225, 1370, 255, 1390]
	  ZOrder		  -40
	  Gain			  "127.5"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gt0_0"
	  SID			  "186"
	  Ports			  [1, 1]
	  Position		  [705, 525, 735, 555]
	  ZOrder		  -41
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gt0_1"
	  SID			  "187"
	  Ports			  [1, 1]
	  Position		  [705, 765, 735, 795]
	  ZOrder		  -42
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gt0_2"
	  SID			  "188"
	  Ports			  [1, 1]
	  Position		  [705, 1005, 735, 1035]
	  ZOrder		  -43
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gt0_3"
	  SID			  "189"
	  Ports			  [1, 1]
	  Position		  [705, 1245, 735, 1275]
	  ZOrder		  -44
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gt1_0"
	  SID			  "190"
	  Ports			  [1, 1]
	  Position		  [705, 1485, 735, 1515]
	  ZOrder		  -45
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gt1_1"
	  SID			  "191"
	  Ports			  [1, 1]
	  Position		  [705, 1725, 735, 1755]
	  ZOrder		  -46
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gt1_2"
	  SID			  "192"
	  Ports			  [1, 1]
	  Position		  [705, 1965, 735, 1995]
	  ZOrder		  -47
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gt1_3"
	  SID			  "193"
	  Ports			  [1, 1]
	  Position		  [705, 2205, 735, 2235]
	  ZOrder		  -48
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  ">"
	  const			  "255"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv0"
	  SID			  "194"
	  Ports			  [1, 1]
	  Position		  [345, 2512, 375, 2528]
	  ZOrder		  -49
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv0_0"
	  SID			  "195"
	  Ports			  [1, 1]
	  Position		  [1185, 412, 1215, 428]
	  ZOrder		  -50
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv0_1"
	  SID			  "196"
	  Ports			  [1, 1]
	  Position		  [1185, 652, 1215, 668]
	  ZOrder		  -51
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv0_2"
	  SID			  "197"
	  Ports			  [1, 1]
	  Position		  [1185, 892, 1215, 908]
	  ZOrder		  -52
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv0_3"
	  SID			  "198"
	  Ports			  [1, 1]
	  Position		  [1185, 1132, 1215, 1148]
	  ZOrder		  -53
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv1"
	  SID			  "199"
	  Ports			  [1, 1]
	  Position		  [345, 2632, 375, 2648]
	  ZOrder		  -54
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv1_0"
	  SID			  "200"
	  Ports			  [1, 1]
	  Position		  [1185, 1372, 1215, 1388]
	  ZOrder		  -55
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv1_1"
	  SID			  "401"
	  Ports			  [1, 1]
	  Position		  [1185, 1612, 1215, 1628]
	  ZOrder		  -56
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv1_2"
	  SID			  "402"
	  Ports			  [1, 1]
	  Position		  [1185, 1852, 1215, 1868]
	  ZOrder		  -57
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "inv1_3"
	  SID			  "403"
	  Ports			  [1, 1]
	  Position		  [1185, 2092, 1215, 2108]
	  ZOrder		  -58
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('',"
	  "'COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_gain_load"
	  SID			  "404"
	  Ports			  [1, 1]
	  Position		  [1060, 2630, 1100, 2650]
	  ZOrder		  -59
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
	  "ending on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_gain_value"
	  SID			  "405"
	  Ports			  [1, 1]
	  Position		  [1060, 2510, 1100, 2530]
	  ZOrder		  -60
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
	  "ending on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_data_valid"
	  SID			  "406"
	  Ports			  [1, 1]
	  Position		  [940, 50, 980, 70]
	  ZOrder		  -61
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_datai0"
	  SID			  "407"
	  Ports			  [1, 1]
	  Position		  [940, 410, 980, 430]
	  ZOrder		  -62
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_datai1"
	  SID			  "408"
	  Ports			  [1, 1]
	  Position		  [940, 650, 980, 670]
	  ZOrder		  -63
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_datai2"
	  SID			  "409"
	  Ports			  [1, 1]
	  Position		  [940, 890, 980, 910]
	  ZOrder		  -64
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_datai3"
	  SID			  "410"
	  Ports			  [1, 1]
	  Position		  [940, 1130, 980, 1150]
	  ZOrder		  -65
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_dataq0"
	  SID			  "411"
	  Ports			  [1, 1]
	  Position		  [940, 1370, 980, 1390]
	  ZOrder		  -66
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_dataq1"
	  SID			  "412"
	  Ports			  [1, 1]
	  Position		  [940, 1610, 980, 1630]
	  ZOrder		  -67
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_dataq2"
	  SID			  "413"
	  Ports			  [1, 1]
	  Position		  [940, 1850, 980, 1870]
	  ZOrder		  -68
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_dataq3"
	  SID			  "414"
	  Ports			  [1, 1]
	  Position		  [940, 2090, 980, 2110]
	  ZOrder		  -69
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_outofrange0"
	  SID			  "415"
	  Ports			  [1, 1]
	  Position		  [940, 1250, 980, 1270]
	  ZOrder		  -70
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_outofrange1"
	  SID			  "416"
	  Ports			  [1, 1]
	  Position		  [940, 2210, 980, 2230]
	  ZOrder		  -71
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_sync0"
	  SID			  "417"
	  Ports			  [1, 1]
	  Position		  [940, 110, 980, 130]
	  ZOrder		  -72
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_sync1"
	  SID			  "418"
	  Ports			  [1, 1]
	  Position		  [940, 170, 980, 190]
	  ZOrder		  -73
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_sync2"
	  SID			  "419"
	  Ports			  [1, 1]
	  Position		  [940, 230, 980, 250]
	  ZOrder		  -74
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "katadc_interface_katadc_user_sync3"
	  SID			  "420"
	  Ports			  [1, 1]
	  Position		  [940, 290, 980, 310]
	  ZOrder		  -75
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "11.4"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('ou"
	  "tput',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Logic
	  Name			  "logical0"
	  SID			  "286"
	  Ports			  [8, 1]
	  Position		  [825, 1245, 855, 1280]
	  ZOrder		  -76
	  Operator		  "OR"
	  Inputs		  "8"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "logical1"
	  SID			  "287"
	  Ports			  [8, 1]
	  Position		  [825, 2205, 855, 2240]
	  ZOrder		  -77
	  Operator		  "OR"
	  Inputs		  "8"
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lt0_0"
	  SID			  "223"
	  Ports			  [1, 1]
	  Position		  [705, 465, 735, 495]
	  ZOrder		  -78
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lt0_1"
	  SID			  "224"
	  Ports			  [1, 1]
	  Position		  [705, 705, 735, 735]
	  ZOrder		  -79
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lt0_2"
	  SID			  "225"
	  Ports			  [1, 1]
	  Position		  [705, 945, 735, 975]
	  ZOrder		  -80
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lt0_3"
	  SID			  "226"
	  Ports			  [1, 1]
	  Position		  [705, 1185, 735, 1215]
	  ZOrder		  -81
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lt1_0"
	  SID			  "227"
	  Ports			  [1, 1]
	  Position		  [705, 1425, 735, 1455]
	  ZOrder		  -82
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lt1_1"
	  SID			  "228"
	  Ports			  [1, 1]
	  Position		  [705, 1665, 735, 1695]
	  ZOrder		  -83
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lt1_2"
	  SID			  "229"
	  Ports			  [1, 1]
	  Position		  [705, 1905, 735, 1935]
	  ZOrder		  -84
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lt1_3"
	  SID			  "230"
	  Ports			  [1, 1]
	  Position		  [705, 2145, 735, 2175]
	  ZOrder		  -85
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  relop			  "<"
	  const			  "0"
	  LogicOutDataTypeMode	  "boolean"
	  ZeroCross		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg"
	  SID			  "231"
	  Ports			  [1, 1]
	  Position		  [695, 2500, 745, 2540]
	  ZOrder		  -86
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "11.4"
	  sg_icon_stat		  "50,40,1,1,white,blue,0,ef2275f7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.16 0.34 0.16 0.3 0.52 0.58 0.64 0.86 0.68 0.5 0.38 0.58 0.38 0.5 0.68 0.86 0.64 0.58 0.52 0.3 ],[0.1 0.27"
	  "5 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^"
	  "{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret0_0"
	  SID			  "232"
	  Ports			  [1, 1]
	  Position		  [1410, 412, 1470, 428]
	  ZOrder		  -87
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret0_1"
	  SID			  "233"
	  Ports			  [1, 1]
	  Position		  [1410, 652, 1470, 668]
	  ZOrder		  -88
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret0_2"
	  SID			  "234"
	  Ports			  [1, 1]
	  Position		  [1410, 892, 1470, 908]
	  ZOrder		  -89
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret0_3"
	  SID			  "235"
	  Ports			  [1, 1]
	  Position		  [1410, 1132, 1470, 1148]
	  ZOrder		  -90
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret1_0"
	  SID			  "236"
	  Ports			  [1, 1]
	  Position		  [1410, 1372, 1470, 1388]
	  ZOrder		  -91
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret1_1"
	  SID			  "237"
	  Ports			  [1, 1]
	  Position		  [1410, 1612, 1470, 1628]
	  ZOrder		  -92
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret1_2"
	  SID			  "238"
	  Ports			  [1, 1]
	  Position		  [1410, 1852, 1470, 1868]
	  ZOrder		  -93
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reinterpret1_3"
	  SID			  "239"
	  Ports			  [1, 1]
	  Position		  [1410, 2092, 1470, 2108]
	  ZOrder		  -94
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  "on"
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  "on"
	  bin_pt		  "7"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "11.4"
	  sg_icon_stat		  "60,16,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.433333 0.383333 0.45 0.383333 0.433333 0.5 0.516667 0.533333 0.616667 0.55 0.5 0.466667 0.533333 0.466667 0.5"
	  " 0.55 0.616667 0.533333 0.516667 0.5 0.433333 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.562"
	  "5 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprint"
	  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\n"
	  "fprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign0_0"
	  SID			  "240"
	  Ports			  [1, 1]
	  Position		  [1065, 412, 1095, 428]
	  ZOrder		  -95
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign0_1"
	  SID			  "241"
	  Ports			  [1, 1]
	  Position		  [1065, 652, 1095, 668]
	  ZOrder		  -96
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign0_2"
	  SID			  "242"
	  Ports			  [1, 1]
	  Position		  [1065, 892, 1095, 908]
	  ZOrder		  -97
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign0_3"
	  SID			  "243"
	  Ports			  [1, 1]
	  Position		  [1065, 1132, 1095, 1148]
	  ZOrder		  -98
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign1_0"
	  SID			  "244"
	  Ports			  [1, 1]
	  Position		  [1065, 1372, 1095, 1388]
	  ZOrder		  -99
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign1_1"
	  SID			  "245"
	  Ports			  [1, 1]
	  Position		  [1065, 1612, 1095, 1628]
	  ZOrder		  -100
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign1_2"
	  SID			  "246"
	  Ports			  [1, 1]
	  Position		  [1065, 1852, 1095, 1868]
	  ZOrder		  -101
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sign1_3"
	  SID			  "247"
	  Ports			  [1, 1]
	  Position		  [1065, 2092, 1095, 2108]
	  ZOrder		  -102
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "MSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc0"
	  SID			  "248"
	  Ports			  [1, 1]
	  Position		  [225, 2452, 255, 2468]
	  ZOrder		  -103
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc1"
	  SID			  "421"
	  Ports			  [1, 1]
	  Position		  [225, 2512, 255, 2528]
	  ZOrder		  -104
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "6"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc2"
	  SID			  "422"
	  Ports			  [1, 1]
	  Position		  [225, 2572, 255, 2588]
	  ZOrder		  -105
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc3"
	  SID			  "251"
	  Ports			  [1, 1]
	  Position		  [225, 2632, 255, 2648]
	  ZOrder		  -106
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "6"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc4"
	  SID			  "252"
	  Ports			  [1, 1]
	  Position		  [825, 2512, 855, 2528]
	  ZOrder		  -107
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "14"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_del0"
	  SID			  "253"
	  Ports			  [1, 1]
	  Position		  [580, 110, 620, 130]
	  ZOrder		  -108
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_del1"
	  SID			  "254"
	  Ports			  [1, 1]
	  Position		  [580, 170, 620, 190]
	  ZOrder		  -109
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_del2"
	  SID			  "255"
	  Ports			  [1, 1]
	  Position		  [580, 230, 620, 250]
	  ZOrder		  -110
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_del3"
	  SID			  "256"
	  Ports			  [1, 1]
	  Position		  [580, 290, 620, 310]
	  ZOrder		  -111
	  SourceBlock		  "simulink/Discrete/Integer Delay"
	  SourceType		  "Integer Delay"
	  vinit			  "0.0"
	  samptime		  "-1"
	  NumDelays		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_ds0"
	  SID			  "257"
	  Ports			  [1, 1]
	  Position		  [460, 110, 500, 130]
	  ZOrder		  -112
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "0"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_ds1"
	  SID			  "258"
	  Ports			  [1, 1]
	  Position		  [460, 170, 500, 190]
	  ZOrder		  -113
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "1"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_ds2"
	  SID			  "259"
	  Ports			  [1, 1]
	  Position		  [460, 230, 500, 250]
	  ZOrder		  -114
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "2"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_ds3"
	  SID			  "260"
	  Ports			  [1, 1]
	  Position		  [460, 290, 500, 310]
	  ZOrder		  -115
	  SourceBlock		  "dspsigops/Downsample"
	  SourceType		  "Downsample"
	  N			  "4"
	  phase			  "3"
	  ic			  "0"
	  smode			  "Allow multirate"
	  fmode			  "Maintain input frame size"
	}
	Block {
	  BlockType		  Reference
	  Name			  "trigger"
	  SID			  "261"
	  Ports			  [0, 1]
	  Position		  [465, 2392, 495, 2408]
	  ZOrder		  -116
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val0_0"
	  SID			  "262"
	  Ports			  [1, 1]
	  Position		  [1065, 472, 1095, 488]
	  ZOrder		  -117
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val0_1"
	  SID			  "263"
	  Ports			  [1, 1]
	  Position		  [1065, 712, 1095, 728]
	  ZOrder		  -118
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val0_2"
	  SID			  "264"
	  Ports			  [1, 1]
	  Position		  [1065, 952, 1095, 968]
	  ZOrder		  -119
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val0_3"
	  SID			  "265"
	  Ports			  [1, 1]
	  Position		  [1065, 1192, 1095, 1208]
	  ZOrder		  -120
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val1_0"
	  SID			  "266"
	  Ports			  [1, 1]
	  Position		  [1065, 1432, 1095, 1448]
	  ZOrder		  -121
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val1_1"
	  SID			  "267"
	  Ports			  [1, 1]
	  Position		  [1065, 1672, 1095, 1688]
	  ZOrder		  -122
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val1_2"
	  SID			  "268"
	  Ports			  [1, 1]
	  Position		  [1065, 1912, 1095, 1928]
	  ZOrder		  -123
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "val1_3"
	  SID			  "269"
	  Ports			  [1, 1]
	  Position		  [1065, 2152, 1095, 2168]
	  ZOrder		  -124
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "7"
	  boolean_output	  "off"
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "11.4"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.266667 0.4 0.266667 0.366667 0.5 0.533333 0.566667 0.733333 0.6 0.5 0.433333 0.566667 0.433333 0.5 0"
	  ".6 0.733333 0.566667 0.533333 0.5 0.366667 ],[0.125 0.3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0"
	  ".3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a"
	  ":b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0_0"
	  SID			  "423"
	  Position		  [1545, 412, 1575, 428]
	  ZOrder		  -125
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0_1"
	  SID			  "424"
	  Position		  [1545, 652, 1575, 668]
	  ZOrder		  -126
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0_2"
	  SID			  "425"
	  Position		  [1545, 892, 1575, 908]
	  ZOrder		  -127
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0_3"
	  SID			  "426"
	  Position		  [1545, 1132, 1575, 1148]
	  ZOrder		  -128
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "or0"
	  SID			  "427"
	  Position		  [1545, 1252, 1575, 1268]
	  ZOrder		  -129
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data1_0"
	  SID			  "428"
	  Position		  [1545, 1372, 1575, 1388]
	  ZOrder		  -130
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data1_1"
	  SID			  "429"
	  Position		  [1545, 1612, 1575, 1628]
	  ZOrder		  -131
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data1_2"
	  SID			  "430"
	  Position		  [1545, 1852, 1575, 1868]
	  ZOrder		  -132
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data1_3"
	  SID			  "431"
	  Position		  [1545, 2092, 1575, 2108]
	  ZOrder		  -133
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "or1"
	  SID			  "432"
	  Position		  [1545, 2212, 1575, 2228]
	  ZOrder		  -134
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync0"
	  SID			  "433"
	  Position		  [1305, 112, 1335, 128]
	  ZOrder		  -135
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync1"
	  SID			  "434"
	  Position		  [1305, 172, 1335, 188]
	  ZOrder		  -136
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync2"
	  SID			  "435"
	  Position		  [1305, 232, 1335, 248]
	  ZOrder		  -137
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync3"
	  SID			  "348"
	  Position		  [1305, 292, 1335, 308]
	  ZOrder		  -138
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_valid"
	  SID			  "349"
	  Position		  [1305, 52, 1335, 68]
	  ZOrder		  -139
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "cast1"
	  SrcPort		  1
	  DstBlock		  "katadc_interface_katadc_gain_load"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "changed"
	  SrcPort		  1
	  DstBlock		  "cast1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cast0"
	  SrcPort		  1
	  DstBlock		  "katadc_interface_katadc_gain_value"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slc4"
	  SrcPort		  1
	  DstBlock		  "cast0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "slc4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45; -70, 0]
	    DstBlock		    "changed"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "con"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [30, 0; 0, 110]
	    DstBlock		    "changed"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "reg"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "inv1"
	  SrcPort		  1
	  DstBlock		  "con"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "slc2"
	  SrcPort		  1
	  DstBlock		  "con"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv0"
	  SrcPort		  1
	  DstBlock		  "con"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "slc0"
	  SrcPort		  1
	  DstBlock		  "con"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "trigger"
	  SrcPort		  1
	  DstBlock		  "con"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slc3"
	  SrcPort		  1
	  DstBlock		  "inv1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "atten1"
	  SrcPort		  1
	  DstBlock		  "slc3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en1"
	  SrcPort		  1
	  DstBlock		  "slc2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slc1"
	  SrcPort		  1
	  DstBlock		  "inv0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "atten0"
	  SrcPort		  1
	  DstBlock		  "slc1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "en0"
	  SrcPort		  1
	  DstBlock		  "slc0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_data_valid"
	  SrcPort		  1
	  DstBlock		  "data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_data_valid"
	  SrcPort		  1
	  DstBlock		  "katadc_interface_katadc_user_data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_sync3"
	  SrcPort		  1
	  DstBlock		  "sync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_del3"
	  SrcPort		  1
	  DstBlock		  "katadc_interface_katadc_user_sync3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_ds3"
	  SrcPort		  1
	  DstBlock		  "sync_del3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_sync2"
	  SrcPort		  1
	  DstBlock		  "sync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_del2"
	  SrcPort		  1
	  DstBlock		  "katadc_interface_katadc_user_sync2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_ds2"
	  SrcPort		  1
	  DstBlock		  "sync_del2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_sync1"
	  SrcPort		  1
	  DstBlock		  "sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_del1"
	  SrcPort		  1
	  DstBlock		  "katadc_interface_katadc_user_sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_ds1"
	  SrcPort		  1
	  DstBlock		  "sync_del1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_sync0"
	  SrcPort		  1
	  DstBlock		  "sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_del0"
	  SrcPort		  1
	  DstBlock		  "katadc_interface_katadc_user_sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_ds0"
	  SrcPort		  1
	  DstBlock		  "sync_del0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_sync"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "sync_ds3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sync_ds2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sync_ds1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sync_ds0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_outofrange1"
	  SrcPort		  1
	  DstBlock		  "or1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "logical1"
	  SrcPort		  1
	  DstBlock		  "katadc_interface_katadc_user_outofrange1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gt1_3"
	  SrcPort		  1
	  DstBlock		  "logical1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "lt1_3"
	  SrcPort		  1
	  DstBlock		  "logical1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "gt1_2"
	  SrcPort		  1
	  DstBlock		  "logical1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "lt1_2"
	  SrcPort		  1
	  DstBlock		  "logical1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "gt1_1"
	  SrcPort		  1
	  DstBlock		  "logical1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "lt1_1"
	  SrcPort		  1
	  DstBlock		  "logical1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "gt1_0"
	  SrcPort		  1
	  DstBlock		  "logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "lt1_0"
	  SrcPort		  1
	  DstBlock		  "logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret1_3"
	  SrcPort		  1
	  DstBlock		  "data1_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat1_3"
	  SrcPort		  1
	  DstBlock		  "reinterpret1_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val1_3"
	  SrcPort		  1
	  DstBlock		  "concat1_3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv1_3"
	  SrcPort		  1
	  DstBlock		  "concat1_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign1_3"
	  SrcPort		  1
	  DstBlock		  "inv1_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_dataq3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val1_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign1_3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d1_del3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "gt1_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "lt1_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "katadc_interface_katadc_user_dataq3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d1_ds3"
	  SrcPort		  1
	  DstBlock		  "d1_del3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret1_2"
	  SrcPort		  1
	  DstBlock		  "data1_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat1_2"
	  SrcPort		  1
	  DstBlock		  "reinterpret1_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val1_2"
	  SrcPort		  1
	  DstBlock		  "concat1_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv1_2"
	  SrcPort		  1
	  DstBlock		  "concat1_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign1_2"
	  SrcPort		  1
	  DstBlock		  "inv1_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_dataq2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val1_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign1_2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d1_del2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "gt1_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "lt1_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "katadc_interface_katadc_user_dataq2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d1_ds2"
	  SrcPort		  1
	  DstBlock		  "d1_del2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret1_1"
	  SrcPort		  1
	  DstBlock		  "data1_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat1_1"
	  SrcPort		  1
	  DstBlock		  "reinterpret1_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val1_1"
	  SrcPort		  1
	  DstBlock		  "concat1_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv1_1"
	  SrcPort		  1
	  DstBlock		  "concat1_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign1_1"
	  SrcPort		  1
	  DstBlock		  "inv1_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_dataq1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val1_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign1_1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d1_del1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "gt1_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "lt1_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "katadc_interface_katadc_user_dataq1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d1_ds1"
	  SrcPort		  1
	  DstBlock		  "d1_del1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret1_0"
	  SrcPort		  1
	  DstBlock		  "data1_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat1_0"
	  SrcPort		  1
	  DstBlock		  "reinterpret1_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val1_0"
	  SrcPort		  1
	  DstBlock		  "concat1_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv1_0"
	  SrcPort		  1
	  DstBlock		  "concat1_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign1_0"
	  SrcPort		  1
	  DstBlock		  "inv1_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_dataq0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val1_0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign1_0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d1_del0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "gt1_0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "lt1_0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "katadc_interface_katadc_user_dataq0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d1_ds0"
	  SrcPort		  1
	  DstBlock		  "d1_del0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bias1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "d1_ds3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "d1_ds2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "d1_ds1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "d1_ds0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "gain1"
	  SrcPort		  1
	  DstBlock		  "bias1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_data1"
	  SrcPort		  1
	  DstBlock		  "gain1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_outofrange0"
	  SrcPort		  1
	  DstBlock		  "or0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "logical0"
	  SrcPort		  1
	  DstBlock		  "katadc_interface_katadc_user_outofrange0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gt0_3"
	  SrcPort		  1
	  DstBlock		  "logical0"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "lt0_3"
	  SrcPort		  1
	  DstBlock		  "logical0"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "gt0_2"
	  SrcPort		  1
	  DstBlock		  "logical0"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "lt0_2"
	  SrcPort		  1
	  DstBlock		  "logical0"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "gt0_1"
	  SrcPort		  1
	  DstBlock		  "logical0"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "lt0_1"
	  SrcPort		  1
	  DstBlock		  "logical0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "gt0_0"
	  SrcPort		  1
	  DstBlock		  "logical0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "lt0_0"
	  SrcPort		  1
	  DstBlock		  "logical0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret0_3"
	  SrcPort		  1
	  DstBlock		  "data0_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat0_3"
	  SrcPort		  1
	  DstBlock		  "reinterpret0_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val0_3"
	  SrcPort		  1
	  DstBlock		  "concat0_3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv0_3"
	  SrcPort		  1
	  DstBlock		  "concat0_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign0_3"
	  SrcPort		  1
	  DstBlock		  "inv0_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_datai3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val0_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign0_3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_del3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "gt0_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "lt0_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "katadc_interface_katadc_user_datai3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_ds3"
	  SrcPort		  1
	  DstBlock		  "d0_del3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret0_2"
	  SrcPort		  1
	  DstBlock		  "data0_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat0_2"
	  SrcPort		  1
	  DstBlock		  "reinterpret0_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val0_2"
	  SrcPort		  1
	  DstBlock		  "concat0_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv0_2"
	  SrcPort		  1
	  DstBlock		  "concat0_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign0_2"
	  SrcPort		  1
	  DstBlock		  "inv0_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_datai2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val0_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign0_2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_del2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "gt0_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "lt0_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "katadc_interface_katadc_user_datai2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_ds2"
	  SrcPort		  1
	  DstBlock		  "d0_del2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret0_1"
	  SrcPort		  1
	  DstBlock		  "data0_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat0_1"
	  SrcPort		  1
	  DstBlock		  "reinterpret0_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val0_1"
	  SrcPort		  1
	  DstBlock		  "concat0_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv0_1"
	  SrcPort		  1
	  DstBlock		  "concat0_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign0_1"
	  SrcPort		  1
	  DstBlock		  "inv0_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_datai1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val0_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign0_1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_del1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "gt0_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "lt0_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "katadc_interface_katadc_user_datai1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_ds1"
	  SrcPort		  1
	  DstBlock		  "d0_del1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reinterpret0_0"
	  SrcPort		  1
	  DstBlock		  "data0_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "concat0_0"
	  SrcPort		  1
	  DstBlock		  "reinterpret0_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "val0_0"
	  SrcPort		  1
	  DstBlock		  "concat0_0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "inv0_0"
	  SrcPort		  1
	  DstBlock		  "concat0_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sign0_0"
	  SrcPort		  1
	  DstBlock		  "inv0_0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "katadc_interface_katadc_user_datai0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "val0_0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "sign0_0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_del0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "gt0_0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "lt0_0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "katadc_interface_katadc_user_datai0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d0_ds0"
	  SrcPort		  1
	  DstBlock		  "d0_del0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bias0"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "d0_ds3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "d0_ds2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "d0_ds1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "d0_ds0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "gain0"
	  SrcPort		  1
	  DstBlock		  "bias0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_data0"
	  SrcPort		  1
	  DstBlock		  "gain0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "one_GbE"
      SID		      "350"
      Tag		      "xps:onegbe"
      Ports		      [8, 11]
      Position		      [535, 34, 670, 296]
      ZOrder		      -15
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		213
	$ClassName		"Simulink.Mask"
	Type			"one_GbE"
	Description		"This block sends and receives UDP frames (packets). It accepts a 8 bit wide data stream with user-deter"
	"mined frame breaks. The data stream is wrapped in a UDP frame for transmission. Incoming UDP packets are unwrapped an"
	"d the data presented as a 8 bit wide stream."
	Help			"eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\com_ten_GbE\\com_ten_GbE.html''])')"
	Initialization		"onegbe_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  8
	  Object {
	    $ObjectID		    214
	    Type		    "checkbox"
	    Name		    "local_en"
	    Prompt		    "Enable fabric on startup"
	    Value		    "on"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    215
	    Type		    "checkbox"
	    Name		    "dis_cpu_rx"
	    Prompt		    "Disable CPU Rx"
	    Value		    "off"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    216
	    Type		    "checkbox"
	    Name		    "dis_cpu_tx"
	    Prompt		    "Disable CPU Tx"
	    Value		    "off"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    217
	    Type		    "checkbox"
	    Name		    "cpu_promiscuous"
	    Prompt		    "CPU Promiscuous"
	    Value		    "on"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    218
	    Type		    "edit"
	    Name		    "local_mac"
	    Prompt		    "Fabric MAC Address"
	    Value		    "hex2dec('123456789abc')"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    219
	    Type		    "edit"
	    Name		    "local_ip"
	    Prompt		    "Fabric IP Address"
	    Value		    "hex2dec('c0a8290a')"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    220
	    Type		    "edit"
	    Name		    "local_port"
	    Prompt		    "Fabric UDP Port"
	    Value		    "4321"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    221
	    Type		    "edit"
	    Name		    "local_gateway"
	    Prompt		    "Fabric Gateway"
	    Value		    "1"
	    Tunable		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"one_GbE"
	Location		[12, 45, 1980, 1309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"65"
	Block {
	  BlockType		  Inport
	  Name			  "tx_rst"
	  SID			  "350:1"
	  Position		  [90, 467, 120, 483]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_rst"
	  SID			  "350:2"
	  Position		  [620, 492, 650, 508]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  SID			  "350:3"
	  Position		  [90, 132, 120, 148]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_val"
	  SID			  "350:4"
	  Position		  [90, 177, 120, 193]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_destip"
	  SID			  "350:5"
	  Position		  [90, 267, 120, 283]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_destport"
	  SID			  "350:6"
	  Position		  [90, 312, 120, 328]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_eof"
	  SID			  "350:7"
	  Position		  [90, 222, 120, 238]
	  ZOrder		  -7
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_ack"
	  SID			  "350:8"
	  Position		  [620, 452, 650, 468]
	  ZOrder		  -8
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant10"
	  SID			  "350:9"
	  Position		  [620, 220, 645, 240]
	  ZOrder		  -9
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant11"
	  SID			  "350:10"
	  Position		  [620, 355, 645, 375]
	  ZOrder		  -10
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant12"
	  SID			  "350:11"
	  Position		  [625, 400, 650, 420]
	  ZOrder		  -11
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant14"
	  SID			  "350:12"
	  Position		  [630, 570, 655, 590]
	  ZOrder		  -12
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant15"
	  SID			  "350:13"
	  Position		  [630, 620, 655, 640]
	  ZOrder		  -13
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "350:14"
	  Position		  [205, 420, 230, 440]
	  ZOrder		  -14
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "350:15"
	  Position		  [205, 375, 230, 395]
	  ZOrder		  -15
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "350:16"
	  Position		  [620, 130, 645, 150]
	  ZOrder		  -16
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "350:17"
	  Position		  [620, 175, 645, 195]
	  ZOrder		  -17
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
	  SID			  "350:18"
	  Position		  [620, 265, 645, 285]
	  ZOrder		  -18
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant9"
	  SID			  "350:19"
	  Position		  [620, 310, 645, 330]
	  ZOrder		  -19
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "350:20"
	  Position		  [465, 130, 485, 150]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "350:21"
	  Position		  [465, 265, 485, 285]
	  ZOrder		  -21
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "350:22"
	  Position		  [465, 175, 485, 195]
	  ZOrder		  -22
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "350:23"
	  Position		  [995, 490, 1015, 510]
	  ZOrder		  -23
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "350:24"
	  Position		  [465, 465, 485, 485]
	  ZOrder		  -24
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "350:25"
	  Position		  [995, 450, 1015, 470]
	  ZOrder		  -25
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "350:26"
	  Position		  [465, 310, 485, 330]
	  ZOrder		  -26
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "350:27"
	  Position		  [465, 220, 485, 240]
	  ZOrder		  -27
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_ack"
	  SID			  "350:28"
	  Ports			  [1, 1]
	  Position		  [735, 452, 785, 468]
	  ZOrder		  -28
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_rst"
	  SID			  "350:29"
	  Ports			  [1, 1]
	  Position		  [735, 492, 785, 508]
	  ZOrder		  -29
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  SID			  "350:30"
	  Ports			  [1, 1]
	  Position		  [205, 132, 255, 148]
	  ZOrder		  -30
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_dest_ip"
	  SID			  "350:31"
	  Ports			  [1, 1]
	  Position		  [205, 267, 255, 283]
	  ZOrder		  -31
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_end_of_frame"
	  SID			  "350:32"
	  Ports			  [1, 1]
	  Position		  [205, 222, 255, 238]
	  ZOrder		  -32
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_port"
	  SID			  "350:33"
	  Ports			  [1, 1]
	  Position		  [205, 312, 255, 328]
	  ZOrder		  -33
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_rst"
	  SID			  "350:34"
	  Ports			  [1, 1]
	  Position		  [205, 467, 255, 483]
	  ZOrder		  -34
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  SID			  "350:35"
	  Ports			  [1, 1]
	  Position		  [205, 177, 255, 193]
	  ZOrder		  -35
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,24,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_dbg_data"
	  SID			  "350:36"
	  Ports			  [1, 1]
	  Position		  [685, 572, 785, 588]
	  ZOrder		  -36
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_dbg_dvld"
	  SID			  "350:37"
	  Ports			  [1, 1]
	  Position		  [685, 622, 785, 638]
	  ZOrder		  -37
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_rx_ack"
	  SID			  "350:38"
	  Ports			  [1, 1]
	  Position		  [905, 452, 955, 468]
	  ZOrder		  -38
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_rx_badframe"
	  SID			  "350:39"
	  Ports			  [1, 1]
	  Position		  [675, 357, 775, 373]
	  ZOrder		  -39
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_rx_data"
	  SID			  "350:40"
	  Ports			  [1, 1]
	  Position		  [675, 132, 775, 148]
	  ZOrder		  -40
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_rx_dvld"
	  SID			  "350:41"
	  Ports			  [1, 1]
	  Position		  [675, 177, 775, 193]
	  ZOrder		  -41
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_rx_eof"
	  SID			  "350:42"
	  Ports			  [1, 1]
	  Position		  [675, 222, 775, 238]
	  ZOrder		  -42
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_rx_overrun"
	  SID			  "350:43"
	  Ports			  [1, 1]
	  Position		  [680, 402, 780, 418]
	  ZOrder		  -43
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_rx_rst"
	  SID			  "350:44"
	  Ports			  [1, 1]
	  Position		  [905, 492, 955, 508]
	  ZOrder		  -44
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_rx_srcip"
	  SID			  "350:45"
	  Ports			  [1, 1]
	  Position		  [675, 267, 775, 283]
	  ZOrder		  -45
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_rx_srcport"
	  SID			  "350:46"
	  Ports			  [1, 1]
	  Position		  [675, 312, 775, 328]
	  ZOrder		  -46
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_tx_afull"
	  SID			  "350:47"
	  Ports			  [1, 1]
	  Position		  [260, 377, 360, 393]
	  ZOrder		  -47
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_tx_data"
	  SID			  "350:48"
	  Ports			  [1, 1]
	  Position		  [375, 132, 425, 148]
	  ZOrder		  -48
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_tx_destip"
	  SID			  "350:49"
	  Ports			  [1, 1]
	  Position		  [375, 267, 425, 283]
	  ZOrder		  -49
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_tx_destport"
	  SID			  "350:50"
	  Ports			  [1, 1]
	  Position		  [375, 312, 425, 328]
	  ZOrder		  -50
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_tx_dvld"
	  SID			  "350:51"
	  Ports			  [1, 1]
	  Position		  [375, 177, 425, 193]
	  ZOrder		  -51
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_tx_eof"
	  SID			  "350:52"
	  Ports			  [1, 1]
	  Position		  [375, 222, 425, 238]
	  ZOrder		  -52
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_tx_overflow"
	  SID			  "350:53"
	  Ports			  [1, 1]
	  Position		  [260, 422, 360, 438]
	  ZOrder		  -53
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "gbe_tst_one_GbE_app_tx_rst"
	  SID			  "350:54"
	  Ports			  [1, 1]
	  Position		  [375, 467, 425, 483]
	  ZOrder		  -54
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,44,403,473"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_afull"
	  SID			  "350:55"
	  Position		  [460, 377, 490, 393]
	  ZOrder		  -55
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_overrun"
	  SID			  "350:56"
	  Position		  [460, 422, 490, 438]
	  ZOrder		  -56
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  SID			  "350:57"
	  Position		  [875, 132, 905, 148]
	  ZOrder		  -57
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_val"
	  SID			  "350:58"
	  Position		  [875, 177, 905, 193]
	  ZOrder		  -58
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_srcip"
	  SID			  "350:59"
	  Position		  [875, 267, 905, 283]
	  ZOrder		  -59
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_srcport"
	  SID			  "350:60"
	  Position		  [875, 312, 905, 328]
	  ZOrder		  -60
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_eof"
	  SID			  "350:61"
	  Position		  [875, 222, 905, 238]
	  ZOrder		  -61
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_badframe"
	  SID			  "350:62"
	  Position		  [875, 357, 905, 373]
	  ZOrder		  -62
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_overrun"
	  SID			  "350:63"
	  Position		  [880, 402, 910, 418]
	  ZOrder		  -63
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dbg_data"
	  SID			  "350:64"
	  Position		  [885, 572, 915, 588]
	  ZOrder		  -64
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dbg_data_val"
	  SID			  "350:65"
	  Position		  [885, 622, 915, 638]
	  ZOrder		  -65
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_rx_data"
	  SrcPort		  1
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_destip"
	  SrcPort		  1
	  DstBlock		  "convert_tx_dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_dest_ip"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_tx_destip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_val"
	  SrcPort		  1
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_tx_dvld"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_tx_overflow"
	  SrcPort		  1
	  DstBlock		  "tx_overrun"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_tx_destip"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_tx_dvld"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_tx_overflow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_rx_dvld"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_rx_dvld"
	  SrcPort		  1
	  DstBlock		  "rx_val"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_destport"
	  SrcPort		  1
	  DstBlock		  "convert_tx_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_port"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_tx_destport"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_tx_destport"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_eof"
	  SrcPort		  1
	  DstBlock		  "convert_tx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_end_of_frame"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_tx_eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_tx_eof"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_rx_srcip"
	  SrcPort		  1
	  DstBlock		  "rx_srcip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_rx_srcip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_rx_srcport"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_rx_srcport"
	  SrcPort		  1
	  DstBlock		  "rx_srcport"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_rx_eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_rx_eof"
	  SrcPort		  1
	  DstBlock		  "rx_eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_rst"
	  SrcPort		  1
	  DstBlock		  "convert_tx_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_rst"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_tx_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_tx_rst"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_tx_afull"
	  SrcPort		  1
	  DstBlock		  "tx_afull"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_tx_afull"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant11"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_rx_badframe"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_rx_badframe"
	  SrcPort		  1
	  DstBlock		  "rx_badframe"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant12"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_rx_overrun"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_rx_overrun"
	  SrcPort		  1
	  DstBlock		  "rx_overrun"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_rst"
	  SrcPort		  1
	  DstBlock		  "convert_rx_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_rst"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_rx_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_rx_rst"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_ack"
	  SrcPort		  1
	  DstBlock		  "convert_rx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_ack"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_rx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_rx_ack"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_dbg_data"
	  SrcPort		  1
	  DstBlock		  "dbg_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant14"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_dbg_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "gbe_tst_one_GbE_app_dbg_dvld"
	  SrcPort		  1
	  DstBlock		  "dbg_data_val"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant15"
	  SrcPort		  1
	  DstBlock		  "gbe_tst_one_GbE_app_dbg_dvld"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pcore"
      SID		      "351"
      Tag		      "xps:pcore"
      Ports		      []
      Position		      [25, 329, 71, 372]
      ZOrder		      -16
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		222
	$ClassName		"Simulink.Mask"
	Type			"pcore"
	Description		"Allows insertion of custom EDK pcores not distributed with base systems."
	SelfModifiable		"on"
	Display			"fprintf('PCORE');"
	Object {
	  $PropName		  "Parameters"
	  $ObjectID		  223
	  $ClassName		  "Simulink.MaskParameter"
	  Type			  "edit"
	  Name			  "pcore_path"
	  Prompt		  "Custom pcores path"
	  Value			  "customlib/pcores"
	  Evaluate		  "off"
	}
      }
      System {
	Name			"pcore"
	Location		[190, 45, 736, 580]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "probe"
      SID		      "352"
      Tag		      "xps:probe"
      Ports		      [1]
      Position		      [25, 546, 60, 574]
      ZOrder		      -17
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		224
	$ClassName		"Simulink.Mask"
	Initialization		"probe_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  7
	  Object {
	    $ObjectID		    225
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      15
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      Cell		      "4"
	      Cell		      "5"
	      Cell		      "6"
	      Cell		      "7"
	      Cell		      "8"
	      Cell		      "9"
	      Cell		      "10"
	      Cell		      "11"
	      Cell		      "12"
	      Cell		      "13"
	      Cell		      "14"
	      PropName		      "TypeOptions"
	    }
	    Name		    "ila_number"
	    Prompt		    "Chipscope ILA number"
	    Value		    "0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    226
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      6
	      Cell		      "basic"
	      Cell		      "basic with edges"
	      Cell		      "extended"
	      Cell		      "extended with edges"
	      Cell		      "range"
	      Cell		      "range with edges"
	      PropName		      "TypeOptions"
	    }
	    Name		    "match_type"
	    Prompt		    "Match Unit Type"
	    Value		    "basic"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    227
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "0"
	      Cell		      "8"
	      Cell		      "16"
	      Cell		      "24"
	      Cell		      "32"
	      PropName		      "TypeOptions"
	    }
	    Name		    "match_counter_width"
	    Prompt		    "Match counter width"
	    Value		    "8"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    228
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      6
	      Cell		      "512"
	      Cell		      "1024"
	      Cell		      "2048"
	      Cell		      "4096"
	      Cell		      "8192"
	      Cell		      "16384"
	      PropName		      "TypeOptions"
	    }
	    Name		    "capture_depth"
	    Prompt		    "Probe capture depth"
	    Value		    "512"
	  }
	  Object {
	    $ObjectID		    229
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "Boolean"
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type"
	    Prompt		    "Data type"
	    Value		    "Boolean"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    230
	    Type		    "edit"
	    Name		    "bitwidth"
	    Prompt		    "Data bit width"
	    Value		    "1"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    231
	    Type		    "edit"
	    Name		    "bin_pt"
	    Prompt		    "Data binary point"
	    Value		    "0"
	    Tunable		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"probe"
	Location		[491, 229, 1088, 645]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"4"
	Block {
	  BlockType		  Inport
	  Name			  "probe"
	  SID			  "352:1"
	  Position		  [45, 52, 75, 68]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  "352:2"
	  Ports			  [1, 1]
	  Position		  [110, 45, 155, 75]
	  ZOrder		  -2
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  pipeline		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "352:3"
	  Position		  [315, 50, 335, 70]
	  ZOrder		  -3
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_probe_TRIG0"
	  SID			  "352:4"
	  Ports			  [1, 1]
	  Position		  [230, 50, 270, 70]
	  ZOrder		  -4
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  needs_fixed_name	  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Line {
	  SrcBlock		  "xps_library_probe_TRIG0"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "xps_library_probe_TRIG0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "probe"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "qdr"
      SID		      "353"
      Tag		      "xps:qdr"
      Ports		      [5, 5]
      Position		      [370, 343, 485, 527]
      ZOrder		      -18
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		232
	$ClassName		"Simulink.Mask"
	Type			"qdr"
	Description		"Interface to the QDR II SRAM device on ROACH and ROACH2.\nFor ROACH, use only QDR chips qdr0 or qdr1.\n"
	"For ROACH2, use qdr chips qdr0, qdr1, qdr2 or qdr3.\n"
	Initialization		"qdr_mask(gcb);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  3
	  Object {
	    $ObjectID		    233
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "qdr0"
	      Cell		      "qdr1"
	      Cell		      "qdr2"
	      Cell		      "qdr3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "which_qdr"
	    Prompt		    "QDR Chip"
	    Value		    "qdr0"
	  }
	  Object {
	    $ObjectID		    234
	    Type		    "edit"
	    Name		    "qdr_awidth"
	    Prompt		    "Simulation QDR address width"
	    Value		    "12"
	  }
	  Object {
	    $ObjectID		    235
	    Type		    "checkbox"
	    Name		    "use_sniffer"
	    Prompt		    "Include CPU Interface"
	    Value		    "on"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"qdr"
	Location		[1399, 45, 2641, 1200]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"129"
	Block {
	  BlockType		  Inport
	  Name			  "rd_en"
	  SID			  "353:1"
	  Position		  [30, 252, 60, 268]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "wr_en"
	  SID			  "353:2"
	  Position		  [30, 297, 60, 313]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "be"
	  SID			  "353:3"
	  Position		  [30, 342, 60, 358]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "address"
	  SID			  "353:4"
	  Position		  [30, 387, 60, 403]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  SID			  "353:5"
	  Position		  [30, 572, 60, 588]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "353:6"
	  Position		  [790, 780, 820, 810]
	  ZOrder		  -6
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "353:7"
	  Position		  [790, 670, 820, 700]
	  ZOrder		  -7
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "353:32"
	  Ports			  [1, 1]
	  Position		  [685, 155, 715, 175]
	  ZOrder		  -8
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "1"
	  dbl_ovrd		  "off"
	  reg_retiming		  "on"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  SID			  "353:9"
	  Position		  [330, 123, 375, 137]
	  ZOrder		  -9
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ack"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  SID			  "353:10"
	  Position		  [1095, 636, 1150, 654]
	  ZOrder		  -10
	  ShowName		  off
	  GotoTag		  "ack"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter2"
	  SID			  "353:35"
	  Ports			  [1, 1]
	  Position		  [455, 158, 485, 182]
	  ZOrder		  -11
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  "off"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,24,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.166667 0.366667 0.166667 0.3 0.5 0.566667 0.633333 0.866667 0.7 0.533333 0.4 0.6 0.4 0.533333 0.7 0.86666"
	  "7 0.633333 0.566667 0.5 0.3 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0.958333 0.75 0.95"
	  "8333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0.92]);\nplot([0 1 1 0"
	  " 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bla"
	  "ck');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  SID			  "353:36"
	  Ports			  [3, 1]
	  Position		  [500, 119, 525, 181]
	  ZOrder		  -12
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,62,3,1,white,blue,0,1096e086,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52 0.24 ],[0.338"
	  "71 0.403226 0.5 0.596774 0.66129 0.66129 0.629032 0.66129 0.66129 0.564516 0.645161 0.580645 0.5 0.419355 0.354839 "
	  "0.435484 0.33871 0.33871 0.370968 0.33871 0.33871 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newli"
	  "nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  SID			  "353:37"
	  Ports			  [2, 1]
	  Position		  [760, 141, 795, 174]
	  ZOrder		  -13
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  "off"
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  "on"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,262"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,33,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.228571 0.0857143 0.314286 0.0857143 0.228571 0.485714 0.542857 0.6 0.857143 0.657143 0.457143 0.314286 0.5428"
	  "57 0.314286 0.457143 0.657143 0.857143 0.6 0.542857 0.485714 0.228571 ],[0.121212 0.272727 0.515152 0.757576 0.9090"
	  "91 0.909091 0.848485 0.909091 0.909091 0.69697 0.909091 0.757576 0.515152 0.272727 0.121212 0.333333 0.121212 0.121"
	  "212 0.181818 0.121212 0.121212 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
	  "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode',"
	  "'on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_ack"
	  SID			  "353:39"
	  Ports			  [1, 1]
	  Position		  [1035, 675, 1065, 695]
	  ZOrder		  -14
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "36"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_address"
	  SID			  "353:40"
	  Ports			  [1, 1]
	  Position		  [155, 385, 185, 405]
	  ZOrder		  -15
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,498,424"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_be"
	  SID			  "353:41"
	  Ports			  [1, 1]
	  Position		  [155, 340, 185, 360]
	  ZOrder		  -16
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,25,498,424"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_cal_fail"
	  SID			  "353:42"
	  Ports			  [1, 1]
	  Position		  [1035, 785, 1065, 805]
	  ZOrder		  -17
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "36"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_data_in"
	  SID			  "353:43"
	  Ports			  [1, 1]
	  Position		  [320, 570, 350, 590]
	  ZOrder		  -18
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "72"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_data_in1"
	  SID			  "353:110"
	  Ports			  [1, 1]
	  Position		  [95, 570, 125, 590]
	  ZOrder		  -19
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "72"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rd_en"
	  SID			  "353:44"
	  Ports			  [1, 1]
	  Position		  [155, 250, 185, 270]
	  ZOrder		  -20
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_ready"
	  SID			  "353:45"
	  Ports			  [1, 1]
	  Position		  [1035, 730, 1065, 750]
	  ZOrder		  -21
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "36"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_wr_en"
	  SID			  "353:46"
	  Ports			  [1, 1]
	  Position		  [155, 295, 185, 315]
	  ZOrder		  -22
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "extract_parity"
	  SID			  "353:108"
	  Ports			  [1, 1]
	  Position		  [965, 337, 1030, 363]
	  ZOrder		  -23
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/BitBasher"
	  SourceType		  "Xilinx BitBasher Block"
	  infoedit		  "Allows extraction, concatenation and augmentation of bits"
	  bitexpr		  "b = {a[71],a[62],a[53],a[44],a[35],a[26],a[17],a[8],a[70:63],a[61:54],a[52:45],a[43:36],a[34:27],a[25:1"
	  "8],a[16:9],a[7:0]}"
	  display_expr		  "off"
	  sr_1			  "1"
	  arith_type1		  "Unsigned"
	  bin_pt1		  "0"
	  sr_2			  "2"
	  arith_type2		  "Unsigned"
	  bin_pt2		  "0"
	  sr_3			  "3"
	  arith_type3		  "Unsigned"
	  bin_pt3		  "0"
	  sr_4			  "4"
	  arith_type4		  "Unsigned"
	  bin_pt4		  "0"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "2378,368,348,327"
	  block_type		  "bitbasher"
	  block_version		  "11.4"
	  sg_icon_stat		  "65,26,1,1,white,blue,0,826cc831,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.384615 0.323077 0.415385 0.323077 0.384615 0.492308 0.523077 0.553846 0.661538 0.569231 0.476923 0.415385 0.5"
	  "07692 0.415385 0.476923 0.569231 0.661538 0.553846 0.523077 0.492308 0.384615 ],[0.115385 0.269231 0.5 0.730769 0.8"
	  "84615 0.884615 0.807692 0.884615 0.884615 0.653846 0.884615 0.730769 0.5 0.269231 0.115385 0.346154 0.115385 0.1153"
	  "85 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon"
	  " graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');po"
	  "rt_label('output',1,'b');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'arith_type1'=>'popup(Unsigned|Signed  (2\\'s comp))','arith_type2'=>'popup(Unsigned"
	  "|Signed  (2\\'s comp))','arith_type3'=>'popup(Unsigned|Signed  (2\\'s comp))','arith_type4'=>'popup(Unsigned|Signed"
	  "  (2\\'s comp))','userSelections'=>{'arith_type1'=>'Unsigned','arith_type2'=>'Unsigned','arith_type3'=>'Unsigned','"
	  "arith_type4'=>'Unsigned'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_ack"
	  SID			  "353:47"
	  Ports			  [1, 1]
	  Position		  [955, 669, 995, 701]
	  ZOrder		  -24
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,312"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475 0"
	  ".275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.093"
	  "75 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_cal_fail"
	  SID			  "353:48"
	  Ports			  [1, 1]
	  Position		  [955, 779, 995, 811]
	  ZOrder		  -25
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,312"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475 0"
	  ".275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.093"
	  "75 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_data_out"
	  SID			  "353:49"
	  Ports			  [1, 1]
	  Position		  [890, 339, 945, 361]
	  ZOrder		  -26
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "916,20,356,378"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_phy_ready"
	  SID			  "353:50"
	  Ports			  [1, 1]
	  Position		  [955, 724, 995, 756]
	  ZOrder		  -27
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  "on"
	  arith_type		  "Unsigned"
	  force_bin_pt		  "on"
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,312"
	  block_type		  "reinterpret"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,32,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.275 0.15 0.325 0.15 0.275 0.475 0.525 0.575 0.8 0.625 0.45 0.325 0.5 0.325 0.45 0.625 0.8 0.575 0.525 0.475 0"
	  ".275 ],[0.09375 0.25 0.46875 0.6875 0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.093"
	  "75 0.3125 0.09375 0.09375 0.15625 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "insert_parity"
	  SID			  "353:107"
	  Ports			  [1, 1]
	  Position		  [180, 567, 245, 593]
	  ZOrder		  -28
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/BitBasher"
	  SourceType		  "Xilinx BitBasher Block"
	  infoedit		  "Allows extraction, concatenation and augmentation of bits"
	  bitexpr		  "b = {a[71],a[63:56],a[70],a[55:48],a[69],a[47:40],a[68],a[39:32],a[67],a[31:24],a[66],a[23:16],a[65],a["
	  "15:8],a[64],a[7:0]}"
	  display_expr		  "off"
	  sr_1			  "1"
	  arith_type1		  "Unsigned"
	  bin_pt1		  "0"
	  sr_2			  "2"
	  arith_type2		  "Unsigned"
	  bin_pt2		  "0"
	  sr_3			  "3"
	  arith_type3		  "Unsigned"
	  bin_pt3		  "0"
	  sr_4			  "4"
	  arith_type4		  "Unsigned"
	  bin_pt4		  "0"
	  dbl_ovrd		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "1979,670,348,327"
	  block_type		  "bitbasher"
	  block_version		  "11.4"
	  sg_icon_stat		  "65,26,1,1,white,blue,0,826cc831,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.384615 0.323077 0.415385 0.323077 0.384615 0.492308 0.523077 0.553846 0.661538 0.569231 0.476923 0.415385 0.5"
	  "07692 0.415385 0.476923 0.569231 0.661538 0.553846 0.523077 0.492308 0.384615 ],[0.115385 0.269231 0.5 0.730769 0.8"
	  "84615 0.884615 0.807692 0.884615 0.884615 0.653846 0.884615 0.730769 0.5 0.269231 0.115385 0.346154 0.115385 0.1153"
	  "85 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon"
	  " graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');po"
	  "rt_label('output',1,'b');\nfprintf('','COMMENT: end icon text');\n"
	  sg_list_contents	  "{'table'=>{'arith_type1'=>'popup(Unsigned|Signed  (2\\'s comp))','arith_type2'=>'popup(Unsigned"
	  "|Signed  (2\\'s comp))','arith_type3'=>'popup(Unsigned|Signed  (2\\'s comp))','arith_type4'=>'popup(Unsigned|Signed"
	  "  (2\\'s comp))','userSelections'=>{'arith_type1'=>'Unsigned','arith_type2'=>'Unsigned','arith_type3'=>'Unsigned','"
	  "arith_type4'=>'Unsigned'}}}"
	}
	Block {
	  BlockType		  Reference
	  Name			  "prev_rd"
	  SID			  "353:51"
	  Ports			  [1, 1]
	  Position		  [390, 155, 430, 185]
	  ZOrder		  -29
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,30,1,1,white,blue,0,ef2275f7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.175 0.35 0.175 0.3 0.5 0.55 0.6 0.8 0.625 0.475 0.35 0.5 0.35 0.475 0.625 0.8 0.6 0.55 0.5 0.3 ],[0.1 0.2"
	  "66667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1 0.166667 0.1 0."
	  "1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
	  "MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\nc"
	  "olor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_bringup_r2_qdr_ack"
	  SID			  "353:52"
	  Ports			  [1, 1]
	  Position		  [845, 674, 900, 696]
	  ZOrder		  -30
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,406"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');"
	  "\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_bringup_r2_qdr_address"
	  SID			  "353:53"
	  Ports			  [1, 1]
	  Position		  [415, 385, 455, 405]
	  ZOrder		  -31
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,45,374,472"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_bringup_r2_qdr_be"
	  SID			  "353:54"
	  Ports			  [1, 1]
	  Position		  [415, 340, 455, 360]
	  ZOrder		  -32
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_bringup_r2_qdr_cal_fail"
	  SID			  "353:55"
	  Ports			  [1, 1]
	  Position		  [845, 784, 900, 806]
	  ZOrder		  -33
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,406"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');"
	  "\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_bringup_r2_qdr_data_in"
	  SID			  "353:56"
	  Ports			  [1, 1]
	  Position		  [415, 570, 455, 590]
	  ZOrder		  -34
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "898,20,374,472"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_bringup_r2_qdr_data_out"
	  SID			  "353:57"
	  Ports			  [1, 1]
	  Position		  [810, 339, 865, 361]
	  ZOrder		  -35
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "72"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,406"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');"
	  "\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_bringup_r2_qdr_phy_ready"
	  SID			  "353:58"
	  Ports			  [1, 1]
	  Position		  [845, 729, 900, 751]
	  ZOrder		  -36
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "36"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,406"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');"
	  "\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_bringup_r2_qdr_rd_en"
	  SID			  "353:59"
	  Ports			  [1, 1]
	  Position		  [415, 250, 455, 270]
	  ZOrder		  -37
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_bringup_r2_qdr_wr_en"
	  SID			  "353:60"
	  Ports			  [1, 1]
	  Position		  [415, 295, 455, 315]
	  ZOrder		  -38
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,386"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.35 0.275 0.4 0.275 0.35 0.475 0.5 0.525 0.675 0.575 0.475 0.4 0.525 0.4 0.475 0.575 0.675 0.525 0.5 0.475 0.3"
	  "5 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);"
	  "\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text"
	  "');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "qdr_latency"
	  SID			  "353:31"
	  Ports			  [1, 1]
	  Position		  [595, 140, 625, 160]
	  ZOrder		  -39
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  "off"
	  latency		  "14"
	  dbl_ovrd		  "off"
	  reg_retiming		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,b993dfc9,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.466667 0.6 0."
	  "733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0."
	  "15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-14}','texmode','on');\nfprintf('','COMMENT: end icon t"
	  "ext');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "qdr_sim_model"
	  SID			  "353:111"
	  Ports			  [5, 1]
	  Position		  [535, 232, 655, 468]
	  ZOrder		  -40
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "qdr_sim_model"
	    Location		    [66, 45, 1304, 1001]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rd_en"
	      SID		      "353:112"
	      Position		      [50, 408, 80, 422]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "wr_en"
	      SID		      "353:113"
	      Position		      [45, 273, 75, 287]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "be"
	      SID		      "353:114"
	      Position		      [55, 498, 85, 512]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "addr"
	      SID		      "353:115"
	      Position		      [50, 63, 80, 77]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      SID		      "353:116"
	      Position		      [45, 188, 75, 202]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      SID		      "353:67"
	      Ports		      [2, 1]
	      Position		      [360, 79, 390, 141]
	      ZOrder		      -6
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtracter Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      hw_selection	      "Fabric"
	      pipelined		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,344"
	      block_type	      "addsub"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,62,2,1,white,blue,0,e139daf6,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.233333 0.0666667 0.3 0.0666667 0.233333 0.5 0.566667 0.633333 0.9 0.666667 0.466667 0.3 0.5 0.3 0"
	      ".466667 0.666667 0.9 0.633333 0.566667 0.5 0.233333 ],[0.306452 0.387097 0.5 0.612903 0.693548 0.693548 0.66129"
	      " 0.693548 0.693548 0.580645 0.677419 0.596774 0.5 0.403226 0.322581 0.419355 0.306452 0.306452 0.33871 0.306452"
	      " 0.306452 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfp"
	      "rintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('in"
	      "put',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\nfprintf('','COMMENT: end ico"
	      "n text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      SID		      "353:68"
	      Ports		      [2, 1]
	      Position		      [210, 47, 230, 138]
	      ZOrder		      -7
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary poi"
	      "nt at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,91,2,1,white,blue,0,97b7e8d2,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.2 0.05 0.3 0.05 0.2 0.45 0.5 0.55 0.85 0.65 0.45 0.3 0.55 0.3 0.45 0.65 0.85 0.55 0.5 0.45 0.2 ],"
	      "[0.417582 0.450549 0.505495 0.56044 0.593407 0.593407 0.582418 0.593407 0.593407 0.549451 0.593407 0.56044 0.50"
	      "5495 0.450549 0.417582 0.461538 0.417582 0.417582 0.428571 0.417582 0.417582 ],[0.98 0.96 0.92]);\nplot([0 1 1 "
	      "0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end ico"
	      "n text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      SID		      "353:69"
	      Ports		      [0, 1]
	      Position		      [155, 103, 175, 127]
	      ZOrder		      -8
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,24,0,1,white,blue,0,bf4ddd8b,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.2 0.05 0.3 0.05 0.2 0.45 0.5 0.55 0.85 0.65 0.45 0.3 0.55 0.3 0.45 0.65 0.85 0.55 0.5 0.45 0.2 ],"
	      "[0.166667 0.291667 0.5 0.708333 0.833333 0.833333 0.791667 0.833333 0.833333 0.666667 0.833333 0.708333 0.5 0.2"
	      "91667 0.166667 0.333333 0.166667 0.166667 0.208333 0.166667 0.166667 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
	      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
	      ");port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      SID		      "353:70"
	      Ports		      [0, 1]
	      Position		      [295, 113, 315, 137]
	      ZOrder		      -9
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "1"
	      n_bits		      "33"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,400,346"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,24,0,1,white,blue,0,1c72b5be,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.2 0.05 0.3 0.05 0.2 0.45 0.5 0.55 0.85 0.65 0.45 0.3 0.55 0.3 0.45 0.65 0.85 0.55 0.5 0.45 0.2 ],"
	      "[0.166667 0.291667 0.5 0.708333 0.833333 0.833333 0.791667 0.833333 0.833333 0.666667 0.833333 0.708333 0.5 0.2"
	      "91667 0.166667 0.333333 0.166667 0.166667 0.208333 0.166667 0.166667 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
	      " 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
	      ");port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      SID		      "353:71"
	      Ports		      [1, 1]
	      Position		      [960, 169, 995, 201]
	      ZOrder		      -10
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "9"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,255"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,32,1,1,white,blue,0,c2fef566,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.257143 0.114286 0.314286 0.114286 0.257143 0.485714 0.542857 0.6 0.857143 0.657143 0.457143 0.314"
	      "286 0.514286 0.314286 0.457143 0.657143 0.857143 0.6 0.542857 0.485714 0.257143 ],[0.09375 0.25 0.46875 0.6875 "
	      "0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.09375 0.3125 0.09375 0.09375 0.1562"
	      "5 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-9}','texmode','on');\nfprintf('','COMME"
	      "NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "353:72"
	      Ports		      [1, 1]
	      Position		      [545, 294, 580, 326]
	      ZOrder		      -11
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,255"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,32,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.257143 0.114286 0.314286 0.114286 0.257143 0.485714 0.542857 0.6 0.857143 0.657143 0.457143 0.314"
	      "286 0.514286 0.314286 0.457143 0.657143 0.857143 0.6 0.542857 0.485714 0.257143 ],[0.09375 0.25 0.46875 0.6875 "
	      "0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.09375 0.3125 0.09375 0.09375 0.1562"
	      "5 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
	      "NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "353:73"
	      Ports		      [1, 1]
	      Position		      [280, 79, 315, 111]
	      ZOrder		      -12
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,255"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,32,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.257143 0.114286 0.314286 0.114286 0.257143 0.485714 0.542857 0.6 0.857143 0.657143 0.457143 0.314"
	      "286 0.514286 0.314286 0.457143 0.657143 0.857143 0.6 0.542857 0.485714 0.257143 ],[0.09375 0.25 0.46875 0.6875 "
	      "0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.09375 0.3125 0.09375 0.09375 0.1562"
	      "5 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
	      "NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "353:74"
	      Ports		      [1, 1]
	      Position		      [830, 134, 865, 166]
	      ZOrder		      -13
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,255"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "35,32,1,1,white,blue,0,07b98262,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.257143 0.114286 0.314286 0.114286 0.257143 0.485714 0.542857 0.6 0.857143 0.657143 0.457143 0.314"
	      "286 0.514286 0.314286 0.457143 0.657143 0.857143 0.6 0.542857 0.485714 0.257143 ],[0.09375 0.25 0.46875 0.6875 "
	      "0.84375 0.84375 0.78125 0.84375 0.84375 0.625 0.84375 0.6875 0.46875 0.25 0.09375 0.3125 0.09375 0.09375 0.1562"
	      "5 0.09375 0.09375 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
	      "NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Disregard Subsystem"
	      SID		      "353:75"
	      Tag		      "discardX"
	      Ports		      []
	      Position		      [799, 15, 850, 65]
	      ZOrder		      -14
	      ShowName		      off
	      AttributesFormatString  "Disregard Subsystem\\nFor Generation"
	      SourceBlock	      "xbsIndex_r4/Disregard Subsystem"
	      SourceType	      "Xilinx Disregard Subsystem For Generation Block"
	      infoedit		      "Place this block into a subsystem to have System Generator ignore the subsystem during code ge"
	      "neration. This block can be used in combination with the Simulation Multiplexer block to provide an alternative"
	      " simulation model for another subsystem (e.g., to provide a simulation model for a black box)."
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,170,217"
	      block_type	      "disregard"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "51,50,-1,-1,darkgray,black,0,0,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.1 0.1 0."
	      "1]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37"
	      " 25 13 5 16 5 5 9 5 5 ],[0.33 0.33 0.33]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]);\nfprintf('','COMMENT: end icon"
	      " graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      SID		      "353:76"
	      Ports		      [6, 2]
	      Position		      [600, 32, 715, 338]
	      ZOrder		      -15
	      SourceBlock	      "xbsIndex_r4/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory Block"
	      depth		      "2^qdr_awidth"
	      initVector	      "[1:2^qdr_awidth]"
	      distributed_mem	      "Block RAM"
	      init_a		      "0"
	      init_b		      "0"
	      rst_a		      "off"
	      rst_b		      "off"
	      en_a		      "off"
	      en_b		      "off"
	      latency		      "1"
	      write_mode_A	      "Read After Write"
	      write_mode_B	      "Read After Write"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,384,398"
	      block_type	      "dpram"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "115,306,6,2,white,blue,0,28af736d,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.234783 0.0695652 0.304348 0.0695652 0.234783 0.495652 0.565217 0.634783 0.921739 0.695652 0.47826"
	      "1 0.321739 0.556522 0.321739 0.478261 0.695652 0.921739 0.634783 0.565217 0.495652 0.234783 ],[0.352941 0.41503"
	      "3 0.503268 0.591503 0.653595 0.653595 0.627451 0.653595 0.653595 0.568627 0.650327 0.591503 0.503268 0.415033 0"
	      ".356209 0.437908 0.352941 0.352941 0.379085 0.352941 0.352941 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	      "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,'addra');\ncolor('black');port_label('input',2,'dina');\ncolor('black');port_label('input',3,'w"
	      "ea');\ncolor('black');port_label('input',4,'addrb');\ncolor('black');port_label('input',5,'dinb');\ncolor('blac"
	      "k');port_label('input',6,'web');\ncolor('black');port_label('output',1,'A');\ncolor('black');port_label('output"
	      "',2,'B');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From"
	      SID		      "353:117"
	      Position		      [500, 199, 530, 221]
	      ZOrder		      -16
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "Az"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "353:118"
	      Position		      [100, 324, 130, 346]
	      ZOrder		      -17
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "R"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "353:119"
	      Position		      [500, 149, 530, 171]
	      ZOrder		      -18
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "W"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      SID		      "353:120"
	      Position		      [550, 99, 580, 121]
	      ZOrder		      -19
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "D"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      SID		      "353:121"
	      Position		      [535, 249, 565, 271]
	      ZOrder		      -20
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "D"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      SID		      "353:61"
	      Position		      [495, 49, 525, 71]
	      ZOrder		      -21
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      SID		      "353:62"
	      Position		      [495, 299, 525, 321]
	      ZOrder		      -22
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "W"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      SID		      "353:63"
	      Position		      [780, 139, 810, 161]
	      ZOrder		      -23
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "R"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto"
	      SID		      "353:64"
	      Position		      [425, 99, 455, 121]
	      ZOrder		      -24
	      ShowName		      off
	      GotoTag		      "Az"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      SID		      "353:65"
	      Position		      [425, 49, 455, 71]
	      ZOrder		      -25
	      ShowName		      off
	      GotoTag		      "A"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      SID		      "353:66"
	      Position		      [370, 429, 400, 451]
	      ZOrder		      -26
	      ShowName		      off
	      GotoTag		      "R"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto3"
	      SID		      "353:122"
	      Position		      [430, 299, 460, 321]
	      ZOrder		      -27
	      ShowName		      off
	      GotoTag		      "W"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto4"
	      SID		      "353:123"
	      Position		      [205, 184, 235, 206]
	      ZOrder		      -28
	      ShowName		      off
	      GotoTag		      "D"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      SID		      "353:90"
	      Ports		      [1, 1]
	      Position		      [145, 323, 175, 347]
	      ZOrder		      -29
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.166667 0.366667 0.166667 0.3 0.5 0.566667 0.633333 0.866667 0.7 0.533333 0.4 0.6 0.4 0.533333"
	      " 0.7 0.866667 0.633333 0.566667 0.5 0.3 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0."
	      "958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0."
	      "92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
	      "icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      SID		      "353:91"
	      Ports		      [1, 1]
	      Position		      [260, 433, 290, 457]
	      ZOrder		      -30
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.166667 0.366667 0.166667 0.3 0.5 0.566667 0.633333 0.866667 0.7 0.533333 0.4 0.6 0.4 0.533333"
	      " 0.7 0.866667 0.633333 0.566667 0.5 0.3 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0."
	      "958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0."
	      "92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
	      "icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      SID		      "353:92"
	      Ports		      [1, 1]
	      Position		      [305, 313, 335, 337]
	      ZOrder		      -31
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,267846e5,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.166667 0.366667 0.166667 0.3 0.5 0.566667 0.633333 0.866667 0.7 0.533333 0.4 0.6 0.4 0.533333"
	      " 0.7 0.866667 0.633333 0.566667 0.5 0.3 ],[0.125 0.291667 0.541667 0.791667 0.958333 0.958333 0.875 0.958333 0."
	      "958333 0.75 0.958333 0.791667 0.541667 0.291667 0.125 0.333333 0.125 0.125 0.208333 0.125 0.125 ],[0.98 0.96 0."
	      "92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
	      "icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "353:93"
	      Ports		      [2, 1]
	      Position		      [310, 399, 335, 461]
	      ZOrder		      -32
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,62,2,1,white,blue,0,0a851f85,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52 0"
	      ".24 ],[0.33871 0.403226 0.5 0.596774 0.66129 0.66129 0.629032 0.66129 0.66129 0.564516 0.645161 0.580645 0.5 0."
	      "419355 0.354839 0.435484 0.33871 0.33871 0.370968 0.33871 0.33871 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      SID		      "353:94"
	      Ports		      [2, 1]
	      Position		      [200, 264, 225, 326]
	      ZOrder		      -33
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,62,2,1,white,blue,0,0a851f85,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52 0"
	      ".24 ],[0.33871 0.403226 0.5 0.596774 0.66129 0.66129 0.629032 0.66129 0.66129 0.564516 0.645161 0.580645 0.5 0."
	      "419355 0.354839 0.435484 0.33871 0.33871 0.370968 0.33871 0.33871 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      SID		      "353:95"
	      Ports		      [2, 1]
	      Position		      [355, 279, 380, 341]
	      ZOrder		      -34
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,261"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,62,2,1,white,blue,0,0a851f85,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52 0"
	      ".24 ],[0.33871 0.403226 0.5 0.596774 0.66129 0.66129 0.629032 0.66129 0.66129 0.564516 0.645161 0.580645 0.5 0."
	      "419355 0.354839 0.435484 0.33871 0.33871 0.370968 0.33871 0.33871 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 "
	      "1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');d"
	      "isp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      SID		      "353:96"
	      Ports		      [3, 1]
	      Position		      [890, 133, 935, 237]
	      ZOrder		      -35
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,303"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,104,3,1,white,blue,3,eb98d690,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],["
	      "0.77 0.82 0.91]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0."
	      "688889 0.466667 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0."
	      "326923 0.394231 0.5 0.605769 0.673077 0.673077 0.644231 0.673077 0.673077 0.576923 0.673077 0.605769 0.5 0.3942"
	      "31 0.326923 0.423077 0.326923 0.326923 0.355769 0.326923 0.326923 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0."
	      "142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nco"
	      "lor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_labe"
	      "l('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      SID		      "353:124"
	      Position		      [110, 495, 130, 515]
	      ZOrder		      -36
	      NamePlacement	      "alternate"
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_address"
	      SID		      "353:98"
	      Ports		      [1, 1]
	      Position		      [550, 50, 580, 70]
	      ZOrder		      -37
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Unsigned"
	      n_bits		      "qdr_awidth"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,375"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,20,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.2 0.366667 0.2 0.3 0.466667 0.5 0.533333 0.733333 0.6 0.466667 0.366667 0.533333 0.366667 0.4"
	      "66667 0.6 0.733333 0.533333 0.5 0.466667 0.3 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0."
	      "1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ico"
	      "n graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf("
	      "'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert_address1"
	      SID		      "353:99"
	      Ports		      [1, 1]
	      Position		      [555, 200, 580, 220]
	      ZOrder		      -38
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      arith_type	      "Unsigned"
	      n_bits		      "qdr_awidth"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,461,375"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,edca21da,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.28 0.16 0.36 0.16 0.28 0.48 0.52 0.56 0.8 0.64 0.48 0.36 0.56 0.36 0.48 0.64 0.8 0.56 0.52 0.48 0"
	      ".28 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0"
	      ".92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin"
	      " icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "prev_rd"
	      SID		      "353:100"
	      Ports		      [1, 1]
	      Position		      [195, 430, 235, 460]
	      ZOrder		      -39
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,30,1,1,white,blue,0,ef2275f7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.175 0.35 0.175 0.3 0.5 0.55 0.6 0.8 0.625 0.475 0.35 0.5 0.35 0.475 0.625 0.8 0.6 0.55 0.5 0."
	      "3 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1"
	      " 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_l"
	      "abel('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text'"
	      ");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "prev_w"
	      SID		      "353:101"
	      Ports		      [1, 1]
	      Position		      [245, 310, 285, 340]
	      ZOrder		      -40
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,193"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,30,1,1,white,blue,0,ef2275f7,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91"
	      "]);\npatch([0.3 0.175 0.35 0.175 0.3 0.5 0.55 0.6 0.8 0.625 0.475 0.35 0.5 0.35 0.475 0.625 0.8 0.6 0.55 0.5 0."
	      "3 ],[0.1 0.266667 0.5 0.733333 0.9 0.9 0.833333 0.9 0.9 0.666667 0.866667 0.7 0.5 0.3 0.133333 0.333333 0.1 0.1"
	      " 0.166667 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphic"
	      "s');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_l"
	      "abel('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text'"
	      ");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_addr"
	      SID		      "353:102"
	      Ports		      [1, 1]
	      Position		      [120, 60, 175, 80]
	      ZOrder		      -41
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}},'Xilinx'=>{'jtaghwcosim'=>"
	      "{'non_memory_mapped_port'=>'sim_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_in"
	      SID		      "353:103"
	      Ports		      [1, 1]
	      Position		      [120, 185, 175, 205]
	      ZOrder		      -42
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Unsigned"
	      n_bits		      "36"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}},'Xilinx'=>{'jtaghwcosim'=>"
	      "{'non_memory_mapped_port'=>'sim_addr'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_addr'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_data_out"
	      SID		      "353:104"
	      Ports		      [1, 1]
	      Position		      [1015, 174, 1070, 196]
	      ZOrder		      -43
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      hdl_port		      "on"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{'B21','B22','A22','B23','B19','C19','A20','A21','A23','B24','A24','A25','E18','D18','C18','B18'}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}},'Xilinx'=>{'jtaghwcosi"
	      "m'=>{'non_memory_mapped_port'=>'sim_data_out'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_out'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,386"
	      block_type	      "gatewayout"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,22,1,1,white,yellow,0,cc31b7ac,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.5636"
	      "36 0.454545 0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0."
	      "909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.090909"
	      "1 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end"
	      " icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('b"
	      "lack');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text')"
	      ";\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_rd_en"
	      SID		      "353:105"
	      Ports		      [1, 1]
	      Position		      [125, 405, 180, 425]
	      ZOrder		      -44
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}},'Xilinx'=>{'jtaghwcosim"
	      "'=>{'non_memory_mapped_port'=>'sim_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sim_wr_en"
	      SID		      "353:106"
	      Ports		      [1, 1]
	      Position		      [120, 270, 175, 290]
	      ZOrder		      -45
	      SourceBlock	      "xbsIndex_r4/Gateway In"
	      SourceType	      "Xilinx Gateway In Block"
	      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx"
	      " fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      period		      "1"
	      dbl_ovrd		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      hdl_port		      "on"
	      sginterface	      "{'Nallatech'=>{'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}},'Xilinx'=>{'jtaghwcosim"
	      "'=>{'non_memory_mapped_port'=>'sim_data_in'},'xdspkit'=>{'non_memory_mapped_port'=>'sim_data_in'}}}"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,406"
	      block_type	      "gatewayin"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,20,1,1,white,yellow,0,00d3666e,right,"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65"
	      "]);\npatch([0.4 0.345455 0.436364 0.345455 0.4 0.490909 0.509091 0.527273 0.636364 0.563636 0.490909 0.436364 0"
	      ".527273 0.436364 0.490909 0.563636 0.636364 0.527273 0.509091 0.490909 0.4 ],[0.1 0.25 0.5 0.75 0.9 0.9 0.85 0."
	      "9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	      "('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('',"
	      "'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      SID		      "353:86"
	      Position		      [1095, 178, 1125, 192]
	      ZOrder		      -46
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      Points		      [150, 0; 0, -80]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      1
	      Points		      [55, 0; 0, 110]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 60; -165, 0]
		DstBlock		"prev_w"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "prev_w"
	      SrcPort		      1
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "convert_address"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From"
	      SrcPort		      1
	      DstBlock		      "convert_address1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sim_data_in"
	      SrcPort		      1
	      DstBlock		      "Goto4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Inverter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_wr_en"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 10]
	      Branch {
		DstBlock		"Goto2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40; -160, 0]
		DstBlock		"prev_rd"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "prev_rd"
	      SrcPort		      1
	      DstBlock		      "Inverter2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sim_rd_en"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -35]
		DstBlock		"Goto1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sim_addr"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "convert_address"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert_address1"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sim_data_out"
	      SrcPort		      1
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sim_data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "sim_data_in"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "addr"
	      SrcPort		      1
	      DstBlock		      "sim_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "be"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "wr_en"
	      SrcPort		      1
	      DstBlock		      "sim_wr_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rd_en"
	      SrcPort		      1
	      DstBlock		      "sim_rd_en"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "ready_constant"
	  SID			  "353:87"
	  Position		  [790, 725, 820, 755]
	  ZOrder		  -41
	  ShowName		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  SID			  "353:88"
	  Position		  [1120, 343, 1150, 357]
	  ZOrder		  -42
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_valid"
	  SID			  "353:89"
	  Position		  [1065, 153, 1095, 167]
	  ZOrder		  -43
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ack"
	  SID			  "353:125"
	  Position		  [1095, 678, 1125, 692]
	  ZOrder		  -44
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "phy_ready"
	  SID			  "353:126"
	  Position		  [1095, 733, 1125, 747]
	  ZOrder		  -45
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cal_fail"
	  SID			  "353:127"
	  Position		  [1095, 788, 1125, 802]
	  ZOrder		  -46
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Inverter2"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "prev_rd"
	  SrcPort		  1
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 55; -160, 0]
	    DstBlock		    "prev_rd"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "qdr_latency"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "qdr_bringup_r2_qdr_be"
	  SrcPort		  1
	  DstBlock		  "qdr_sim_model"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "be"
	  SrcPort		  1
	  DstBlock		  "convert_be"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_be"
	  SrcPort		  1
	  DstBlock		  "qdr_bringup_r2_qdr_be"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "qdr_bringup_r2_qdr_data_in"
	  SrcPort		  1
	  Points		  [25, 0; 0, -140]
	  DstBlock		  "qdr_sim_model"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "qdr_bringup_r2_qdr_address"
	  SrcPort		  1
	  DstBlock		  "qdr_sim_model"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "qdr_bringup_r2_qdr_wr_en"
	  SrcPort		  1
	  DstBlock		  "qdr_sim_model"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "qdr_bringup_r2_qdr_rd_en"
	  SrcPort		  1
	  DstBlock		  "qdr_sim_model"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "qdr_sim_model"
	  SrcPort		  1
	  DstBlock		  "qdr_bringup_r2_qdr_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_cal_fail"
	  SrcPort		  1
	  DstBlock		  "cal_fail"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_ready"
	  SrcPort		  1
	  DstBlock		  "phy_ready"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_ack"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Goto"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ack"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "qdr_bringup_r2_qdr_cal_fail"
	  SrcPort		  1
	  DstBlock		  "force_cal_fail"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "qdr_bringup_r2_qdr_cal_fail"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_cal_fail"
	  SrcPort		  1
	  DstBlock		  "convert_cal_fail"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "qdr_bringup_r2_qdr_phy_ready"
	  SrcPort		  1
	  DstBlock		  "force_phy_ready"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ready_constant"
	  SrcPort		  1
	  DstBlock		  "qdr_bringup_r2_qdr_phy_ready"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_phy_ready"
	  SrcPort		  1
	  DstBlock		  "convert_ready"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "qdr_bringup_r2_qdr_data_out"
	  SrcPort		  1
	  DstBlock		  "force_data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rd_en"
	  SrcPort		  1
	  DstBlock		  "convert_rd_en"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rd_en"
	  SrcPort		  1
	  Points		  [140, 0]
	  Branch {
	    Points		    [0, -110]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "qdr_bringup_r2_qdr_rd_en"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "wr_en"
	  SrcPort		  1
	  DstBlock		  "convert_wr_en"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_wr_en"
	  SrcPort		  1
	  DstBlock		  "qdr_bringup_r2_qdr_wr_en"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "address"
	  SrcPort		  1
	  DstBlock		  "convert_address"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_address"
	  SrcPort		  1
	  DstBlock		  "qdr_bringup_r2_qdr_address"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "qdr_bringup_r2_qdr_ack"
	  SrcPort		  1
	  DstBlock		  "force_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "qdr_bringup_r2_qdr_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_ack"
	  SrcPort		  1
	  DstBlock		  "convert_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_data_out"
	  SrcPort		  1
	  DstBlock		  "extract_parity"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "data_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "qdr_latency"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "extract_parity"
	  SrcPort		  1
	  DstBlock		  "data_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "convert_data_in1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "insert_parity"
	  SrcPort		  1
	  DstBlock		  "convert_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_data_in"
	  SrcPort		  1
	  DstBlock		  "qdr_bringup_r2_qdr_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_data_in1"
	  SrcPort		  1
	  DstBlock		  "insert_parity"
	  DstPort		  1
	}
	Annotation {
	  SID			  "353:129"
	  Name			  "Position of the parity bits is irrelevant when using the QDR memory space\nfrom the FPGA. However, the PP"
	  "C will not see parity bits, so for convenience\nbits are remapped so that the MSBs are unread (rather than every 9t"
	  "h bit)"
	  Position		  [238, 660]
	}
	Annotation {
	  SID			  "353:128"
	  Name			  "Put the MSBs back where they belong"
	  Position		  [982, 409]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "quadc"
      SID		      "354"
      Tag		      "xps:quadc"
      Ports		      [6, 6]
      Position		      [535, 711, 625, 889]
      ZOrder		      -19
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		236
	$ClassName		"Simulink.Mask"
	Type			"CASPER QuADC Interface Block"
	Description		"Interface block for the CASPER Quad ADC board (ADC4x250-8)."
	Initialization		"quadc_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  2
	  Object {
	    $ObjectID		    237
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "0"
	      Cell		      "1"
	      PropName		      "TypeOptions"
	    }
	    Name		    "adc_brd"
	    Prompt		    "ADC Board"
	    Value		    "0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    238
	    Type		    "edit"
	    Name		    "adc_clk_rate"
	    Prompt		    "ADC Clock Rate (MHz)"
	    Value		    "200"
	    Tunable		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"quadc"
	Location		[514, 283, 887, 918]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"18"
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc0"
	  SID			  "354:1"
	  Position		  [25, 33, 55, 47]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc1"
	  SID			  "354:2"
	  Position		  [25, 83, 55, 97]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc2"
	  SID			  "354:3"
	  Position		  [25, 133, 55, 147]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_adc3"
	  SID			  "354:4"
	  Position		  [25, 183, 55, 197]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_valid"
	  SID			  "354:5"
	  Position		  [25, 233, 55, 247]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sim_sync"
	  SID			  "354:6"
	  Position		  [25, 283, 55, 297]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_quadc_adc0_data"
	  SID			  "354:7"
	  Ports			  [1, 1]
	  Position		  [140, 29, 195, 51]
	  ZOrder		  -7
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\n"
	  "patch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7"
	  " 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_quadc_adc1_data"
	  SID			  "354:8"
	  Ports			  [1, 1]
	  Position		  [140, 79, 195, 101]
	  ZOrder		  -8
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\n"
	  "patch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7"
	  " 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_quadc_adc2_data"
	  SID			  "354:9"
	  Ports			  [1, 1]
	  Position		  [140, 129, 195, 151]
	  ZOrder		  -9
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\n"
	  "patch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7"
	  " 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_quadc_adc3_data"
	  SID			  "354:10"
	  Ports			  [1, 1]
	  Position		  [140, 179, 195, 201]
	  ZOrder		  -10
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\n"
	  "patch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7"
	  " 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_quadc_sync"
	  SID			  "354:11"
	  Ports			  [1, 1]
	  Position		  [140, 279, 195, 301]
	  ZOrder		  -11
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\n"
	  "patch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7"
	  " 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "quadc_quadc_valid"
	  SID			  "354:12"
	  Ports			  [1, 1]
	  Position		  [140, 229, 195, 251]
	  ZOrder		  -12
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "7"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\n"
	  "patch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7"
	  " 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','o"
	  "n');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data0"
	  SID			  "354:13"
	  Position		  [270, 33, 300, 47]
	  ZOrder		  -13
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data1"
	  SID			  "354:14"
	  Position		  [270, 83, 300, 97]
	  ZOrder		  -14
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data2"
	  SID			  "354:15"
	  Position		  [270, 133, 300, 147]
	  ZOrder		  -15
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data3"
	  SID			  "354:16"
	  Position		  [270, 183, 300, 197]
	  ZOrder		  -16
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  SID			  "354:17"
	  Position		  [270, 233, 300, 247]
	  ZOrder		  -17
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  SID			  "354:18"
	  Position		  [270, 283, 300, 297]
	  ZOrder		  -18
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "quadc_quadc_sync"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_quadc_adc3_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_quadc_adc2_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_quadc_adc1_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_quadc_adc0_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "data0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_adc3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "quadc_quadc_adc3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_adc2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "quadc_quadc_adc2_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_adc1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "quadc_quadc_adc1_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_adc0"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "quadc_quadc_adc0_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "quadc_quadc_valid"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_valid"
	  SrcPort		  1
	  DstBlock		  "quadc_quadc_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_sync"
	  SrcPort		  1
	  DstBlock		  "quadc_quadc_sync"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "software register"
      SID		      "355"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [25, 410, 125, 440]
      ZOrder		      -20
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		239
	$ClassName		"Simulink.Mask"
	Initialization		"register_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  6
	  Object {
	    $ObjectID		    240
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "From Processor"
	      Cell		      "To Processor"
	      PropName		      "TypeOptions"
	    }
	    Name		    "io_dir"
	    Prompt		    "I/O direction"
	    Value		    "To Processor"
	  }
	  Object {
	    $ObjectID		    241
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "Unsigned"
	      Cell		      "Signed  (2's comp)"
	      PropName		      "TypeOptions"
	    }
	    Name		    "arith_type"
	    Prompt		    "Data Type"
	    Value		    "Unsigned"
	  }
	  Object {
	    $ObjectID		    242
	    Type		    "edit"
	    Name		    "bitwidth"
	    Prompt		    "Data bitwidth"
	    Value		    "32"
	    Enabled		    "off"
	  }
	  Object {
	    $ObjectID		    243
	    Type		    "edit"
	    Name		    "bin_pt"
	    Prompt		    "Data binary point"
	    Value		    "0"
	  }
	  Object {
	    $ObjectID		    244
	    Type		    "edit"
	    Name		    "sample_period"
	    Prompt		    "Sample period"
	    Value		    "1"
	  }
	  Object {
	    $ObjectID		    245
	    Type		    "edit"
	    Name		    "gw_name"
	    Prompt		    "Mask Parameter 6:"
	    Value		    "xps_library_software_register_user_data_in"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"software register"
	Location		[426, 45, 1023, 461]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"4"
	Block {
	  BlockType		  Inport
	  Name			  "reg_out"
	  SID			  "355:1"
	  Position		  [20, 52, 50, 68]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert"
	  SID			  "355:2"
	  Ports			  [1, 1]
	  Position		  [80, 50, 110, 70]
	  ZOrder		  -2
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "30,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\n"
	  "patch([15 10 17 10 15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 1"
	  "0 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	  "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_software_register_user_data_in"
	  SID			  "355:3"
	  Ports			  [1, 1]
	  Position		  [150, 50, 190, 70]
	  ZOrder		  -3
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "8.2.02"
	  sg_icon_stat		  "40,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\n"
	  "patch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6"
	  " 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('outpu"
	  "t',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sim_out"
	  SID			  "355:4"
	  Position		  [350, 52, 380, 68]
	  ZOrder		  -4
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "reg_out"
	  SrcPort		  1
	  DstBlock		  "convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert"
	  SrcPort		  1
	  DstBlock		  "xps_library_software_register_user_data_in"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_software_register_user_data_in"
	  SrcPort		  1
	  DstBlock		  "sim_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ten_GbE"
      SID		      "356"
      Tag		      "xps:tengbe"
      Ports		      [8, 10]
      Position		      [725, 31, 865, 294]
      ZOrder		      -21
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		246
	$ClassName		"Simulink.Mask"
	Type			"ten_GbE"
	Description		"This block sends and receives UDP frames (packets). It accepts a 64 bit wide data stream with user-dete"
	"rmined frame breaks. The data stream is wrapped in a UDP frame for transmission. Incoming UDP packets are unwrapped a"
	"nd the data presented as a 64 bit wide stream."
	Help			"eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc\\html\\com_ten_GbE\\com_ten_GbE.html''])')"
	Initialization		"tengbe_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  11
	  Object {
	    $ObjectID		    247
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "ROACH:0"
	      Cell		      "ROACH:1"
	      Cell		      "ROACH:2"
	      Cell		      "ROACH:3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "port"
	    Prompt		    "Port"
	    Value		    "ROACH:0"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    248
	    Type		    "checkbox"
	    Name		    "mac_lite"
	    Prompt		    "Use light-weight MAC: Warning --> it DOES NOT check any CRC on receive"
	    Value		    "off"
	    Tunable		    "off"
	  }
	  Object {
	    $ObjectID		    249
	    Type		    "checkbox"
	    Name		    "open_phy"
	    Prompt		    "Use KAT open XAUI PHY"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    250
	    Type		    "checkbox"
	    Name		    "show_param"
	    Prompt		    "---------------------- Show Implementation Parameters ----------------------------------------------"
	    "-------------------------------------"
	    Value		    "off"
	    Evaluate		    "off"
	    Tunable		    "off"
	    Callback		    "myname=gcb;\nif strcmp(get_param(myname, 'show_param'), 'on')\n    set_param(myname, 'MaskVisibili"
	    "ties', {'on','on','on','on','on', 'on','on','on','on','on', 'on',});\nelse\n    set_param(myname, 'MaskVisibiliti"
	    "es', {'on','on','on','on','off','off','off','off','off','off','off'});\nend"
	  }
	  Object {
	    $ObjectID		    251
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "pre_emph"
	    Prompt		    "Pre-emphasis"
	    Value		    "3"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    252
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "400"
	      Cell		      "500"
	      Cell		      "600"
	      Cell		      "700"
	      Cell		      "800"
	      PropName		      "TypeOptions"
	    }
	    Name		    "swing"
	    Prompt		    "Differential swing"
	    Value		    "800"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    253
	    Type		    "checkbox"
	    Name		    "fab_en"
	    Prompt		    "Enable fabric on startup"
	    Value		    "off"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    254
	    Type		    "edit"
	    Name		    "fab_mac"
	    Prompt		    "Fabric MAC Address"
	    Value		    "0"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    255
	    Type		    "edit"
	    Name		    "fab_ip"
	    Prompt		    "Fabric IP Address"
	    Value		    "0"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    256
	    Type		    "edit"
	    Name		    "fab_udp"
	    Prompt		    "Fabric UDP Port"
	    Value		    "0"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    257
	    Type		    "edit"
	    Name		    "fab_gate"
	    Prompt		    "Fabric Gateway"
	    Value		    "0"
	    Tunable		    "off"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"ten_GbE"
	Location		[52, 45, 1352, 1082]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"62"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  "356:1"
	  Position		  [120, 82, 150, 98]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  SID			  "356:2"
	  Position		  [120, 267, 150, 283]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  SID			  "356:3"
	  Position		  [120, 227, 150, 243]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_dest_ip"
	  SID			  "356:4"
	  Position		  [120, 307, 150, 323]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_dest_port"
	  SID			  "356:5"
	  Position		  [120, 347, 150, 363]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_end_of_frame"
	  SID			  "356:6"
	  Position		  [120, 387, 150, 403]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_discard"
	  SID			  "356:7"
	  Position		  [120, 427, 150, 443]
	  ZOrder		  -7
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_ack"
	  SID			  "356:8"
	  Position		  [120, 567, 150, 583]
	  ZOrder		  -8
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "356:9"
	  Position		  [610, 890, 635, 910]
	  ZOrder		  -9
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant10"
	  SID			  "356:10"
	  Position		  [610, 745, 635, 765]
	  ZOrder		  -10
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "356:11"
	  Position		  [610, 225, 635, 245]
	  ZOrder		  -11
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "356:12"
	  Position		  [610, 935, 635, 955]
	  ZOrder		  -12
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "356:13"
	  Position		  [610, 980, 635, 1000]
	  ZOrder		  -13
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "356:14"
	  Position		  [610, 565, 635, 585]
	  ZOrder		  -14
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "356:15"
	  Position		  [610, 610, 635, 630]
	  ZOrder		  -15
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
	  SID			  "356:16"
	  Position		  [610, 655, 635, 675]
	  ZOrder		  -16
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant9"
	  SID			  "356:17"
	  Position		  [610, 700, 635, 720]
	  ZOrder		  -17
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "356:18"
	  Position		  [495, 265, 515, 285]
	  ZOrder		  -18
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "356:19"
	  Position		  [495, 305, 515, 325]
	  ZOrder		  -19
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "356:20"
	  Position		  [495, 225, 515, 245]
	  ZOrder		  -20
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "356:21"
	  Position		  [495, 565, 515, 585]
	  ZOrder		  -21
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  SID			  "356:22"
	  Position		  [495, 425, 515, 445]
	  ZOrder		  -22
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "356:23"
	  Position		  [495, 80, 515, 100]
	  ZOrder		  -23
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "356:24"
	  Position		  [495, 345, 515, 365]
	  ZOrder		  -24
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "356:25"
	  Position		  [495, 385, 515, 405]
	  ZOrder		  -25
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rst"
	  SID			  "356:26"
	  Ports			  [1, 1]
	  Position		  [235, 82, 285, 98]
	  ZOrder		  -26
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_ack"
	  SID			  "356:27"
	  Ports			  [1, 1]
	  Position		  [235, 567, 285, 583]
	  ZOrder		  -27
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  SID			  "356:28"
	  Ports			  [1, 1]
	  Position		  [235, 267, 285, 283]
	  ZOrder		  -28
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_dest_ip"
	  SID			  "356:29"
	  Ports			  [1, 1]
	  Position		  [235, 307, 285, 323]
	  ZOrder		  -29
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_discard"
	  SID			  "356:30"
	  Ports			  [1, 1]
	  Position		  [235, 427, 285, 443]
	  ZOrder		  -30
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_end_of_frame"
	  SID			  "356:31"
	  Ports			  [1, 1]
	  Position		  [235, 387, 285, 403]
	  ZOrder		  -31
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_port"
	  SID			  "356:32"
	  Ports			  [1, 1]
	  Position		  [235, 347, 285, 363]
	  ZOrder		  -32
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  SID			  "356:33"
	  Ports			  [1, 1]
	  Position		  [235, 227, 285, 243]
	  ZOrder		  -33
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_led_rx"
	  SID			  "356:34"
	  Ports			  [1, 1]
	  Position		  [665, 937, 765, 953]
	  ZOrder		  -34
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_led_tx"
	  SID			  "356:35"
	  Ports			  [1, 1]
	  Position		  [665, 982, 765, 998]
	  ZOrder		  -35
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_led_up"
	  SID			  "356:36"
	  Ports			  [1, 1]
	  Position		  [665, 892, 765, 908]
	  ZOrder		  -36
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_rst"
	  SID			  "356:37"
	  Ports			  [1, 1]
	  Position		  [405, 82, 455, 98]
	  ZOrder		  -37
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_rx_ack"
	  SID			  "356:38"
	  Ports			  [1, 1]
	  Position		  [405, 567, 455, 583]
	  ZOrder		  -38
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_rx_data"
	  SID			  "356:39"
	  Ports			  [1, 1]
	  Position		  [665, 567, 765, 583]
	  ZOrder		  -39
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_rx_end_of_frame"
	  SID			  "356:40"
	  Ports			  [1, 1]
	  Position		  [665, 747, 765, 763]
	  ZOrder		  -40
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_rx_size"
	  SID			  "356:41"
	  Ports			  [1, 1]
	  Position		  [665, 792, 765, 808]
	  ZOrder		  -41
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_rx_source_ip"
	  SID			  "356:42"
	  Ports			  [1, 1]
	  Position		  [665, 657, 765, 673]
	  ZOrder		  -42
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_rx_source_port"
	  SID			  "356:43"
	  Ports			  [1, 1]
	  Position		  [665, 702, 765, 718]
	  ZOrder		  -43
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_rx_valid"
	  SID			  "356:44"
	  Ports			  [1, 1]
	  Position		  [665, 612, 765, 628]
	  ZOrder		  -44
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_tx_ack"
	  SID			  "356:45"
	  Ports			  [1, 1]
	  Position		  [665, 227, 765, 243]
	  ZOrder		  -45
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_tx_data"
	  SID			  "356:46"
	  Ports			  [1, 1]
	  Position		  [405, 267, 455, 283]
	  ZOrder		  -46
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_tx_dest_ip"
	  SID			  "356:47"
	  Ports			  [1, 1]
	  Position		  [405, 307, 455, 323]
	  ZOrder		  -47
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_tx_dest_port"
	  SID			  "356:48"
	  Ports			  [1, 1]
	  Position		  [405, 347, 455, 363]
	  ZOrder		  -48
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_tx_discard"
	  SID			  "356:49"
	  Ports			  [1, 1]
	  Position		  [405, 427, 455, 443]
	  ZOrder		  -49
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_tx_end_of_frame"
	  SID			  "356:50"
	  Ports			  [1, 1]
	  Position		  [405, 387, 455, 403]
	  ZOrder		  -50
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xps_library_ten_GbE_tx_valid"
	  SID			  "356:51"
	  Ports			  [1, 1]
	  Position		  [405, 227, 455, 243]
	  ZOrder		  -51
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "zero_rx_payload_size"
	  SID			  "356:52"
	  Position		  [610, 790, 635, 810]
	  ZOrder		  -52
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_up"
	  SID			  "356:53"
	  Position		  [865, 892, 895, 908]
	  ZOrder		  -53
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_rx"
	  SID			  "356:54"
	  Position		  [865, 937, 895, 953]
	  ZOrder		  -54
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_tx"
	  SID			  "356:55"
	  Position		  [865, 982, 895, 998]
	  ZOrder		  -55
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_ack"
	  SID			  "356:56"
	  Position		  [865, 227, 895, 243]
	  ZOrder		  -56
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  SID			  "356:57"
	  Position		  [865, 567, 895, 583]
	  ZOrder		  -57
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_valid"
	  SID			  "356:58"
	  Position		  [865, 612, 895, 628]
	  ZOrder		  -58
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_source_ip"
	  SID			  "356:59"
	  Position		  [865, 657, 895, 673]
	  ZOrder		  -59
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_source_port"
	  SID			  "356:60"
	  Position		  [865, 702, 895, 718]
	  ZOrder		  -60
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_end_of_frame"
	  SID			  "356:61"
	  Position		  [865, 747, 895, 763]
	  ZOrder		  -61
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_size"
	  SID			  "356:62"
	  Position		  [865, 792, 895, 808]
	  ZOrder		  -62
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "rx_ack"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_rx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_ack"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_rx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_rx_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_dest_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_dest_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_tx_dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_tx_ack"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "tx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_tx_dest_ip"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_tx_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_tx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_rx_ack"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_rx_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "convert_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rst"
	  SrcPort		  1
	  DstBlock		  "xps_library_ten_GbE_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_rst"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_dest_port"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_port"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_tx_dest_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_tx_dest_port"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_end_of_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_end_of_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_tx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_tx_end_of_frame"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_rx_source_ip"
	  SrcPort		  1
	  DstBlock		  "rx_source_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  DstBlock		  "xps_library_ten_GbE_rx_source_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_rx_source_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_rx_source_port"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_source_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_rx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_rx_end_of_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "rx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "xps_library_ten_GbE_led_up"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_led_up"
	  SrcPort		  1
	  DstBlock		  "led_up"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "xps_library_ten_GbE_led_rx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_led_rx"
	  SrcPort		  1
	  DstBlock		  "led_rx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "xps_library_ten_GbE_led_tx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_led_tx"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "led_tx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "zero_rx_payload_size"
	  SrcPort		  1
	  DstBlock		  "xps_library_ten_GbE_rx_size"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_rx_size"
	  SrcPort		  1
	  DstBlock		  "rx_size"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_discard"
	  SrcPort		  1
	  DstBlock		  "convert_tx_discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_discard"
	  SrcPort		  1
	  DstBlock		  "xps_library_ten_GbE_tx_discard"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xps_library_ten_GbE_tx_discard"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "ten_Gbe_v2"
      SID		      "357"
      Tag		      "xps:tengbe_v2"
      Ports		      [8, 12]
      Position		      [920, 34, 1065, 296]
      ZOrder		      -22
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		258
	$ClassName		"Simulink.Mask"
	Type			"ten_GbE_v2"
	Description		"This block sends and receives UDP frames (packets). It accepts a 64 bit wide data stream with user-dete"
	"rmined frame breaks. The data stream is wrapped in a UDP frame for transmission. Incoming UDP packets are unwrapped a"
	"nd the data presented as a 64 bit wide stream."
	Initialization		"tengbe_v2_mask;"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  21
	  Object {
	    $ObjectID		    259
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "sfp+"
	      Cell		      "cx4"
	      PropName		      "TypeOptions"
	    }
	    Name		    "flavour"
	    Prompt		    "Mezzanine card flavour"
	    Value		    "cx4"
	    Evaluate		    "off"
	    Visible		    "off"
	    Callback		    "tengbe_v2_callback"
	  }
	  Object {
	    $ObjectID		    260
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      2
	      Cell		      "0"
	      Cell		      "1"
	      PropName		      "TypeOptions"
	    }
	    Name		    "slot"
	    Prompt		    "Card slot"
	    Value		    "1"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    261
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "port_r1"
	    Prompt		    "Port"
	    Value		    "0"
	  }
	  Object {
	    $ObjectID		    262
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      3
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      PropName		      "TypeOptions"
	    }
	    Name		    "port_r2_cx4"
	    Prompt		    "Port"
	    Value		    "0"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    263
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "port_r2_sfpp"
	    Prompt		    "Port"
	    Value		    "0"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    264
	    Type		    "checkbox"
	    Name		    "rx_dist_ram"
	    Prompt		    "Shallow RX Fifo (Beware overruns!)"
	    Value		    "on"
	  }
	  Object {
	    $ObjectID		    265
	    Type		    "checkbox"
	    Name		    "large_frames"
	    Prompt		    "Enable Large TX Frames (8k+512)"
	    Value		    "off"
	  }
	  Object {
	    $ObjectID		    266
	    Type		    "checkbox"
	    Name		    "show_param"
	    Prompt		    "---------------------- Show Implementation Parameters ----------------------------------------------"
	    "-------------------------------------"
	    Value		    "off"
	    Evaluate		    "off"
	    Tunable		    "off"
	    Callback		    "tengbe_v2_callback"
	  }
	  Object {
	    $ObjectID		    267
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      16
	      Cell		      "0.15"
	      Cell		      "0.3"
	      Cell		      "0.45"
	      Cell		      "0.61"
	      Cell		      "0.74"
	      Cell		      "0.91"
	      Cell		      "1.07"
	      Cell		      "1.25"
	      Cell		      "1.36"
	      Cell		      "1.55"
	      Cell		      "1.74"
	      Cell		      "1.94"
	      Cell		      "2.11"
	      Cell		      "2.32"
	      Cell		      "2.54"
	      Cell		      "2.77"
	      PropName		      "TypeOptions"
	    }
	    Name		    "pre_emph_r2"
	    Prompt		    "Pre-emphasis (dB)"
	    Value		    "0.74"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    268
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      PropName		      "TypeOptions"
	    }
	    Name		    "pre_emph"
	    Prompt		    "Pre-emphasis"
	    Value		    "3"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    269
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      25
	      Cell		      "0.18"
	      Cell		      "0.19"
	      Cell		      "0.2"
	      Cell		      "0.39"
	      Cell		      "0.63"
	      Cell		      "0.82"
	      Cell		      "1.07"
	      Cell		      "1.32"
	      Cell		      "1.6"
	      Cell		      "1.65"
	      Cell		      "1.94"
	      Cell		      "2.21"
	      Cell		      "2.52"
	      Cell		      "2.76"
	      Cell		      "3.08"
	      Cell		      "3.41"
	      Cell		      "3.77"
	      Cell		      "3.97"
	      Cell		      "4.36"
	      Cell		      "4.73"
	      Cell		      "5.16"
	      Cell		      "5.47"
	      Cell		      "5.93"
	      Cell		      "6.38"
	      Cell		      "6.89"
	      PropName		      "TypeOptions"
	    }
	    Name		    "post_emph_r2"
	    Prompt		    "Post-emphasis (dB)"
	    Value		    "0.18"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    270
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      8
	      Cell		      "0"
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "3"
	      Cell		      "4"
	      Cell		      "5"
	      Cell		      "6"
	      Cell		      "7"
	      PropName		      "TypeOptions"
	    }
	    Name		    "rxeqmix_r2"
	    Prompt		    "Receive equalisation"
	    Value		    "7"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    271
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      16
	      Cell		      "110"
	      Cell		      "210"
	      Cell		      "310"
	      Cell		      "400"
	      Cell		      "480"
	      Cell		      "570"
	      Cell		      "660"
	      Cell		      "740"
	      Cell		      "810"
	      Cell		      "880"
	      Cell		      "940"
	      Cell		      "990"
	      Cell		      "1040"
	      Cell		      "1080"
	      Cell		      "1110"
	      Cell		      "1130"
	      PropName		      "TypeOptions"
	    }
	    Name		    "swing_r2"
	    Prompt		    "Driver Swing Control (mVppd)"
	    Value		    "940"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    272
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      5
	      Cell		      "400"
	      Cell		      "500"
	      Cell		      "600"
	      Cell		      "700"
	      Cell		      "800"
	      PropName		      "TypeOptions"
	    }
	    Name		    "swing"
	    Prompt		    "Differential swing"
	    Value		    "800"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    273
	    Type		    "checkbox"
	    Name		    "fab_en"
	    Prompt		    "Enable fabric on startup"
	    Value		    "on"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    274
	    Type		    "edit"
	    Name		    "fab_mac"
	    Prompt		    "Fabric MAC Address"
	    Value		    "hex2dec('123456780000')"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    275
	    Type		    "edit"
	    Name		    "fab_ip"
	    Prompt		    "Fabric IP Address"
	    Value		    "192*(2^24) + 168*(2^16) + 5*(2^8) + 20*(2^0)"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    276
	    Type		    "edit"
	    Name		    "fab_udp"
	    Prompt		    "Fabric UDP Port"
	    Value		    "10000"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    277
	    Type		    "edit"
	    Name		    "fab_gate"
	    Prompt		    "Fabric Gateway"
	    Value		    "1"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    278
	    Type		    "checkbox"
	    Name		    "cpu_rx_en"
	    Prompt		    "Enable CPU RX"
	    Value		    "on"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  Object {
	    $ObjectID		    279
	    Type		    "checkbox"
	    Name		    "cpu_tx_en"
	    Prompt		    "Enable CPU TX"
	    Value		    "on"
	    Evaluate		    "off"
	    Visible		    "off"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"ten_Gbe_v2"
	Location		[52, 45, 1358, 1123]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"68"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  SID			  "357:1"
	  Position		  [120, 82, 150, 98]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_data"
	  SID			  "357:2"
	  Position		  [120, 267, 150, 283]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_valid"
	  SID			  "357:3"
	  Position		  [120, 227, 150, 243]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_dest_ip"
	  SID			  "357:4"
	  Position		  [120, 307, 150, 323]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_dest_port"
	  SID			  "357:5"
	  Position		  [120, 347, 150, 363]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "tx_end_of_frame"
	  SID			  "357:6"
	  Position		  [120, 387, 150, 403]
	  ZOrder		  -6
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_ack"
	  SID			  "357:7"
	  Position		  [120, 567, 150, 583]
	  ZOrder		  -7
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rx_overrun_ack"
	  SID			  "357:8"
	  Position		  [120, 607, 150, 623]
	  ZOrder		  -8
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  "357:9"
	  Position		  [610, 645, 635, 665]
	  ZOrder		  -9
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant10"
	  SID			  "357:10"
	  Position		  [610, 500, 635, 520]
	  ZOrder		  -10
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant11"
	  SID			  "357:11"
	  Position		  [610, 570, 635, 590]
	  ZOrder		  -11
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant12"
	  SID			  "357:12"
	  Position		  [610, 265, 635, 285]
	  ZOrder		  -12
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  SID			  "357:13"
	  Position		  [610, 225, 635, 245]
	  ZOrder		  -13
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  SID			  "357:14"
	  Position		  [610, 690, 635, 710]
	  ZOrder		  -14
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  SID			  "357:15"
	  Position		  [610, 735, 635, 755]
	  ZOrder		  -15
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  SID			  "357:16"
	  Position		  [610, 535, 635, 555]
	  ZOrder		  -16
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  SID			  "357:17"
	  Position		  [610, 320, 635, 340]
	  ZOrder		  -17
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant7"
	  SID			  "357:18"
	  Position		  [610, 365, 635, 385]
	  ZOrder		  -18
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant8"
	  SID			  "357:19"
	  Position		  [610, 410, 635, 430]
	  ZOrder		  -19
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant9"
	  SID			  "357:20"
	  Position		  [610, 455, 635, 475]
	  ZOrder		  -20
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  "357:21"
	  Position		  [495, 265, 515, 285]
	  ZOrder		  -21
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  "357:22"
	  Position		  [495, 305, 515, 325]
	  ZOrder		  -22
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  "357:23"
	  Position		  [495, 225, 515, 245]
	  ZOrder		  -23
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  SID			  "357:24"
	  Position		  [495, 565, 515, 585]
	  ZOrder		  -24
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  SID			  "357:25"
	  Position		  [495, 80, 515, 100]
	  ZOrder		  -25
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  SID			  "357:26"
	  Position		  [495, 605, 515, 625]
	  ZOrder		  -26
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  SID			  "357:27"
	  Position		  [495, 345, 515, 365]
	  ZOrder		  -27
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  SID			  "357:28"
	  Position		  [495, 385, 515, 405]
	  ZOrder		  -28
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rst"
	  SID			  "357:29"
	  Ports			  [1, 1]
	  Position		  [235, 82, 285, 98]
	  ZOrder		  -29
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_ack"
	  SID			  "357:30"
	  Ports			  [1, 1]
	  Position		  [235, 567, 285, 583]
	  ZOrder		  -30
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_rx_overrun_ack"
	  SID			  "357:31"
	  Ports			  [1, 1]
	  Position		  [235, 607, 285, 623]
	  ZOrder		  -31
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_data"
	  SID			  "357:32"
	  Ports			  [1, 1]
	  Position		  [235, 267, 285, 283]
	  ZOrder		  -32
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_dest_ip"
	  SID			  "357:33"
	  Ports			  [1, 1]
	  Position		  [235, 307, 285, 323]
	  ZOrder		  -33
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,30,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_end_of_frame"
	  SID			  "357:34"
	  Ports			  [1, 1]
	  Position		  [235, 387, 285, 403]
	  ZOrder		  -34
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_port"
	  SID			  "357:35"
	  Ports			  [1, 1]
	  Position		  [235, 347, 285, 363]
	  ZOrder		  -35
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,30,538,429"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "convert_tx_valid"
	  SID			  "357:36"
	  Ports			  [1, 1]
	  Position		  [235, 227, 285, 243]
	  ZOrder		  -36
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  "off"
	  pipeline		  "off"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,375"
	  block_type		  "convert"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_led_rx"
	  SID			  "357:37"
	  Ports			  [1, 1]
	  Position		  [665, 692, 765, 708]
	  ZOrder		  -37
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_led_tx"
	  SID			  "357:38"
	  Ports			  [1, 1]
	  Position		  [665, 737, 765, 753]
	  ZOrder		  -38
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_led_up"
	  SID			  "357:39"
	  Ports			  [1, 1]
	  Position		  [665, 647, 765, 663]
	  ZOrder		  -39
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rst"
	  SID			  "357:40"
	  Ports			  [1, 1]
	  Position		  [405, 82, 455, 98]
	  ZOrder		  -40
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rx_ack"
	  SID			  "357:41"
	  Ports			  [1, 1]
	  Position		  [405, 567, 455, 583]
	  ZOrder		  -41
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rx_bad_frame"
	  SID			  "357:42"
	  Ports			  [1, 1]
	  Position		  [665, 537, 765, 553]
	  ZOrder		  -42
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rx_data"
	  SID			  "357:43"
	  Ports			  [1, 1]
	  Position		  [665, 322, 765, 338]
	  ZOrder		  -43
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "64"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rx_end_of_frame"
	  SID			  "357:44"
	  Ports			  [1, 1]
	  Position		  [665, 502, 765, 518]
	  ZOrder		  -44
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rx_overrun"
	  SID			  "357:45"
	  Ports			  [1, 1]
	  Position		  [665, 572, 765, 588]
	  ZOrder		  -45
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rx_overrun_ack"
	  SID			  "357:46"
	  Ports			  [1, 1]
	  Position		  [405, 607, 455, 623]
	  ZOrder		  -46
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rx_source_ip"
	  SID			  "357:47"
	  Ports			  [1, 1]
	  Position		  [665, 412, 765, 428]
	  ZOrder		  -47
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,50,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rx_source_port"
	  SID			  "357:48"
	  Ports			  [1, 1]
	  Position		  [665, 457, 765, 473]
	  ZOrder		  -48
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,50,419,481"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_rx_valid"
	  SID			  "357:49"
	  Ports			  [1, 1]
	  Position		  [665, 367, 765, 383]
	  ZOrder		  -49
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_tx_afull"
	  SID			  "357:50"
	  Ports			  [1, 1]
	  Position		  [665, 227, 765, 243]
	  ZOrder		  -50
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_tx_data"
	  SID			  "357:51"
	  Ports			  [1, 1]
	  Position		  [405, 267, 455, 283]
	  ZOrder		  -51
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_tx_dest_ip"
	  SID			  "357:52"
	  Ports			  [1, 1]
	  Position		  [405, 307, 455, 323]
	  ZOrder		  -52
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_tx_dest_port"
	  SID			  "357:53"
	  Ports			  [1, 1]
	  Position		  [405, 347, 455, 363]
	  ZOrder		  -53
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_tx_end_of_frame"
	  SID			  "357:54"
	  Ports			  [1, 1]
	  Position		  [405, 387, 455, 403]
	  ZOrder		  -54
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_tx_overflow"
	  SID			  "357:55"
	  Ports			  [1, 1]
	  Position		  [665, 267, 765, 283]
	  ZOrder		  -55
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  period		  "1"
	  dbl_ovrd		  "off"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "100,16,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.46 0.43 0.47 0.43 0.46 0.5 0.51 0.52 0.57 0.53 0.5 0.48 0.52 0.48 0.5 0.53 0.57 0.52 0.51 0.5 0.46 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black"
	  "');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "roach2_10ge_port_ten_Gbe_v2_tx_valid"
	  SID			  "357:56"
	  Ports			  [1, 1]
	  Position		  [405, 227, 455, 243]
	  ZOrder		  -56
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  "on"
	  timing_constraint	  "None"
	  locs_specified	  "off"
	  LOCs			  "{}"
	  xl_use_area		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "50,16,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.42 0.36 0.44 0.36 0.42 0.5 0.52 0.54 0.64 0.56 0.5 0.46 0.54 0.46 0.5 0.56 0.64 0.54 0.52 0.5 0.42 ],[0.125 0"
	  ".3125 0.5625 0.8125 1 1 0.9375 1 1 0.75 0.9375 0.8125 0.5625 0.3125 0.1875 0.375 0.125 0.125 0.1875 0.125 0.125 ],["
	  "0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
	  ": begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{1"
	  "1pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_up"
	  SID			  "357:57"
	  Position		  [865, 647, 895, 663]
	  ZOrder		  -57
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_rx"
	  SID			  "357:58"
	  Position		  [865, 692, 895, 708]
	  ZOrder		  -58
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "led_tx"
	  SID			  "357:59"
	  Position		  [865, 737, 895, 753]
	  ZOrder		  -59
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_afull"
	  SID			  "357:60"
	  Position		  [865, 227, 895, 243]
	  ZOrder		  -60
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "tx_overflow"
	  SID			  "357:61"
	  Position		  [865, 267, 895, 283]
	  ZOrder		  -61
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_data"
	  SID			  "357:62"
	  Position		  [865, 322, 895, 338]
	  ZOrder		  -62
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_valid"
	  SID			  "357:63"
	  Position		  [865, 367, 895, 383]
	  ZOrder		  -63
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_source_ip"
	  SID			  "357:64"
	  Position		  [865, 412, 895, 428]
	  ZOrder		  -64
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_source_port"
	  SID			  "357:65"
	  Position		  [865, 457, 895, 473]
	  ZOrder		  -65
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_end_of_frame"
	  SID			  "357:66"
	  Position		  [865, 502, 895, 518]
	  ZOrder		  -66
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_bad_frame"
	  SID			  "357:67"
	  Position		  [865, 537, 895, 553]
	  ZOrder		  -67
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rx_overrun"
	  SID			  "357:68"
	  Position		  [865, 572, 895, 588]
	  ZOrder		  -68
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_led_tx"
	  SrcPort		  1
	  DstBlock		  "led_tx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_led_tx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_led_rx"
	  SrcPort		  1
	  DstBlock		  "led_rx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_led_rx"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_led_up"
	  SrcPort		  1
	  DstBlock		  "led_up"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_led_up"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_end_of_frame"
	  SrcPort		  1
	  DstBlock		  "rx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_source_port"
	  SrcPort		  1
	  DstBlock		  "rx_source_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant9"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_source_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant8"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_source_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_source_ip"
	  SrcPort		  1
	  DstBlock		  "rx_source_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_end_of_frame"
	  SrcPort		  1
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_end_of_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_end_of_frame"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_end_of_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_dest_port"
	  SrcPort		  1
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_port"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_dest_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_dest_port"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_port"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rst"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rst"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "convert_rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_valid"
	  SrcPort		  1
	  DstBlock		  "rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant7"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_ack"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_afull"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_valid"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_dest_ip"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_data"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_afull"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "tx_afull"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_valid"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_dest_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_dest_ip"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_tx_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "tx_data"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_tx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_data"
	  SrcPort		  1
	  DstBlock		  "rx_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_ack"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_ack"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "convert_rx_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_bad_frame"
	  SrcPort		  1
	  DstBlock		  "rx_bad_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_bad_frame"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_overrun"
	  SrcPort		  1
	  DstBlock		  "rx_overrun"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant11"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_overrun"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_overrun_ack"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert_rx_overrun_ack"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_rx_overrun_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rx_overrun_ack"
	  SrcPort		  1
	  DstBlock		  "convert_rx_overrun_ack"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant12"
	  SrcPort		  1
	  DstBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_overflow"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "roach2_10ge_port_ten_Gbe_v2_tx_overflow"
	  SrcPort		  1
	  DstBlock		  "tx_overflow"
	  DstPort		  1
	}
      }
    }
    Annotation {
      SID		      "358"
      Name		      "%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n%                 "
      "                                                            %\n%   Center for Astronomy Signal Processing and El"
      "ectronics Research           %\n%   http://seti.ssl.berkeley.edu/casper/                                      %\n"
      "%   Copyright (C) 2006 University of California, Berkeley                     %\n%                              "
      "                                               %\n%   This program is free software; you can redistribute it and"
      "/or modify      %\n%   it under the terms of the GNU General Public License as published by      %\n%   the Free"
      " Software Foundation; either version 2 of the License, or         %\n%   (at your option) any later version.    "
      "                                   %\n%                                                                         "
      "    %\n%   This program is distributed in the hope that it will be useful,           %\n%   but WITHOUT ANY WARR"
      "ANTY; without even the implied warranty of            %\n%   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE"
      ".  See the             %\n%   GNU General Public License for more details.                              %\n%    "
      "                                                                         %\n%   You should have received a copy "
      "of the GNU General Public License along   %\n%   with this program; if not, write to the Free Software Foundatio"
      "n, Inc.,   %\n%   51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.               %\n%                "
      "                                                             %\n%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
      "%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
      Position		      [15, 102]
      HorizontalAlignment     "left"
      FontName		      "Lucida Console"
      FontSize		      9
    }
    Annotation {
      SID		      "359"
      Position		      [972, 727]
    }
  }
}
MatData {
  NumRecords		  52
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    N 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ % X8P(.    * 8   "
    "8    (     @         %    \"     $    !     0         %  0 #@    $   !P    9&5F875L=',       !I;G!U=%]M;V1E     &1"
    "E;75X            861C7V-L:U]R871E  !A9&-?8FET7W=I9'1H &%D8U]B<F0         =7-I;F=?8W1R;     !T97-T7W)A;7        X  "
    " #( P  !@    @    !          4    (     0    X    !          X   !     !@    @    $          4    (     0    H    "
    "!         !     *    :6YP=71?;6]D90        X   !(    !@    @    $          4    (     0   !(    !         !     2 "
    "   5'=O+6-H86YN96P@+2T@029#        #@   #@    &    \"     0         !0    @    !    !0    $         $     4   !D96"
    "UU>     X    P    !@    @    $          4    (     0    ,    !         !   P Q.C$ #@   $     &    \"     0        "
    " !0    @    !    #     $         $     P   !A9&-?8VQK7W)A=&4     #@   #@    &    \"     8         !0    @    !    "
    " 0    $         \"0    @          \"!\\0 X   !     !@    @    $          4    (     0    T    !         !     -   "
    " 861C7V)I=%]W:61T:     X    X    !@    @    &          4    (     0    $    !          D    (            ($ .    ."
    "     8    (    !          %    \"     $    '     0         0    !P   &%D8U]B<F0 #@   #@    &    \"     0         !"
    "0    @    !    !@    $         $     8   !:1$]+(#    X   !     !@    @    $          4    (     0    H    !       "
    "  !     *    =7-I;F=?8W1R;         X    P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   "
    "$     &    \"     0         !0    @    !    \"0    $         $     D   !T97-T7W)A;7          #@   #     &    \"   "
    "  0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    0     0   "
    "      0    $    $]N92UC:&%N;F5L(\"TM($$.    ,     8    (    !          %    \"     $    #     0         0  , ,3HR "
    " X    X    !@    @    &          4    (     0    $    !          D    (          \"(HT .    .     8    (    !@    "
    "     %    \"     $    !     0         )    \"            !! #@   #@    &    \"     0         !0    @    !    !@   "
    " $         $     8   !:1$]+(#    X    P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   # "
    "    &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    H $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .:^(@(.    $ $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    A    9&5F875L=',   !P:6Y?=VED=&@  '-O=71?=V"
    "ED=&@           X    H    !@    @    !          4    (               !          X    X    !@    @    &          4 "
    "   (     0    $    !          D    (            8$ .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    H $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .:^(@(.    $ $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    A    9&5F875L=',   !P:6Y?=VED=&@  '-O=71?=V"
    "ED=&@           X    H    !@    @    !          4    (               !          X    X    !@    @    &          4 "
    "   (     0    $    !          D    (            8$ .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            #! "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    H $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !$I5P8.    $ $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    A    9&5F875L=',   !P:6Y?=VED=&@  '-O=71?=V"
    "ED=&@           X    H    !@    @    !          4    (               !          X    X    !@    @    &          4 "
    "   (     0    $    !          D    (            ,4 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    H $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ !$I5P8.    $ $   "
    "8    (     @         %    \"     $    !     0         %  0 \"P    $    A    9&5F875L=',   !P:6Y?=VED=&@  '-O=71?=V"
    "ED=&@           X    H    !@    @    !          4    (               !          X    X    !@    @    &          4 "
    "   (     0    $    !          D    (            ,4 .    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    : ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ *_O8@<.    V (   "
    "8    (     @         %    \"     $    !     0         %  0 \"@    $    H    9&5F875L=',  &1I=FES:6]N<P!D:79?<VEZ90"
    "  ;W)D97(       X   \"P 0  !@    @    !          4    (     0    8    !          X   !     !@    @    $          4"
    "    (     0    D    !         !     )    9&EV:7-I;VYS          X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \\#\\.    .     8    (    !          %    \"     $    (     0         0    \"    &1"
    "I=E]S:7IE#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @"
    "    $          4    (     0    4    !         !     %    ;W)D97(    .    .     8    (    !@         %    \"     $ "
    "   !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
    "           #P/PX    X    !@    @    &          4    (     0    $    !          D    (            0$ .    .     8  "
    "  (    !@         %    \"     $    !     0         )    \"               "
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    : 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,F2^0,.    V 4   "
    "8    (     @         %    \"     $    !     0         %  0 #0    $   !H    9&5F875L=',      &EN              !O=70"
    "             8FET<P           &EN=&5R;&5A=F5D  !O<E]S=7!P;W)T    <WEN8U]S=7!P;W)T &1V7W-U<'!O<G0    .    D ,   8  "
    "  (     0         %    \"     $    .     0         .    ,     8    (    !          %    \"     $    \"     0      "
    "   0  ( :6X   X    X    !@    @    &          4    (     0    $    !          D    (             $ .    ,     8   "
    " (    !          %    \"     $    #     0         0  , ;W5T  X    X    !@    @    &          4    (     0    $    "
    "!          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 8FET<PX    X"
    "    !@    @    &          4    (     0    $    !          D    (            ($ .    0     8    (    !          %  "
    "  \"     $    +     0         0    \"P   &EN=&5R;&5A=F5D       .    ,     8    (    !          %    \"     $    # "
    "    0         0  , ;V9F  X   !     !@    @    $          4    (     0    H    !         !     *    ;W)?<W5P<&]R=  "
    "       X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $     &    \"     0         "
    "!0    @    !    #     $         $     P   !S>6YC7W-U<'!O<G0     #@   #     &    \"     0         !0    @    !     "
    "P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    *     0         0    \"@   &1V7W-U<'!O<"
    "G0        .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    &      "
    "    4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     "
    "0         )    \"            !! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @         "
    "   @0 X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !"
    "0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ;"
    "VX   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    ( 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \": R 4.    D 4  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !X    9&5F875L=',         ;F%M90            "
    "  861C7V)R9           861C7VEN=&5R;&5A=F4 8GEP87-S7V%U=&\\     96Y?9V%I;@          861C7V-L:U]R871E    <V%M<&QE7W!"
    "E<FEO9   #@   \"@#   &    \"     $         !0    @    !    #     $         #@   #@    &    \"     0         !0    "
    "@    !    !P    $         $     <   !A9&-?8G)D  X    P    !@    @    $          4    (     0    0    !         !  "
    "! !A9&,P#@   $     &    \"     0         !0    @    !    #@    $         $     X   !A9&-?:6YT97)L96%V90  #@   #   "
    "  &    \"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $  "
    "  +     0         0    \"P   &)Y<&%S<U]A=71O       .    ,     8    (    !          %    \"     $    #     0       "
    "  0  , ;V9F  X    X    !@    @    $          4    (     0    <    !         !     '    96Y?9V%I;@ .    ,     8    "
    "(    !          %    \"     $    \"     0         0  ( ;VX   X   !     !@    @    $          4    (     0    P    "
    "!         !     ,    861C7V-L:U]R871E      X    X    !@    @    &          4    (     0    $    !          D    ( "
    "           B4 .    0     8    (    !          %    \"     $    -     0         0    #0   '-A;7!L95]P97)I;V0    .  "
    "  .     8    (    !@         %    \"     $    !     0         )    \"            / _#@   $@    &    \"     0      "
    "   !0    @    !    %P    $         $    !<   !K871A9&-?:6YT97)F86-E+VMA=&%D8P .    ,     8    (    !          %   "
    " \"     $    $     0         0  0 861C, X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 "
    "#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \""
    "     $    \"     0         0  ( ;VX   X    X    !@    @    &          4    (     0    $    !          D    (      "
    "      B4 .    .     8    (    !@         %    \"     $    !     0         )    \"            / _"
  }
}
