Timing Analyzer report for lvds_test compilation.
Tue Apr 13 17:05:51 2004
Version 3.0 Build 199 06/26/2003 SJ Full Version

Command: quartus_tan --import_settings_files=off --export_settings_files=off lvds_test -c lvds_test --timing_analysis_only



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. Timing Analyzer Settings
   6. Timing Analyzer Summary
   7. tpd
   8. Minimum tpd
   9. Timing Analyzer Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



--------------------------------------------------------------------
; Flow Summary                                                     ;
--------------------------------------------------------------------
; Flow Status              ; Successful - Tue Apr 13 17:05:50 2004 ;
; Compiler Setting Name    ; lvds_test                             ;
; Top-level Entity Name    ; lvds_test                             ;
; Family                   ; Stratix                               ;
; Device                   ; EP1S10F780C5                          ;
; Total logic elements     ; 0 / 10,570 ( 0 % )                    ;
; Total pins               ; 11 / 426 ( 2 % )                      ;
; Total memory bits        ; 0 / 920,448 ( 0 % )                   ;
; DSP block 9-bit elements ; 0 / 48 ( 0 % )                        ;
; Total PLLs               ; 0 / 6 ( 0 % )                         ;
; Total DLLs               ; 0 / 2 ( 0 % )                         ;
--------------------------------------------------------------------


-----------------------------------------------
; Flow Settings                               ;
-----------------------------------------------
; Option                ; Setting             ;
-----------------------------------------------
; Start date & time     ; 04/13/2004 17:05:10 ;
; Main task             ; Compilation         ;
; Compiler Setting Name ; lvds_test           ;
-----------------------------------------------


---------------------------------------
; Flow Elapsed Time                   ;
---------------------------------------
; Module Name          ; Elapsed Time ;
---------------------------------------
; Analysis & Synthesis ; 00:00:02     ;
; Fitter               ; 00:00:33     ;
; Assembler            ; 00:00:02     ;
; Timing Analyzer      ; 00:00:00     ;
; Total                ; 00:00:37     ;
---------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------
; Timing Analyzer Settings                                                                                                                 ;
--------------------------------------------------------------------------------------------------------------------------------------------
; Assignment File ; Source Name ; Destination Name ; Option                                                           ; Setting            ;
--------------------------------------------------------------------------------------------------------------------------------------------
; lvds_test.psf   ;             ;                  ; Include external delays to/from device pins in fmax calculations ; Off                ;
; lvds_test.psf   ;             ;                  ; Run All Timing Analyses                                          ; On                 ;
; lvds_test.psf   ;             ;                  ; Ignore user-defined clock settings                               ; Off                ;
; lvds_test.psf   ;             ;                  ; Default hold multicycle                                          ; Same As Multicycle ;
; lvds_test.psf   ;             ;                  ; Cut off feedback from I/O pins                                   ; On                 ;
; lvds_test.psf   ;             ;                  ; Cut off clear and preset signal paths                            ; On                 ;
; lvds_test.psf   ;             ;                  ; Cut off read during write signal paths                           ; On                 ;
; lvds_test.psf   ;             ;                  ; Cut paths between unrelated clock domains                        ; On                 ;
; lvds_test.psf   ;             ;                  ; Run Minimum Analysis                                             ; On                 ;
; lvds_test.psf   ;             ;                  ; Use Minimum Timing Models                                        ; Off                ;
; lvds_test.psf   ;             ;                  ; Number of paths to report                                        ; 200                ;
; lvds_test.psf   ;             ;                  ; Number of destination nodes to report                            ; 10                 ;
; lvds_test.psf   ;             ;                  ; Number of source nodes to report per destination node            ; 10                 ;
; lvds_test.psf   ;             ;                  ; Maximum Strongly Connected Component loop size                   ; 50                 ;
;                 ;             ;                  ; Device name                                                      ; EP1S10F780C5       ;
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------------
; Timing Analyzer Summary                                                                       ;
-------------------------------------------------------------------------------------------------
; Type                   ; Slack ; Required Time ; Actual Time ; Source Name ; Destination Name ;
-------------------------------------------------------------------------------------------------
; Worst-case tpd         ; N/A   ; None          ; 6.363 ns    ; dip3        ; status_led       ;
; Worst-case minimum tpd ; N/A   ; None          ; 4.727 ns    ; lvds_clk    ; lvds_txa         ;
-------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------
; tpd                                                                          ;
--------------------------------------------------------------------------------
; Slack ; Required P2P Time ; Actual P2P Time ; Source Name ; Destination Name ;
--------------------------------------------------------------------------------
; N/A   ; None              ; 6.363 ns        ; dip3        ; status_led       ;
; N/A   ; None              ; 6.296 ns        ; dip4        ; pow_ok_led       ;
; N/A   ; None              ; 4.727 ns        ; lvds_clk    ; lvds_txb         ;
; N/A   ; None              ; 4.727 ns        ; lvds_clk    ; lvds_txa         ;
--------------------------------------------------------------------------------


----------------------------------------------------------------------------------------
; Minimum tpd                                                                          ;
----------------------------------------------------------------------------------------
; Minimum Slack ; Required P2P Time ; Actual P2P Time ; Source Name ; Destination Name ;
----------------------------------------------------------------------------------------
; N/A           ; None              ; 4.727 ns        ; lvds_clk    ; lvds_txa         ;
; N/A           ; None              ; 4.727 ns        ; lvds_clk    ; lvds_txb         ;
; N/A           ; None              ; 6.296 ns        ; dip4        ; pow_ok_led       ;
; N/A           ; None              ; 6.363 ns        ; dip3        ; status_led       ;
----------------------------------------------------------------------------------------


-----------------------------
; Timing Analyzer Messages  ;
-----------------------------
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
  Info: Version 3.0 Build 199 06/26/2003 SJ Full Version
  Info: Processing started: Tue Apr 13 17:05:51 2004
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off lvds_test -c lvds_test --timing_analysis_only
Info: Longest tpd from source pin dip3 to destination pin status_led is 6.363 ns
  Info: 1: + IC(0.000 ns) + CELL(1.038 ns) = 1.038 ns; Loc. = Pin_M2; PIN Node = 'dip3'
  Info: 2: + IC(2.951 ns) + CELL(2.374 ns) = 6.363 ns; Loc. = Pin_T24; PIN Node = 'status_led'
  Info: Total cell delay = 3.412 ns
  Info: Total interconnect delay = 2.951 ns
Info: Shortest tpd from source pin lvds_clk to destination pin lvds_txa is 4.727 ns
  Info: 1: + IC(0.000 ns) + CELL(1.038 ns) = 1.038 ns; Loc. = Pin_AA27; PIN Node = 'lvds_clk'
  Info: 2: + IC(1.315 ns) + CELL(2.374 ns) = 4.727 ns; Loc. = Pin_V19; PIN Node = 'lvds_txa'
  Info: Total cell delay = 3.412 ns
  Info: Total interconnect delay = 1.315 ns
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
  Info: Processing ended: Tue Apr 13 17:05:51 2004
  Info: Elapsed time: 00:00:00
Info: Writing report file lvds_test.tan.rpt


