/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [13:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  reg [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [31:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_8z[20] & celloutsig_1_8z[5]);
  assign celloutsig_0_0z = !(in_data[67] ? in_data[80] : in_data[18]);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_4z[0] : celloutsig_0_5z);
  assign celloutsig_1_2z = ~((in_data[137] | celloutsig_1_1z[0]) & (in_data[128] | celloutsig_1_1z[4]));
  assign celloutsig_1_13z = ~(celloutsig_1_4z[4] ^ celloutsig_1_8z[9]);
  assign celloutsig_0_17z = ~(celloutsig_0_11z[0] ^ celloutsig_0_13z[5]);
  assign celloutsig_1_17z = { in_data[163:133], celloutsig_1_2z } + { celloutsig_1_8z[18:11], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_4z = { in_data[155:151], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } & { in_data[156:148], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_5z } & { celloutsig_1_4z[4:0], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_4z[5:4], celloutsig_0_2z, celloutsig_0_3z[3:2], celloutsig_0_3z[2], celloutsig_0_3z[2] } / { 1'h1, in_data[44:39] };
  assign celloutsig_0_34z = { celloutsig_0_14z[10], celloutsig_0_5z, celloutsig_0_5z } <= celloutsig_0_1z;
  assign celloutsig_0_8z = ! { in_data[44:40], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_15z = { celloutsig_1_8z[12:0], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_13z } || celloutsig_1_5z[15:0];
  assign celloutsig_0_44z = celloutsig_0_17z & ~(celloutsig_0_15z[6]);
  assign celloutsig_0_5z = celloutsig_0_2z & ~(celloutsig_0_1z[0]);
  assign celloutsig_0_22z = celloutsig_0_21z[4] & ~(celloutsig_0_0z);
  assign celloutsig_0_2z = in_data[44] & ~(celloutsig_0_0z);
  assign celloutsig_1_12z = { celloutsig_1_4z[10:3], celloutsig_1_11z } % { 1'h1, celloutsig_1_8z[8:3], celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[111], celloutsig_1_0z } * in_data[144:140];
  assign celloutsig_1_18z = celloutsig_1_12z[3] ? { celloutsig_1_8z[11:0], celloutsig_1_11z, celloutsig_1_15z } : { celloutsig_1_8z[19:13], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_30z = { celloutsig_0_22z, celloutsig_0_27z } !== { celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_5z };
  assign celloutsig_0_13z = ~ in_data[71:63];
  assign celloutsig_0_7z = in_data[42] & celloutsig_0_0z;
  assign celloutsig_1_7z = | { celloutsig_1_4z[4:2], celloutsig_1_1z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_1_3z = ^ { in_data[117:107], celloutsig_1_2z };
  assign celloutsig_0_43z = { celloutsig_0_18z[8:6], celloutsig_0_6z } >> { celloutsig_0_14z[3:2], celloutsig_0_34z, celloutsig_0_30z };
  assign celloutsig_1_5z = { in_data[145:133], celloutsig_1_0z } >> { in_data[182:176], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_9z[1], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z } >> { celloutsig_0_0z, celloutsig_0_3z[3:2], celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[17:16], celloutsig_0_0z } >> { in_data[8], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_14z[10:6], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_11z } >> { celloutsig_0_13z[8:3], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_15z[2:1], celloutsig_0_22z } >> { celloutsig_0_15z[14:13], celloutsig_0_17z };
  assign celloutsig_0_11z = 3'h7 <<< { celloutsig_0_1z[2], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[184:181] >>> in_data[108:105];
  assign celloutsig_1_14z = { celloutsig_1_5z[8:5], celloutsig_1_13z } >>> { in_data[118:115], celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_17z[19:18], celloutsig_1_12z } >>> { in_data[104:100], celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_15z = { in_data[12], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_12z } >>> { celloutsig_0_13z[2:0], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_6z = celloutsig_1_5z[16:12] ~^ { celloutsig_1_4z[0], celloutsig_1_0z };
  assign celloutsig_0_14z = in_data[73:58] ~^ { celloutsig_0_4z[2:1], celloutsig_0_9z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_3z[3:2], celloutsig_0_3z[2], celloutsig_0_3z[2], celloutsig_0_3z[3:2], celloutsig_0_3z[2], celloutsig_0_3z[2] };
  always_latch
    if (clkin_data[32]) celloutsig_0_18z = 14'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_18z = { celloutsig_0_14z[15:3], celloutsig_0_7z };
  assign celloutsig_0_3z[3:2] = ~ { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_3z[1:0] = { celloutsig_0_3z[2], celloutsig_0_3z[2] };
  assign { out_data[141:128], out_data[106:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
