

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:35:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.894 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.132 us|  0.132 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_loop_perfect_Pipeline_LOOP_I_fu_275  |loop_perfect_Pipeline_LOOP_I  |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     4|        -|        -|    -|
|Expression           |        -|     -|        0|      494|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       18|      169|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|      108|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      126|      847|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |grp_loop_perfect_Pipeline_LOOP_I_fu_275  |loop_perfect_Pipeline_LOOP_I  |        0|   0|  18|  169|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                                    |                              |        0|   0|  18|  169|    0|
    +-----------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5s_4ns_10s_10_4_1_U5  |mac_muladd_5s_4ns_10s_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_5s_4ns_11s_11_4_1_U4  |mac_muladd_5s_4ns_11s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_5s_5ns_5s_10_4_1_U6   |mac_muladd_5s_5ns_5s_10_4_1   |  i0 * i1 + i2|
    |mul_mul_12s_13ns_26_4_1_U7       |mul_mul_12s_13ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |acc_V_1_fu_786_p2     |         +|   0|  0|  17|          12|          12|
    |grp_fu_852_p2         |         +|   0|  0|  18|          11|          11|
    |tmp11_fu_780_p2       |         +|   0|  0|  17|          12|          12|
    |tmp12_fu_771_p2       |         +|   0|  0|  17|          12|          12|
    |tmp15_fu_712_p2       |         +|   0|  0|  18|          11|          11|
    |tmp16_fu_702_p2       |         +|   0|  0|  17|          10|          10|
    |tmp17_fu_747_p2       |         +|   0|  0|  17|          11|          11|
    |tmp18_fu_721_p2       |         +|   0|  0|  17|          11|          11|
    |tmp1_fu_554_p2        |         +|   0|  0|  18|          11|          11|
    |tmp20_fu_737_p2       |         +|   0|  0|  14|           7|           7|
    |tmp21_fu_727_p2       |         +|   0|  0|  13|           6|           6|
    |tmp2_fu_418_p2        |         +|   0|  0|  18|           9|           9|
    |tmp3_fu_412_p2        |         +|   0|  0|  18|           9|           9|
    |tmp4_fu_544_p2        |         +|   0|  0|  18|          10|          10|
    |tmp5_fu_538_p2        |         +|   0|  0|  18|          10|          10|
    |tmp6_fu_696_p2        |         +|   0|  0|  17|          11|          11|
    |tmp7_fu_677_p2        |         +|   0|  0|  17|          10|          10|
    |tmp8_fu_667_p2        |         +|   0|  0|  16|           9|           9|
    |tmp9_fu_690_p2        |         +|   0|  0|  17|          11|          11|
    |tmp_fu_759_p2         |         +|   0|  0|  17|          12|          12|
    |grp_fu_860_p2         |         -|   0|  0|  17|          10|          10|
    |mul_i_i_14_fu_376_p2  |         -|   0|  0|  17|          10|          10|
    |mul_i_i_15_fu_402_p2  |         -|   0|  0|  17|          10|          10|
    |mul_i_i_3_fu_330_p2   |         -|   0|  0|  15|           8|           8|
    |mul_i_i_6_fu_469_p2   |         -|   0|  0|  16|           9|           9|
    |mul_i_i_7_fu_495_p2   |         -|   0|  0|  16|           9|           9|
    |neg_mul_fu_807_p2     |         -|   0|  0|  32|           1|          25|
    |neg_ti_fu_839_p2      |         -|   0|  0|  13|           1|           6|
    |empty_15_fu_832_p3    |    select|   0|  0|   6|           1|           6|
    |empty_16_fu_845_p3    |    select|   0|  0|   6|           1|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 494|         265|         304|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_0_address0  |  31|          6|    4|         24|
    |A_0_address1  |  26|          5|    4|         20|
    |A_1_address0  |  31|          6|    4|         24|
    |A_1_address1  |  31|          6|    4|         24|
    |ap_NS_fsm     |  65|         13|    1|         13|
    +--------------+----+-----------+-----+-----------+
    |Total         | 184|         36|   17|        105|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |A_0_load_2_reg_931                                    |   5|   0|    5|          0|
    |A_0_load_reg_901                                      |   5|   0|    5|          0|
    |A_1_load_6_reg_1017                                   |   5|   0|    5|          0|
    |ap_CS_fsm                                             |  12|   0|   12|          0|
    |empty_16_reg_1068                                     |   6|   0|    6|          0|
    |grp_loop_perfect_Pipeline_LOOP_I_fu_275_ap_start_reg  |   1|   0|    1|          0|
    |reg_284                                               |   5|   0|    5|          0|
    |reg_288                                               |   5|   0|    5|          0|
    |tmp13_reg_1037                                        |  11|   0|   11|          0|
    |tmp15_reg_1047                                        |  10|   0|   11|          1|
    |tmp17_reg_1052                                        |  11|   0|   11|          0|
    |tmp1_reg_1032                                         |  11|   0|   11|          0|
    |tmp2_reg_987                                          |   9|   0|    9|          0|
    |tmp6_reg_1042                                         |  11|   0|   11|          0|
    |tmp_2_reg_1062                                        |   1|   0|    1|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 108|   0|  109|          1|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|A_0_address0  |  out|    4|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|    5|   ap_memory|           A_0|         array|
|A_0_address1  |  out|    4|   ap_memory|           A_0|         array|
|A_0_ce1       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q1        |   in|    5|   ap_memory|           A_0|         array|
|A_1_address0  |  out|    4|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|    5|   ap_memory|           A_1|         array|
|A_1_address1  |  out|    4|   ap_memory|           A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q1        |   in|    5|   ap_memory|           A_1|         array|
|B_0_address0  |  out|    4|   ap_memory|           B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_d0        |  out|    6|   ap_memory|           B_0|         array|
|B_1_address0  |  out|    4|   ap_memory|           B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_d0        |  out|    6|   ap_memory|           B_1|         array|
+--------------+-----+-----+------------+--------------+--------------+

