Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 8dd88a88723f4be2bff3cff0f7b19799 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L xbip_pipe_v3_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_3 -L xbip_dsp48_multadd_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L floating_point_v7_1_3 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port sysclk_125_clk_p on this module [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:30]
ERROR: [VRFC 10-2063] Module <design_1_sim_clk_gen_0_0> not found while processing module instance <sim_clk_gen_0> [/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/hdl/design_1.v:299]
ERROR: [VRFC 10-2063] Module <design_1_xlconstant_0_0> not found while processing module instance <xlconstant_0> [/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/hdl/design_1.v:302]
ERROR: [VRFC 10-2063] Module <design_1_xlconstant_0_1> not found while processing module instance <xlconstant_1> [/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/hdl/design_1.v:304]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
