$comment
	File created using the following command:
		vcd file mux_2_1_4_bits_on_board.msim.vcd -direction
$end
$date
	Wed Mar 06 15:04:00 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mux_2_1_4_bits_on_board_vlg_vec_tst $end
$var reg 1 ! KEY [0:0] $end
$var reg 8 " SW [7:0] $end
$var wire 1 # LEDR [3] $end
$var wire 1 $ LEDR [2] $end
$var wire 1 % LEDR [1] $end
$var wire 1 & LEDR [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . SW[0]~input_o $end
$var wire 1 / SW[4]~input_o $end
$var wire 1 0 KEY[0]~input_o $end
$var wire 1 1 mux0|mux1|m~0_combout $end
$var wire 1 2 SW[1]~input_o $end
$var wire 1 3 SW[5]~input_o $end
$var wire 1 4 mux0|mux2|m~0_combout $end
$var wire 1 5 SW[2]~input_o $end
$var wire 1 6 SW[6]~input_o $end
$var wire 1 7 mux0|mux3|m~0_combout $end
$var wire 1 8 SW[7]~input_o $end
$var wire 1 9 SW[3]~input_o $end
$var wire 1 : mux0|mux4|m~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b11111010 "
0&
1%
0$
1#
0'
1(
x)
1*
1+
1,
0-
0.
1/
00
01
12
13
14
05
16
07
18
19
1:
$end
#20000
b1111010 "
b1011010 "
b1001010 "
b1000010 "
09
0/
03
08
0:
0#
#40000
b1000000 "
b1000001 "
b1010001 "
b1011001 "
1.
02
19
1/
11
1:
04
0%
1#
1&
#60000
b11001 "
b11101 "
15
06
17
1$
#80000
b1 !
b111101 "
b110101 "
b1110101 "
b1110001 "
10
05
09
13
16
14
0:
0#
1%
#100000
b1110000 "
b110000 "
0.
06
07
0$
#120000
b10110000 "
b10010000 "
b10010100 "
15
03
18
1:
04
0%
1#
#140000
b10010110 "
b10000110 "
b10000111 "
b11000111 "
b11100111 "
1.
12
0/
13
16
17
14
01
0&
1%
1$
#160000
