<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="DE0_NANO">
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_ogh.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|mtl_controller:mtl_controller_inst|Loading_ROM:Loading_ROM_inst|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_9fa1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" CBX_FILE_NAME="dcfifo_hgj1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|MTL_PLL:MTL_PLL_inst|altpll:altpll_component" CBX_FILE_NAME="MTL_PLL_altpll.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|RAM_PLL:RAM_PLL_inst|altpll:altpll_component" CBX_FILE_NAME="RAM_PLL_altpll.v"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_ogh.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]" CBX_FILE_NAME="add_sub_ngh.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|mtl_controller:mtl_controller_inst|lpm_mult:Mult0" CBX_FILE_NAME="mult_tgt.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" CBX_FILE_NAME="dcfifo_hgj1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" CBX_FILE_NAME="dcfifo_pej1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" CBX_FILE_NAME="dcfifo_pej1.tdf"/>
	</PROJECT>
</LOG_ROOT>
