T0_0: Barrier(0)
T0_1: assume(= req_0_0 1)
T0_2: snd(15, req_0_0)
T0_3: assume(= req_0_1 1)
T0_4: rcv(0, rand_0_0)
T0_5: wait(T0_4)
T0_6: Barrier(1)
T0_7: snd(15, req_0_1)
T0_8: wait(T0_7)
T1_0: Barrier(0)
T1_1: assume(= req_1_0 1)
T1_2: snd(15, req_1_0)
T1_3: assume(= req_1_1 1)
T1_4: rcv(1, rand_1_0)
T1_5: wait(T1_4)
T1_6: Barrier(1)
T2_0: Barrier(0)
T2_1: assume(= req_2_0 1)
T2_2: snd(15, req_2_0)
T2_3: assume(= req_2_1 1)
T2_4: rcv(2, rand_2_0)
T2_5: wait(T2_4)
T2_6: Barrier(1)
T3_0: Barrier(0)
T3_1: assume(= req_3_0 1)
T3_2: snd(15, req_3_0)
T3_3: assume(= req_3_1 1)
T3_4: rcv(3, rand_3_0)
T3_5: wait(T3_4)
T3_6: Barrier(1)
T4_0: Barrier(0)
T4_1: assume(= req_4_0 1)
T4_2: snd(15, req_4_0)
T4_3: assume(= req_4_1 1)
T4_4: rcv(4, rand_4_0)
T4_5: wait(T4_4)
T4_6: Barrier(1)
T5_0: Barrier(0)
T5_1: assume(= req_5_0 1)
T5_2: snd(15, req_5_0)
T5_3: assume(= req_5_1 1)
T5_4: rcv(5, rand_5_0)
T5_5: wait(T5_4)
T5_6: Barrier(1)
T6_0: Barrier(0)
T6_1: assume(= req_6_0 1)
T6_2: snd(15, req_6_0)
T6_3: assume(= req_6_1 1)
T6_4: rcv(6, rand_6_0)
T6_5: wait(T6_4)
T6_6: Barrier(1)
T7_0: Barrier(0)
T7_1: assume(= req_7_0 1)
T7_2: snd(15, req_7_0)
T7_3: assume(= req_7_1 1)
T7_4: rcv(7, rand_7_0)
T7_5: wait(T7_4)
T7_6: Barrier(1)
T8_0: Barrier(0)
T8_1: assume(= req_8_0 1)
T8_2: snd(15, req_8_0)
T8_3: assume(= req_8_1 1)
T8_4: rcv(8, rand_8_0)
T8_5: wait(T8_4)
T8_6: Barrier(1)
T9_0: Barrier(0)
T9_1: assume(= req_9_0 1)
T9_2: snd(15, req_9_0)
T9_3: assume(= req_9_1 1)
T9_4: rcv(9, rand_9_0)
T9_5: wait(T9_4)
T9_6: Barrier(1)
T10_0: Barrier(0)
T10_1: assume(= req_10_0 1)
T10_2: snd(15, req_10_0)
T10_3: assume(= req_10_1 1)
T10_4: rcv(10, rand_10_0)
T10_5: wait(T10_4)
T10_6: Barrier(1)
T11_0: Barrier(0)
T11_1: assume(= req_11_0 1)
T11_2: snd(15, req_11_0)
T11_3: assume(= req_11_1 1)
T11_4: rcv(11, rand_11_0)
T11_5: wait(T11_4)
T11_6: Barrier(1)
T12_0: Barrier(0)
T12_1: assume(= req_12_0 1)
T12_2: snd(15, req_12_0)
T12_3: assume(= req_12_1 1)
T12_4: rcv(12, rand_12_0)
T12_5: wait(T12_4)
T12_6: Barrier(1)
T13_0: Barrier(0)
T13_1: assume(= req_13_0 1)
T13_2: snd(15, req_13_0)
T13_3: assume(= req_13_1 1)
T13_4: rcv(13, rand_13_0)
T13_5: wait(T13_4)
T13_6: Barrier(1)
T14_0: Barrier(0)
T14_1: assume(= req_14_0 1)
T14_2: snd(15, req_14_0)
T14_3: assume(= req_14_1 1)
T14_4: rcv(14, rand_14_0)
T14_5: wait(T14_4)
T14_6: Barrier(1)
T15_0: Barrier(0)
T15_1: rcv(15, req_15_0)
T15_2: wait(T15_1)
T15_3: assert(> req_15_0 0)
T15_4: snd(0, rand_15_0)
T15_5: wait(T15_4)
T15_6: rcv(15, req_15_1)
T15_7: wait(T15_6)
T15_8: assert(> req_15_1 0)
T15_9: snd(1, rand_15_0)
T15_10: wait(T15_9)
T15_11: rcv(15, req_15_2)
T15_12: wait(T15_11)
T15_13: assert(> req_15_2 0)
T15_14: snd(2, rand_15_0)
T15_15: wait(T15_14)
T15_16: rcv(15, req_15_3)
T15_17: wait(T15_16)
T15_18: assert(> req_15_3 0)
T15_19: snd(8, rand_15_0)
T15_20: wait(T15_19)
T15_21: rcv(15, req_15_4)
T15_22: wait(T15_21)
T15_23: assert(> req_15_4 0)
T15_24: snd(4, rand_15_0)
T15_25: wait(T15_24)
T15_26: rcv(15, req_15_5)
T15_27: wait(T15_26)
T15_28: assert(> req_15_5 0)
T15_29: snd(5, rand_15_0)
T15_30: wait(T15_29)
T15_31: rcv(15, req_15_6)
T15_32: wait(T15_31)
T15_33: assert(> req_15_6 0)
T15_34: snd(11, rand_15_0)
T15_35: wait(T15_34)
T15_36: rcv(15, req_15_7)
T15_37: wait(T15_36)
T15_38: assert(> req_15_7 0)
T15_39: snd(12, rand_15_0)
T15_40: wait(T15_39)
T15_41: rcv(15, req_15_8)
T15_42: wait(T15_41)
T15_43: assert(> req_15_8 0)
T15_44: snd(14, rand_15_0)
T15_45: wait(T15_44)
T15_46: rcv(15, req_15_9)
T15_47: wait(T15_46)
T15_48: assert(> req_15_9 0)
T15_49: snd(13, rand_15_0)
T15_50: wait(T15_49)
T15_51: rcv(15, req_15_10)
T15_52: wait(T15_51)
T15_53: assert(> req_15_10 0)
T15_54: snd(3, rand_15_0)
T15_55: wait(T15_54)
T15_56: rcv(15, req_15_11)
T15_57: wait(T15_56)
T15_58: assert(> req_15_11 0)
T15_59: snd(6, rand_15_0)
T15_60: wait(T15_59)
T15_61: rcv(15, req_15_12)
T15_62: wait(T15_61)
T15_63: assert(> req_15_12 0)
T15_64: snd(7, rand_15_0)
T15_65: wait(T15_64)
T15_66: rcv(15, req_15_13)
T15_67: wait(T15_66)
T15_68: assert(> req_15_13 0)
T15_69: snd(9, rand_15_0)
T15_70: wait(T15_69)
T15_71: rcv(15, req_15_14)
T15_72: wait(T15_71)
T15_73: assert(> req_15_14 0)
T15_74: snd(10, rand_15_0)
T15_75: wait(T15_74)
T15_76: rcv(15, req_15_15)
T15_77: wait(T15_76)
