{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 11 18:39:17 2008 " "Info: Processing started: Wed Jun 11 18:39:17 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDLSensList -c VHDLSensList " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VHDLSensList -c VHDLSensList" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDLSensList.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file VHDLSensList.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDLSensList-VHDLSensList " "Info: Found design unit 1: VHDLSensList-VHDLSensList" {  } { { "VHDLSensList.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Sensitivity_List/VHDLSensList.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 VHDLSensList " "Info: Found entity 1: VHDLSensList" {  } { { "VHDLSensList.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Sensitivity_List/VHDLSensList.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "VHDLSensList " "Info: Elaborating entity \"VHDLSensList\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "VHDLSensList.vhd(81) " "Error (10533): VHDL Wait Statement error at VHDLSensList.vhd(81): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "VHDLSensList.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/VHDL Sensitivity_List/VHDLSensList.vhd" 81 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Allocated 130 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 11 18:39:19 2008 " "Error: Processing ended: Wed Jun 11 18:39:19 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
