TOPLEVEL_LANG = verilog
VERILOG_SOURCES = memory.v
TOPLEVEL = memory
MODULE = memory_test
SIM = icarus

include $(shell cocotb-config --makefiles)/Makefile.sim
