

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Thu May 17 17:49:43 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Izigzagmatrix
* Solution:       OPT
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.62|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   52|   52|        26|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1155|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     268|    -|
|Register         |        -|      -|    1687|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1687|    1423|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |k_i_i_i_fu_730_p2           |     +    |      0|  0|  15|           6|           5|
    |sum10_i_i_fu_934_p2         |     +    |      0|  0|  70|          63|          63|
    |sum11_i_i_fu_953_p2         |     +    |      0|  0|  70|          63|          63|
    |sum12_i_i_fu_972_p2         |     +    |      0|  0|  70|          63|          63|
    |sum13_i_i_fu_991_p2         |     +    |      0|  0|  70|          63|          63|
    |sum14_i_i_fu_1010_p2        |     +    |      0|  0|  70|          63|          63|
    |sum15_i_i_fu_1029_p2        |     +    |      0|  0|  70|          63|          63|
    |sum1_i_i_fu_763_p2          |     +    |      0|  0|  70|          63|          63|
    |sum2_i_i_fu_782_p2          |     +    |      0|  0|  70|          63|          63|
    |sum3_i_i_fu_801_p2          |     +    |      0|  0|  70|          63|          63|
    |sum4_i_i_fu_820_p2          |     +    |      0|  0|  70|          63|          63|
    |sum5_i_i_fu_839_p2          |     +    |      0|  0|  70|          63|          63|
    |sum6_i_i_fu_858_p2          |     +    |      0|  0|  70|          63|          63|
    |sum7_i_i_fu_877_p2          |     +    |      0|  0|  70|          63|          63|
    |sum8_i_i_fu_896_p2          |     +    |      0|  0|  70|          63|          63|
    |sum9_i_i_fu_915_p2          |     +    |      0|  0|  70|          63|          63|
    |sum_i_i_fu_743_p2           |     +    |      0|  0|  70|          63|          63|
    |exitcond_i_i_i_i_fu_709_p2  |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1             |    or    |      0|  0|   9|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1155|        1021|        1021|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  129|         28|    1|         28|
    |ap_done                               |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_imatrix_ARREADY  |    9|          2|    1|          2|
    |imatrix_blk_n_AR                      |    9|          2|    1|          2|
    |imatrix_blk_n_R                       |    9|          2|    1|          2|
    |imatrix_offset_blk_n                  |    9|          2|    1|          2|
    |k_0_i_i_i_i_reg_698                   |    9|          2|    6|         12|
    |m_axi_imatrix_ARADDR                  |   85|         17|   64|       1088|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  268|         57|   76|       1138|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  27|   0|   27|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_imatrix_ARREADY  |   1|   0|    1|          0|
    |imatrix_addr_10_read_reg_1337         |  32|   0|   32|          0|
    |imatrix_addr_10_reg_1241              |  63|   0|   64|          1|
    |imatrix_addr_11_read_reg_1342         |  32|   0|   32|          0|
    |imatrix_addr_11_reg_1257              |  63|   0|   64|          1|
    |imatrix_addr_12_read_reg_1347         |  32|   0|   32|          0|
    |imatrix_addr_12_reg_1273              |  63|   0|   64|          1|
    |imatrix_addr_13_read_reg_1352         |  32|   0|   32|          0|
    |imatrix_addr_13_reg_1289              |  63|   0|   64|          1|
    |imatrix_addr_14_read_reg_1357         |  32|   0|   32|          0|
    |imatrix_addr_14_reg_1310              |  63|   0|   64|          1|
    |imatrix_addr_15_read_reg_1362         |  32|   0|   32|          0|
    |imatrix_addr_15_reg_1316              |  63|   0|   64|          1|
    |imatrix_addr_1_read_reg_1220          |  32|   0|   32|          0|
    |imatrix_addr_1_reg_1127               |  63|   0|   64|          1|
    |imatrix_addr_2_read_reg_1236          |  32|   0|   32|          0|
    |imatrix_addr_2_reg_1138               |  63|   0|   64|          1|
    |imatrix_addr_3_read_reg_1252          |  32|   0|   32|          0|
    |imatrix_addr_3_reg_1149               |  63|   0|   64|          1|
    |imatrix_addr_4_read_reg_1268          |  32|   0|   32|          0|
    |imatrix_addr_4_reg_1160               |  63|   0|   64|          1|
    |imatrix_addr_5_read_reg_1284          |  32|   0|   32|          0|
    |imatrix_addr_5_reg_1171               |  63|   0|   64|          1|
    |imatrix_addr_6_read_reg_1305          |  32|   0|   32|          0|
    |imatrix_addr_6_reg_1182               |  63|   0|   64|          1|
    |imatrix_addr_7_read_reg_1322          |  32|   0|   32|          0|
    |imatrix_addr_7_reg_1193               |  63|   0|   64|          1|
    |imatrix_addr_8_read_reg_1327          |  32|   0|   32|          0|
    |imatrix_addr_8_reg_1209               |  63|   0|   64|          1|
    |imatrix_addr_9_read_reg_1332          |  32|   0|   32|          0|
    |imatrix_addr_9_reg_1225               |  63|   0|   64|          1|
    |imatrix_addr_read_reg_1204            |  32|   0|   32|          0|
    |imatrix_addr_reg_1116                 |  63|   0|   64|          1|
    |imatrix_offset_cast2_reg_1097         |  62|   0|   63|          1|
    |imatrix_offset_read_reg_1044          |  62|   0|   62|          0|
    |k_0_i_i_i_i_reg_698                   |   6|   0|    6|          0|
    |k_i_i_i_reg_1092                      |   6|   0|    6|          0|
    |newIndex3_i_i_reg_1052                |   2|   0|   64|         62|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1687|   0| 1766|         79|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|in1_buf_0_address0      | out |    1|  ap_memory |    in1_buf_0   |     array    |
|in1_buf_0_ce0           | out |    1|  ap_memory |    in1_buf_0   |     array    |
|in1_buf_0_q0            |  in |    6|  ap_memory |    in1_buf_0   |     array    |
|m_axi_imatrix_AWVALID   | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWREADY   |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWADDR    | out |   64|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWID      | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWLEN     | out |   32|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWSIZE    | out |    3|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWBURST   | out |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWLOCK    | out |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWCACHE   | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWPROT    | out |    3|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWQOS     | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWREGION  | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_AWUSER    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WVALID    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WREADY    |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WDATA     | out |   32|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WSTRB     | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WLAST     | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WID       | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_WUSER     | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARVALID   | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARREADY   |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARADDR    | out |   64|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARID      | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARLEN     | out |   32|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARSIZE    | out |    3|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARBURST   | out |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARLOCK    | out |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARCACHE   | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARPROT    | out |    3|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARQOS     | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARREGION  | out |    4|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_ARUSER    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RVALID    |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RREADY    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RDATA     |  in |   32|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RLAST     |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RID       |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RUSER     |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_RRESP     |  in |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BVALID    |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BREADY    | out |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BRESP     |  in |    2|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BID       |  in |    1|    m_axi   |     imatrix    |    pointer   |
|m_axi_imatrix_BUSER     |  in |    1|    m_axi   |     imatrix    |    pointer   |
|imatrix_offset_dout     |  in |   62|   ap_fifo  | imatrix_offset |    pointer   |
|imatrix_offset_empty_n  |  in |    1|   ap_fifo  | imatrix_offset |    pointer   |
|imatrix_offset_read     | out |    1|   ap_fifo  | imatrix_offset |    pointer   |
|out_buf_0_address0      | out |    1|  ap_memory |    out_buf_0   |     array    |
|out_buf_0_ce0           | out |    1|  ap_memory |    out_buf_0   |     array    |
|out_buf_0_we0           | out |    1|  ap_memory |    out_buf_0   |     array    |
|out_buf_0_d0            | out |   32|  ap_memory |    out_buf_0   |     array    |
|in1_buf_1_address0      | out |    1|  ap_memory |    in1_buf_1   |     array    |
|in1_buf_1_ce0           | out |    1|  ap_memory |    in1_buf_1   |     array    |
|in1_buf_1_q0            |  in |    6|  ap_memory |    in1_buf_1   |     array    |
|out_buf_1_address0      | out |    1|  ap_memory |    out_buf_1   |     array    |
|out_buf_1_ce0           | out |    1|  ap_memory |    out_buf_1   |     array    |
|out_buf_1_we0           | out |    1|  ap_memory |    out_buf_1   |     array    |
|out_buf_1_d0            | out |   32|  ap_memory |    out_buf_1   |     array    |
|in1_buf_2_address0      | out |    1|  ap_memory |    in1_buf_2   |     array    |
|in1_buf_2_ce0           | out |    1|  ap_memory |    in1_buf_2   |     array    |
|in1_buf_2_q0            |  in |    6|  ap_memory |    in1_buf_2   |     array    |
|out_buf_2_address0      | out |    1|  ap_memory |    out_buf_2   |     array    |
|out_buf_2_ce0           | out |    1|  ap_memory |    out_buf_2   |     array    |
|out_buf_2_we0           | out |    1|  ap_memory |    out_buf_2   |     array    |
|out_buf_2_d0            | out |   32|  ap_memory |    out_buf_2   |     array    |
|in1_buf_3_address0      | out |    1|  ap_memory |    in1_buf_3   |     array    |
|in1_buf_3_ce0           | out |    1|  ap_memory |    in1_buf_3   |     array    |
|in1_buf_3_q0            |  in |    6|  ap_memory |    in1_buf_3   |     array    |
|out_buf_3_address0      | out |    1|  ap_memory |    out_buf_3   |     array    |
|out_buf_3_ce0           | out |    1|  ap_memory |    out_buf_3   |     array    |
|out_buf_3_we0           | out |    1|  ap_memory |    out_buf_3   |     array    |
|out_buf_3_d0            | out |   32|  ap_memory |    out_buf_3   |     array    |
|in1_buf_4_address0      | out |    1|  ap_memory |    in1_buf_4   |     array    |
|in1_buf_4_ce0           | out |    1|  ap_memory |    in1_buf_4   |     array    |
|in1_buf_4_q0            |  in |    6|  ap_memory |    in1_buf_4   |     array    |
|out_buf_4_address0      | out |    1|  ap_memory |    out_buf_4   |     array    |
|out_buf_4_ce0           | out |    1|  ap_memory |    out_buf_4   |     array    |
|out_buf_4_we0           | out |    1|  ap_memory |    out_buf_4   |     array    |
|out_buf_4_d0            | out |   32|  ap_memory |    out_buf_4   |     array    |
|in1_buf_5_address0      | out |    1|  ap_memory |    in1_buf_5   |     array    |
|in1_buf_5_ce0           | out |    1|  ap_memory |    in1_buf_5   |     array    |
|in1_buf_5_q0            |  in |    6|  ap_memory |    in1_buf_5   |     array    |
|out_buf_5_address0      | out |    1|  ap_memory |    out_buf_5   |     array    |
|out_buf_5_ce0           | out |    1|  ap_memory |    out_buf_5   |     array    |
|out_buf_5_we0           | out |    1|  ap_memory |    out_buf_5   |     array    |
|out_buf_5_d0            | out |   32|  ap_memory |    out_buf_5   |     array    |
|in1_buf_6_address0      | out |    1|  ap_memory |    in1_buf_6   |     array    |
|in1_buf_6_ce0           | out |    1|  ap_memory |    in1_buf_6   |     array    |
|in1_buf_6_q0            |  in |    6|  ap_memory |    in1_buf_6   |     array    |
|out_buf_6_address0      | out |    1|  ap_memory |    out_buf_6   |     array    |
|out_buf_6_ce0           | out |    1|  ap_memory |    out_buf_6   |     array    |
|out_buf_6_we0           | out |    1|  ap_memory |    out_buf_6   |     array    |
|out_buf_6_d0            | out |   32|  ap_memory |    out_buf_6   |     array    |
|in1_buf_7_address0      | out |    1|  ap_memory |    in1_buf_7   |     array    |
|in1_buf_7_ce0           | out |    1|  ap_memory |    in1_buf_7   |     array    |
|in1_buf_7_q0            |  in |    6|  ap_memory |    in1_buf_7   |     array    |
|out_buf_7_address0      | out |    1|  ap_memory |    out_buf_7   |     array    |
|out_buf_7_ce0           | out |    1|  ap_memory |    out_buf_7   |     array    |
|out_buf_7_we0           | out |    1|  ap_memory |    out_buf_7   |     array    |
|out_buf_7_d0            | out |   32|  ap_memory |    out_buf_7   |     array    |
|in1_buf_8_address0      | out |    1|  ap_memory |    in1_buf_8   |     array    |
|in1_buf_8_ce0           | out |    1|  ap_memory |    in1_buf_8   |     array    |
|in1_buf_8_q0            |  in |    6|  ap_memory |    in1_buf_8   |     array    |
|out_buf_8_address0      | out |    1|  ap_memory |    out_buf_8   |     array    |
|out_buf_8_ce0           | out |    1|  ap_memory |    out_buf_8   |     array    |
|out_buf_8_we0           | out |    1|  ap_memory |    out_buf_8   |     array    |
|out_buf_8_d0            | out |   32|  ap_memory |    out_buf_8   |     array    |
|in1_buf_9_address0      | out |    1|  ap_memory |    in1_buf_9   |     array    |
|in1_buf_9_ce0           | out |    1|  ap_memory |    in1_buf_9   |     array    |
|in1_buf_9_q0            |  in |    6|  ap_memory |    in1_buf_9   |     array    |
|out_buf_9_address0      | out |    1|  ap_memory |    out_buf_9   |     array    |
|out_buf_9_ce0           | out |    1|  ap_memory |    out_buf_9   |     array    |
|out_buf_9_we0           | out |    1|  ap_memory |    out_buf_9   |     array    |
|out_buf_9_d0            | out |   32|  ap_memory |    out_buf_9   |     array    |
|in1_buf_10_address0     | out |    1|  ap_memory |   in1_buf_10   |     array    |
|in1_buf_10_ce0          | out |    1|  ap_memory |   in1_buf_10   |     array    |
|in1_buf_10_q0           |  in |    6|  ap_memory |   in1_buf_10   |     array    |
|out_buf_10_address0     | out |    1|  ap_memory |   out_buf_10   |     array    |
|out_buf_10_ce0          | out |    1|  ap_memory |   out_buf_10   |     array    |
|out_buf_10_we0          | out |    1|  ap_memory |   out_buf_10   |     array    |
|out_buf_10_d0           | out |   32|  ap_memory |   out_buf_10   |     array    |
|in1_buf_11_address0     | out |    1|  ap_memory |   in1_buf_11   |     array    |
|in1_buf_11_ce0          | out |    1|  ap_memory |   in1_buf_11   |     array    |
|in1_buf_11_q0           |  in |    6|  ap_memory |   in1_buf_11   |     array    |
|out_buf_11_address0     | out |    1|  ap_memory |   out_buf_11   |     array    |
|out_buf_11_ce0          | out |    1|  ap_memory |   out_buf_11   |     array    |
|out_buf_11_we0          | out |    1|  ap_memory |   out_buf_11   |     array    |
|out_buf_11_d0           | out |   32|  ap_memory |   out_buf_11   |     array    |
|in1_buf_12_address0     | out |    1|  ap_memory |   in1_buf_12   |     array    |
|in1_buf_12_ce0          | out |    1|  ap_memory |   in1_buf_12   |     array    |
|in1_buf_12_q0           |  in |    6|  ap_memory |   in1_buf_12   |     array    |
|out_buf_12_address0     | out |    1|  ap_memory |   out_buf_12   |     array    |
|out_buf_12_ce0          | out |    1|  ap_memory |   out_buf_12   |     array    |
|out_buf_12_we0          | out |    1|  ap_memory |   out_buf_12   |     array    |
|out_buf_12_d0           | out |   32|  ap_memory |   out_buf_12   |     array    |
|in1_buf_13_address0     | out |    1|  ap_memory |   in1_buf_13   |     array    |
|in1_buf_13_ce0          | out |    1|  ap_memory |   in1_buf_13   |     array    |
|in1_buf_13_q0           |  in |    6|  ap_memory |   in1_buf_13   |     array    |
|out_buf_13_address0     | out |    1|  ap_memory |   out_buf_13   |     array    |
|out_buf_13_ce0          | out |    1|  ap_memory |   out_buf_13   |     array    |
|out_buf_13_we0          | out |    1|  ap_memory |   out_buf_13   |     array    |
|out_buf_13_d0           | out |   32|  ap_memory |   out_buf_13   |     array    |
|in1_buf_14_address0     | out |    1|  ap_memory |   in1_buf_14   |     array    |
|in1_buf_14_ce0          | out |    1|  ap_memory |   in1_buf_14   |     array    |
|in1_buf_14_q0           |  in |    6|  ap_memory |   in1_buf_14   |     array    |
|out_buf_14_address0     | out |    1|  ap_memory |   out_buf_14   |     array    |
|out_buf_14_ce0          | out |    1|  ap_memory |   out_buf_14   |     array    |
|out_buf_14_we0          | out |    1|  ap_memory |   out_buf_14   |     array    |
|out_buf_14_d0           | out |   32|  ap_memory |   out_buf_14   |     array    |
|in1_buf_15_address0     | out |    1|  ap_memory |   in1_buf_15   |     array    |
|in1_buf_15_ce0          | out |    1|  ap_memory |   in1_buf_15   |     array    |
|in1_buf_15_q0           |  in |    6|  ap_memory |   in1_buf_15   |     array    |
|out_buf_15_address0     | out |    1|  ap_memory |   out_buf_15   |     array    |
|out_buf_15_ce0          | out |    1|  ap_memory |   out_buf_15   |     array    |
|out_buf_15_we0          | out |    1|  ap_memory |   out_buf_15   |     array    |
|out_buf_15_d0           | out |   32|  ap_memory |   out_buf_15   |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i_i_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.31ns
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %imatrix, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 64, [8 x i8]* @p_str210, [6 x i8]* @p_str311, [1 x i8]* @p_str19, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i62* %imatrix_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 30 [1/1] (1.31ns)   --->   "%imatrix_offset_read = call i62 @_ssdm_op_Read.ap_fifo.i62P(i62* %imatrix_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %imatrix, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str19, i32 0, i32 64, [8 x i8]* @p_str210, [6 x i8]* @p_str311, [1 x i8]* @p_str19, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str19)"
ST_1 : Operation 32 [1/1] (0.65ns)   --->   "br label %.preheader.i.i.0.i.i"

 <State 2> : 0.78ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%k_0_i_i_i_i = phi i6 [ %k_i_i_i, %.preheader.i.i.1.i.i ], [ 0, %entry ]" [../src/decode.c:125]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_2 : Operation 35 [1/1] (0.78ns)   --->   "%exitcond_i_i_i_i = icmp eq i6 %k_0_i_i_i_i, -32" [../src/decode.c:125]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i, label %.exit, label %.preheader.i.i.1.i.i" [../src/decode.c:125]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%newIndex2_i_i = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %k_0_i_i_i_i, i32 4, i32 5)" [../src/decode.c:125]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%newIndex3_i_i = zext i2 %newIndex2_i_i to i64" [../src/decode.c:125]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%in1_buf_0_addr = getelementptr [2 x i6]* %in1_buf_0, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_2 : Operation 40 [2/2] (0.67ns)   --->   "%in1_buf_0_load = load i6* %in1_buf_0_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%k_i_i_i = add i6 %k_0_i_i_i_i, 16" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 1.76ns
ST_3 : Operation 43 [1/2] (0.67ns)   --->   "%in1_buf_0_load = load i6* %in1_buf_0_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5_i_cast_i_i = zext i6 %in1_buf_0_load to i63" [../src/decode.c:125]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%imatrix_offset_cast2 = zext i62 %imatrix_offset_read to i63"
ST_3 : Operation 46 [1/1] (1.08ns)   --->   "%sum_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sum_cast_i_i = zext i63 %sum_i_i to i64" [../src/decode.c:125]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%imatrix_addr = getelementptr i32* %imatrix, i64 %sum_cast_i_i" [../src/decode.c:125]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%in1_buf_1_addr = getelementptr [2 x i6]* %in1_buf_1, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_3 : Operation 50 [2/2] (0.67ns)   --->   "%in1_buf_1_load = load i6* %in1_buf_1_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 4> : 2.62ns
ST_4 : Operation 51 [7/7] (2.62ns)   --->   "%imatrix_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 52 [1/2] (0.67ns)   --->   "%in1_buf_1_load = load i6* %in1_buf_1_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_5_i_1_cast_i_i = zext i6 %in1_buf_1_load to i63" [../src/decode.c:125]
ST_4 : Operation 54 [1/1] (1.08ns)   --->   "%sum1_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_1_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sum1_cast_i_i = zext i63 %sum1_i_i to i64" [../src/decode.c:125]
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%imatrix_addr_1 = getelementptr i32* %imatrix, i64 %sum1_cast_i_i" [../src/decode.c:125]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%in1_buf_2_addr = getelementptr [2 x i6]* %in1_buf_2, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_4 : Operation 58 [2/2] (0.67ns)   --->   "%in1_buf_2_load = load i6* %in1_buf_2_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 5> : 2.62ns
ST_5 : Operation 59 [6/7] (2.62ns)   --->   "%imatrix_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 60 [7/7] (2.62ns)   --->   "%imatrix_load_1_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_1, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 61 [1/2] (0.67ns)   --->   "%in1_buf_2_load = load i6* %in1_buf_2_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5_i_2_cast_i_i = zext i6 %in1_buf_2_load to i63" [../src/decode.c:125]
ST_5 : Operation 63 [1/1] (1.08ns)   --->   "%sum2_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_2_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sum2_cast_i_i = zext i63 %sum2_i_i to i64" [../src/decode.c:125]
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%imatrix_addr_2 = getelementptr i32* %imatrix, i64 %sum2_cast_i_i" [../src/decode.c:125]
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%in1_buf_3_addr = getelementptr [2 x i6]* %in1_buf_3, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_5 : Operation 67 [2/2] (0.67ns)   --->   "%in1_buf_3_load = load i6* %in1_buf_3_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 6> : 2.62ns
ST_6 : Operation 68 [5/7] (2.62ns)   --->   "%imatrix_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 69 [6/7] (2.62ns)   --->   "%imatrix_load_1_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_1, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 70 [7/7] (2.62ns)   --->   "%imatrix_load_2_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_2, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 71 [1/2] (0.67ns)   --->   "%in1_buf_3_load = load i6* %in1_buf_3_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_5_i_3_cast_i_i = zext i6 %in1_buf_3_load to i63" [../src/decode.c:125]
ST_6 : Operation 73 [1/1] (1.08ns)   --->   "%sum3_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_3_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%sum3_cast_i_i = zext i63 %sum3_i_i to i64" [../src/decode.c:125]
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%imatrix_addr_3 = getelementptr i32* %imatrix, i64 %sum3_cast_i_i" [../src/decode.c:125]
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%in1_buf_4_addr = getelementptr [2 x i6]* %in1_buf_4, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_6 : Operation 77 [2/2] (0.67ns)   --->   "%in1_buf_4_load = load i6* %in1_buf_4_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 7> : 2.62ns
ST_7 : Operation 78 [4/7] (2.62ns)   --->   "%imatrix_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 79 [5/7] (2.62ns)   --->   "%imatrix_load_1_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_1, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 80 [6/7] (2.62ns)   --->   "%imatrix_load_2_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_2, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 81 [7/7] (2.62ns)   --->   "%imatrix_load_3_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_3, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 82 [1/2] (0.67ns)   --->   "%in1_buf_4_load = load i6* %in1_buf_4_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5_i_4_cast_i_i = zext i6 %in1_buf_4_load to i63" [../src/decode.c:125]
ST_7 : Operation 84 [1/1] (1.08ns)   --->   "%sum4_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_4_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%sum4_cast_i_i = zext i63 %sum4_i_i to i64" [../src/decode.c:125]
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%imatrix_addr_4 = getelementptr i32* %imatrix, i64 %sum4_cast_i_i" [../src/decode.c:125]
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%in1_buf_5_addr = getelementptr [2 x i6]* %in1_buf_5, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_7 : Operation 88 [2/2] (0.67ns)   --->   "%in1_buf_5_load = load i6* %in1_buf_5_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 8> : 2.62ns
ST_8 : Operation 89 [3/7] (2.62ns)   --->   "%imatrix_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 90 [4/7] (2.62ns)   --->   "%imatrix_load_1_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_1, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 91 [5/7] (2.62ns)   --->   "%imatrix_load_2_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_2, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [6/7] (2.62ns)   --->   "%imatrix_load_3_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_3, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 93 [7/7] (2.62ns)   --->   "%imatrix_load_4_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_4, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 94 [1/2] (0.67ns)   --->   "%in1_buf_5_load = load i6* %in1_buf_5_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5_i_5_cast_i_i = zext i6 %in1_buf_5_load to i63" [../src/decode.c:125]
ST_8 : Operation 96 [1/1] (1.08ns)   --->   "%sum5_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_5_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%sum5_cast_i_i = zext i63 %sum5_i_i to i64" [../src/decode.c:125]
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%imatrix_addr_5 = getelementptr i32* %imatrix, i64 %sum5_cast_i_i" [../src/decode.c:125]
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%in1_buf_6_addr = getelementptr [2 x i6]* %in1_buf_6, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_8 : Operation 100 [2/2] (0.67ns)   --->   "%in1_buf_6_load = load i6* %in1_buf_6_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 9> : 2.62ns
ST_9 : Operation 101 [2/7] (2.62ns)   --->   "%imatrix_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 102 [3/7] (2.62ns)   --->   "%imatrix_load_1_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_1, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 103 [4/7] (2.62ns)   --->   "%imatrix_load_2_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_2, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 104 [5/7] (2.62ns)   --->   "%imatrix_load_3_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_3, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 105 [6/7] (2.62ns)   --->   "%imatrix_load_4_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_4, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 106 [7/7] (2.62ns)   --->   "%imatrix_load_5_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_5, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 107 [1/2] (0.67ns)   --->   "%in1_buf_6_load = load i6* %in1_buf_6_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_5_i_6_cast_i_i = zext i6 %in1_buf_6_load to i63" [../src/decode.c:125]
ST_9 : Operation 109 [1/1] (1.08ns)   --->   "%sum6_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_6_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sum6_cast_i_i = zext i63 %sum6_i_i to i64" [../src/decode.c:125]
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%imatrix_addr_6 = getelementptr i32* %imatrix, i64 %sum6_cast_i_i" [../src/decode.c:125]
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%in1_buf_7_addr = getelementptr [2 x i6]* %in1_buf_7, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_9 : Operation 113 [2/2] (0.67ns)   --->   "%in1_buf_7_load = load i6* %in1_buf_7_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 10> : 2.62ns
ST_10 : Operation 114 [1/7] (2.62ns)   --->   "%imatrix_load_i_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 115 [2/7] (2.62ns)   --->   "%imatrix_load_1_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_1, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 116 [3/7] (2.62ns)   --->   "%imatrix_load_2_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_2, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 117 [4/7] (2.62ns)   --->   "%imatrix_load_3_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_3, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 118 [5/7] (2.62ns)   --->   "%imatrix_load_4_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_4, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 119 [6/7] (2.62ns)   --->   "%imatrix_load_5_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_5, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 120 [7/7] (2.62ns)   --->   "%imatrix_load_6_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_6, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 121 [1/2] (0.67ns)   --->   "%in1_buf_7_load = load i6* %in1_buf_7_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_5_i_7_cast_i_i = zext i6 %in1_buf_7_load to i63" [../src/decode.c:125]
ST_10 : Operation 123 [1/1] (1.08ns)   --->   "%sum7_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_7_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%sum7_cast_i_i = zext i63 %sum7_i_i to i64" [../src/decode.c:125]
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%imatrix_addr_7 = getelementptr i32* %imatrix, i64 %sum7_cast_i_i" [../src/decode.c:125]
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%in1_buf_8_addr = getelementptr [2 x i6]* %in1_buf_8, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_10 : Operation 127 [2/2] (0.67ns)   --->   "%in1_buf_8_load = load i6* %in1_buf_8_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 11> : 2.62ns
ST_11 : Operation 128 [1/1] (2.62ns)   --->   "%imatrix_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 129 [1/7] (2.62ns)   --->   "%imatrix_load_1_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_1, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 130 [2/7] (2.62ns)   --->   "%imatrix_load_2_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_2, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 131 [3/7] (2.62ns)   --->   "%imatrix_load_3_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_3, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 132 [4/7] (2.62ns)   --->   "%imatrix_load_4_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_4, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 133 [5/7] (2.62ns)   --->   "%imatrix_load_5_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_5, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 134 [6/7] (2.62ns)   --->   "%imatrix_load_6_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_6, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 135 [7/7] (2.62ns)   --->   "%imatrix_load_7_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_7, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 136 [1/2] (0.67ns)   --->   "%in1_buf_8_load = load i6* %in1_buf_8_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_5_i_8_cast_i_i = zext i6 %in1_buf_8_load to i63" [../src/decode.c:125]
ST_11 : Operation 138 [1/1] (1.08ns)   --->   "%sum8_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_8_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%sum8_cast_i_i = zext i63 %sum8_i_i to i64" [../src/decode.c:125]
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%imatrix_addr_8 = getelementptr i32* %imatrix, i64 %sum8_cast_i_i" [../src/decode.c:125]
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%in1_buf_9_addr = getelementptr [2 x i6]* %in1_buf_9, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_11 : Operation 142 [2/2] (0.67ns)   --->   "%in1_buf_9_load = load i6* %in1_buf_9_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 12> : 2.62ns
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%out_buf_0_addr = getelementptr [2 x i32]* %out_buf_0, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_12 : Operation 144 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_read, i32* %out_buf_0_addr, align 16" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_12 : Operation 145 [1/1] (2.62ns)   --->   "%imatrix_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 146 [1/7] (2.62ns)   --->   "%imatrix_load_2_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_2, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [2/7] (2.62ns)   --->   "%imatrix_load_3_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_3, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 148 [3/7] (2.62ns)   --->   "%imatrix_load_4_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_4, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 149 [4/7] (2.62ns)   --->   "%imatrix_load_5_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_5, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 150 [5/7] (2.62ns)   --->   "%imatrix_load_6_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_6, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 151 [6/7] (2.62ns)   --->   "%imatrix_load_7_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_7, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 152 [7/7] (2.62ns)   --->   "%imatrix_load_8_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_8, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 153 [1/2] (0.67ns)   --->   "%in1_buf_9_load = load i6* %in1_buf_9_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_5_i_9_cast_i_i = zext i6 %in1_buf_9_load to i63" [../src/decode.c:125]
ST_12 : Operation 155 [1/1] (1.08ns)   --->   "%sum9_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_9_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%sum9_cast_i_i = zext i63 %sum9_i_i to i64" [../src/decode.c:125]
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%imatrix_addr_9 = getelementptr i32* %imatrix, i64 %sum9_cast_i_i" [../src/decode.c:125]
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%in1_buf_10_addr = getelementptr [2 x i6]* %in1_buf_10, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_12 : Operation 159 [2/2] (0.67ns)   --->   "%in1_buf_10_load = load i6* %in1_buf_10_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 13> : 2.62ns
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%out_buf_1_addr = getelementptr [2 x i32]* %out_buf_1, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_13 : Operation 161 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_1_read, i32* %out_buf_1_addr, align 4" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_13 : Operation 162 [1/1] (2.62ns)   --->   "%imatrix_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_2)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 163 [1/7] (2.62ns)   --->   "%imatrix_load_3_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_3, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 164 [2/7] (2.62ns)   --->   "%imatrix_load_4_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_4, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 165 [3/7] (2.62ns)   --->   "%imatrix_load_5_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_5, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 166 [4/7] (2.62ns)   --->   "%imatrix_load_6_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_6, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 167 [5/7] (2.62ns)   --->   "%imatrix_load_7_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_7, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 168 [6/7] (2.62ns)   --->   "%imatrix_load_8_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_8, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 169 [7/7] (2.62ns)   --->   "%imatrix_load_9_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_9, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 170 [1/2] (0.67ns)   --->   "%in1_buf_10_load = load i6* %in1_buf_10_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5_i_cast_i_i_18 = zext i6 %in1_buf_10_load to i63" [../src/decode.c:125]
ST_13 : Operation 172 [1/1] (1.08ns)   --->   "%sum10_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_cast_i_i_18" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%sum10_cast_i_i = zext i63 %sum10_i_i to i64" [../src/decode.c:125]
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%imatrix_addr_10 = getelementptr i32* %imatrix, i64 %sum10_cast_i_i" [../src/decode.c:125]
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%in1_buf_11_addr = getelementptr [2 x i6]* %in1_buf_11, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_13 : Operation 176 [2/2] (0.67ns)   --->   "%in1_buf_11_load = load i6* %in1_buf_11_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 14> : 2.62ns
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%out_buf_2_addr = getelementptr [2 x i32]* %out_buf_2, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_14 : Operation 178 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_2_read, i32* %out_buf_2_addr, align 8" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_14 : Operation 179 [1/1] (2.62ns)   --->   "%imatrix_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_3)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 180 [1/7] (2.62ns)   --->   "%imatrix_load_4_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_4, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 181 [2/7] (2.62ns)   --->   "%imatrix_load_5_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_5, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 182 [3/7] (2.62ns)   --->   "%imatrix_load_6_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_6, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 183 [4/7] (2.62ns)   --->   "%imatrix_load_7_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_7, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 184 [5/7] (2.62ns)   --->   "%imatrix_load_8_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_8, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 185 [6/7] (2.62ns)   --->   "%imatrix_load_9_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_9, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 186 [7/7] (2.62ns)   --->   "%imatrix_load_10_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_10, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 187 [1/2] (0.67ns)   --->   "%in1_buf_11_load = load i6* %in1_buf_11_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_5_i_10_cast_i_i = zext i6 %in1_buf_11_load to i63" [../src/decode.c:125]
ST_14 : Operation 189 [1/1] (1.08ns)   --->   "%sum11_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_10_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%sum11_cast_i_i = zext i63 %sum11_i_i to i64" [../src/decode.c:125]
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%imatrix_addr_11 = getelementptr i32* %imatrix, i64 %sum11_cast_i_i" [../src/decode.c:125]
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%in1_buf_12_addr = getelementptr [2 x i6]* %in1_buf_12, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_14 : Operation 193 [2/2] (0.67ns)   --->   "%in1_buf_12_load = load i6* %in1_buf_12_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 15> : 2.62ns
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%out_buf_3_addr = getelementptr [2 x i32]* %out_buf_3, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_15 : Operation 195 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_3_read, i32* %out_buf_3_addr, align 4" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_15 : Operation 196 [1/1] (2.62ns)   --->   "%imatrix_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_4)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 197 [1/7] (2.62ns)   --->   "%imatrix_load_5_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_5, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 198 [2/7] (2.62ns)   --->   "%imatrix_load_6_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_6, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 199 [3/7] (2.62ns)   --->   "%imatrix_load_7_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_7, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 200 [4/7] (2.62ns)   --->   "%imatrix_load_8_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_8, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 201 [5/7] (2.62ns)   --->   "%imatrix_load_9_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_9, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 202 [6/7] (2.62ns)   --->   "%imatrix_load_10_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_10, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 203 [7/7] (2.62ns)   --->   "%imatrix_load_11_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_11, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 204 [1/2] (0.67ns)   --->   "%in1_buf_12_load = load i6* %in1_buf_12_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_5_i_11_cast_i_i = zext i6 %in1_buf_12_load to i63" [../src/decode.c:125]
ST_15 : Operation 206 [1/1] (1.08ns)   --->   "%sum12_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_11_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%sum12_cast_i_i = zext i63 %sum12_i_i to i64" [../src/decode.c:125]
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%imatrix_addr_12 = getelementptr i32* %imatrix, i64 %sum12_cast_i_i" [../src/decode.c:125]
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%in1_buf_13_addr = getelementptr [2 x i6]* %in1_buf_13, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_15 : Operation 210 [2/2] (0.67ns)   --->   "%in1_buf_13_load = load i6* %in1_buf_13_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 16> : 2.62ns
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%out_buf_4_addr = getelementptr [2 x i32]* %out_buf_4, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_16 : Operation 212 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_4_read, i32* %out_buf_4_addr, align 16" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_16 : Operation 213 [1/1] (2.62ns)   --->   "%imatrix_addr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_5)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 214 [1/7] (2.62ns)   --->   "%imatrix_load_6_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_6, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 215 [2/7] (2.62ns)   --->   "%imatrix_load_7_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_7, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 216 [3/7] (2.62ns)   --->   "%imatrix_load_8_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_8, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 217 [4/7] (2.62ns)   --->   "%imatrix_load_9_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_9, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 218 [5/7] (2.62ns)   --->   "%imatrix_load_10_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_10, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 219 [6/7] (2.62ns)   --->   "%imatrix_load_11_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_11, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 220 [7/7] (2.62ns)   --->   "%imatrix_load_12_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_12, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 221 [1/2] (0.67ns)   --->   "%in1_buf_13_load = load i6* %in1_buf_13_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_5_i_12_cast_i_i = zext i6 %in1_buf_13_load to i63" [../src/decode.c:125]
ST_16 : Operation 223 [1/1] (1.08ns)   --->   "%sum13_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_12_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%sum13_cast_i_i = zext i63 %sum13_i_i to i64" [../src/decode.c:125]
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%imatrix_addr_13 = getelementptr i32* %imatrix, i64 %sum13_cast_i_i" [../src/decode.c:125]
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%in1_buf_14_addr = getelementptr [2 x i6]* %in1_buf_14, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_16 : Operation 227 [2/2] (0.67ns)   --->   "%in1_buf_14_load = load i6* %in1_buf_14_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%in1_buf_15_addr = getelementptr [2 x i6]* %in1_buf_15, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_16 : Operation 229 [2/2] (0.67ns)   --->   "%in1_buf_15_load = load i6* %in1_buf_15_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

 <State 17> : 2.62ns
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%out_buf_5_addr = getelementptr [2 x i32]* %out_buf_5, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_17 : Operation 231 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_5_read, i32* %out_buf_5_addr, align 4" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_17 : Operation 232 [1/1] (2.62ns)   --->   "%imatrix_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_6)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 233 [1/7] (2.62ns)   --->   "%imatrix_load_7_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_7, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 234 [2/7] (2.62ns)   --->   "%imatrix_load_8_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_8, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 235 [3/7] (2.62ns)   --->   "%imatrix_load_9_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_9, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 236 [4/7] (2.62ns)   --->   "%imatrix_load_10_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_10, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 237 [5/7] (2.62ns)   --->   "%imatrix_load_11_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_11, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 238 [6/7] (2.62ns)   --->   "%imatrix_load_12_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_12, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 239 [7/7] (2.62ns)   --->   "%imatrix_load_13_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_13, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 240 [1/2] (0.67ns)   --->   "%in1_buf_14_load = load i6* %in1_buf_14_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_5_i_13_cast_i_i = zext i6 %in1_buf_14_load to i63" [../src/decode.c:125]
ST_17 : Operation 242 [1/1] (1.08ns)   --->   "%sum14_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_13_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%sum14_cast_i_i = zext i63 %sum14_i_i to i64" [../src/decode.c:125]
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%imatrix_addr_14 = getelementptr i32* %imatrix, i64 %sum14_cast_i_i" [../src/decode.c:125]
ST_17 : Operation 245 [1/2] (0.67ns)   --->   "%in1_buf_15_load = load i6* %in1_buf_15_addr, align 1" [../src/decode.c:125]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_5_i_14_cast_i_i = zext i6 %in1_buf_15_load to i63" [../src/decode.c:125]
ST_17 : Operation 247 [1/1] (1.08ns)   --->   "%sum15_i_i = add i63 %imatrix_offset_cast2, %tmp_5_i_14_cast_i_i" [../src/decode.c:125]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%sum15_cast_i_i = zext i63 %sum15_i_i to i64" [../src/decode.c:125]
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%imatrix_addr_15 = getelementptr i32* %imatrix, i64 %sum15_cast_i_i" [../src/decode.c:125]

 <State 18> : 2.62ns
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%out_buf_6_addr = getelementptr [2 x i32]* %out_buf_6, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_18 : Operation 251 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_6_read, i32* %out_buf_6_addr, align 8" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_18 : Operation 252 [1/1] (2.62ns)   --->   "%imatrix_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_7)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 253 [1/7] (2.62ns)   --->   "%imatrix_load_8_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_8, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 254 [2/7] (2.62ns)   --->   "%imatrix_load_9_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_9, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 255 [3/7] (2.62ns)   --->   "%imatrix_load_10_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_10, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 256 [4/7] (2.62ns)   --->   "%imatrix_load_11_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_11, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 257 [5/7] (2.62ns)   --->   "%imatrix_load_12_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_12, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 258 [6/7] (2.62ns)   --->   "%imatrix_load_13_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_13, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 259 [7/7] (2.62ns)   --->   "%imatrix_load_14_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_14, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 2.62ns
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%out_buf_7_addr = getelementptr [2 x i32]* %out_buf_7, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_19 : Operation 261 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_7_read, i32* %out_buf_7_addr, align 4" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_19 : Operation 262 [1/1] (2.62ns)   --->   "%imatrix_addr_8_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_8)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 263 [1/7] (2.62ns)   --->   "%imatrix_load_9_i_i_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_9, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 264 [2/7] (2.62ns)   --->   "%imatrix_load_10_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_10, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 265 [3/7] (2.62ns)   --->   "%imatrix_load_11_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_11, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 266 [4/7] (2.62ns)   --->   "%imatrix_load_12_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_12, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 267 [5/7] (2.62ns)   --->   "%imatrix_load_13_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_13, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 268 [6/7] (2.62ns)   --->   "%imatrix_load_14_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_14, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 269 [7/7] (2.62ns)   --->   "%imatrix_load_15_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_15, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 2.62ns
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%out_buf_8_addr = getelementptr [2 x i32]* %out_buf_8, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_20 : Operation 271 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_8_read, i32* %out_buf_8_addr, align 16" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_20 : Operation 272 [1/1] (2.62ns)   --->   "%imatrix_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_9)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 273 [1/7] (2.62ns)   --->   "%imatrix_load_10_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_10, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 274 [2/7] (2.62ns)   --->   "%imatrix_load_11_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_11, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 275 [3/7] (2.62ns)   --->   "%imatrix_load_12_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_12, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 276 [4/7] (2.62ns)   --->   "%imatrix_load_13_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_13, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 277 [5/7] (2.62ns)   --->   "%imatrix_load_14_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_14, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 278 [6/7] (2.62ns)   --->   "%imatrix_load_15_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_15, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 2.62ns
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%out_buf_9_addr = getelementptr [2 x i32]* %out_buf_9, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_21 : Operation 280 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_9_read, i32* %out_buf_9_addr, align 4" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_21 : Operation 281 [1/1] (2.62ns)   --->   "%imatrix_addr_10_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_10)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 282 [1/7] (2.62ns)   --->   "%imatrix_load_11_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_11, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 283 [2/7] (2.62ns)   --->   "%imatrix_load_12_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_12, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 284 [3/7] (2.62ns)   --->   "%imatrix_load_13_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_13, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 285 [4/7] (2.62ns)   --->   "%imatrix_load_14_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_14, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 286 [5/7] (2.62ns)   --->   "%imatrix_load_15_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_15, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 2.62ns
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%out_buf_10_addr = getelementptr [2 x i32]* %out_buf_10, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_22 : Operation 288 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_10_read, i32* %out_buf_10_addr, align 8" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_22 : Operation 289 [1/1] (2.62ns)   --->   "%imatrix_addr_11_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_11)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 290 [1/7] (2.62ns)   --->   "%imatrix_load_12_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_12, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 291 [2/7] (2.62ns)   --->   "%imatrix_load_13_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_13, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 292 [3/7] (2.62ns)   --->   "%imatrix_load_14_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_14, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 293 [4/7] (2.62ns)   --->   "%imatrix_load_15_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_15, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 2.62ns
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%out_buf_11_addr = getelementptr [2 x i32]* %out_buf_11, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_23 : Operation 295 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_11_read, i32* %out_buf_11_addr, align 4" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_23 : Operation 296 [1/1] (2.62ns)   --->   "%imatrix_addr_12_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_12)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 297 [1/7] (2.62ns)   --->   "%imatrix_load_13_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_13, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 298 [2/7] (2.62ns)   --->   "%imatrix_load_14_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_14, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 299 [3/7] (2.62ns)   --->   "%imatrix_load_15_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_15, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 2.62ns
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%out_buf_12_addr = getelementptr [2 x i32]* %out_buf_12, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_24 : Operation 301 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_12_read, i32* %out_buf_12_addr, align 16" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_24 : Operation 302 [1/1] (2.62ns)   --->   "%imatrix_addr_13_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_13)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 303 [1/7] (2.62ns)   --->   "%imatrix_load_14_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_14, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 304 [2/7] (2.62ns)   --->   "%imatrix_load_15_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_15, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 2.62ns
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%out_buf_13_addr = getelementptr [2 x i32]* %out_buf_13, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_25 : Operation 306 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_13_read, i32* %out_buf_13_addr, align 4" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_25 : Operation 307 [1/1] (2.62ns)   --->   "%imatrix_addr_14_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_14)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 308 [1/7] (2.62ns)   --->   "%imatrix_load_15_i_i_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %imatrix_addr_15, i32 1)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 2.62ns
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%out_buf_14_addr = getelementptr [2 x i32]* %out_buf_14, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_26 : Operation 310 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_14_read, i32* %out_buf_14_addr, align 8" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_26 : Operation 311 [1/1] (2.62ns)   --->   "%imatrix_addr_15_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %imatrix_addr_15)" [../src/decode.c:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 0.68ns
ST_27 : Operation 312 [1/1] (0.00ns)   --->   "%out_buf_15_addr = getelementptr [2 x i32]* %out_buf_15, i64 0, i64 %newIndex3_i_i" [../src/decode.c:125]
ST_27 : Operation 313 [1/1] (0.67ns)   --->   "store i32 %imatrix_addr_15_read, i32* %out_buf_15_addr, align 4" [../src/decode.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_27 : Operation 314 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.0.i.i" [../src/decode.c:125]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imatrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ imatrix_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in1_buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_buf_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_28           (specinterface    ) [ 0000000000000000000000000000]
StgValue_29           (specinterface    ) [ 0000000000000000000000000000]
imatrix_offset_read   (read             ) [ 0011111111111111111111111111]
StgValue_31           (specinterface    ) [ 0000000000000000000000000000]
StgValue_32           (br               ) [ 0111111111111111111111111111]
k_0_i_i_i_i           (phi              ) [ 0010000000000000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000000000000]
exitcond_i_i_i_i      (icmp             ) [ 0011111111111111111111111111]
StgValue_36           (br               ) [ 0000000000000000000000000000]
newIndex2_i_i         (partselect       ) [ 0000000000000000000000000000]
newIndex3_i_i         (zext             ) [ 0001111111111111111111111111]
in1_buf_0_addr        (getelementptr    ) [ 0001000000000000000000000000]
k_i_i_i               (add              ) [ 0111111111111111111111111111]
StgValue_42           (ret              ) [ 0000000000000000000000000000]
in1_buf_0_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_cast_i_i      (zext             ) [ 0000000000000000000000000000]
imatrix_offset_cast2  (zext             ) [ 0000111111111111110000000000]
sum_i_i               (add              ) [ 0000000000000000000000000000]
sum_cast_i_i          (zext             ) [ 0000000000000000000000000000]
imatrix_addr          (getelementptr    ) [ 0000111111110000000000000000]
in1_buf_1_addr        (getelementptr    ) [ 0000100000000000000000000000]
in1_buf_1_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_1_cast_i_i    (zext             ) [ 0000000000000000000000000000]
sum1_i_i              (add              ) [ 0000000000000000000000000000]
sum1_cast_i_i         (zext             ) [ 0000000000000000000000000000]
imatrix_addr_1        (getelementptr    ) [ 0000011111111000000000000000]
in1_buf_2_addr        (getelementptr    ) [ 0000010000000000000000000000]
in1_buf_2_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_2_cast_i_i    (zext             ) [ 0000000000000000000000000000]
sum2_i_i              (add              ) [ 0000000000000000000000000000]
sum2_cast_i_i         (zext             ) [ 0000000000000000000000000000]
imatrix_addr_2        (getelementptr    ) [ 0000001111111100000000000000]
in1_buf_3_addr        (getelementptr    ) [ 0000001000000000000000000000]
in1_buf_3_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_3_cast_i_i    (zext             ) [ 0000000000000000000000000000]
sum3_i_i              (add              ) [ 0000000000000000000000000000]
sum3_cast_i_i         (zext             ) [ 0000000000000000000000000000]
imatrix_addr_3        (getelementptr    ) [ 0000000111111110000000000000]
in1_buf_4_addr        (getelementptr    ) [ 0000000100000000000000000000]
in1_buf_4_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_4_cast_i_i    (zext             ) [ 0000000000000000000000000000]
sum4_i_i              (add              ) [ 0000000000000000000000000000]
sum4_cast_i_i         (zext             ) [ 0000000000000000000000000000]
imatrix_addr_4        (getelementptr    ) [ 0000000011111111000000000000]
in1_buf_5_addr        (getelementptr    ) [ 0000000010000000000000000000]
in1_buf_5_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_5_cast_i_i    (zext             ) [ 0000000000000000000000000000]
sum5_i_i              (add              ) [ 0000000000000000000000000000]
sum5_cast_i_i         (zext             ) [ 0000000000000000000000000000]
imatrix_addr_5        (getelementptr    ) [ 0000000001111111100000000000]
in1_buf_6_addr        (getelementptr    ) [ 0000000001000000000000000000]
in1_buf_6_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_6_cast_i_i    (zext             ) [ 0000000000000000000000000000]
sum6_i_i              (add              ) [ 0000000000000000000000000000]
sum6_cast_i_i         (zext             ) [ 0000000000000000000000000000]
imatrix_addr_6        (getelementptr    ) [ 0000000000111111110000000000]
in1_buf_7_addr        (getelementptr    ) [ 0000000000100000000000000000]
imatrix_load_i_i_req  (readreq          ) [ 0000000000000000000000000000]
in1_buf_7_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_7_cast_i_i    (zext             ) [ 0000000000000000000000000000]
sum7_i_i              (add              ) [ 0000000000000000000000000000]
sum7_cast_i_i         (zext             ) [ 0000000000000000000000000000]
imatrix_addr_7        (getelementptr    ) [ 0000000000011111111000000000]
in1_buf_8_addr        (getelementptr    ) [ 0000000000010000000000000000]
imatrix_addr_read     (read             ) [ 0000000000001000000000000000]
imatrix_load_1_i_i_r  (readreq          ) [ 0000000000000000000000000000]
in1_buf_8_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_8_cast_i_i    (zext             ) [ 0000000000000000000000000000]
sum8_i_i              (add              ) [ 0000000000000000000000000000]
sum8_cast_i_i         (zext             ) [ 0000000000000000000000000000]
imatrix_addr_8        (getelementptr    ) [ 0000000000001111111100000000]
in1_buf_9_addr        (getelementptr    ) [ 0000000000001000000000000000]
out_buf_0_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_144          (store            ) [ 0000000000000000000000000000]
imatrix_addr_1_read   (read             ) [ 0000000000000100000000000000]
imatrix_load_2_i_i_r  (readreq          ) [ 0000000000000000000000000000]
in1_buf_9_load        (load             ) [ 0000000000000000000000000000]
tmp_5_i_9_cast_i_i    (zext             ) [ 0000000000000000000000000000]
sum9_i_i              (add              ) [ 0000000000000000000000000000]
sum9_cast_i_i         (zext             ) [ 0000000000000000000000000000]
imatrix_addr_9        (getelementptr    ) [ 0000000000000111111110000000]
in1_buf_10_addr       (getelementptr    ) [ 0000000000000100000000000000]
out_buf_1_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_161          (store            ) [ 0000000000000000000000000000]
imatrix_addr_2_read   (read             ) [ 0000000000000010000000000000]
imatrix_load_3_i_i_r  (readreq          ) [ 0000000000000000000000000000]
in1_buf_10_load       (load             ) [ 0000000000000000000000000000]
tmp_5_i_cast_i_i_18   (zext             ) [ 0000000000000000000000000000]
sum10_i_i             (add              ) [ 0000000000000000000000000000]
sum10_cast_i_i        (zext             ) [ 0000000000000000000000000000]
imatrix_addr_10       (getelementptr    ) [ 0000000000000011111111000000]
in1_buf_11_addr       (getelementptr    ) [ 0000000000000010000000000000]
out_buf_2_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_178          (store            ) [ 0000000000000000000000000000]
imatrix_addr_3_read   (read             ) [ 0000000000000001000000000000]
imatrix_load_4_i_i_r  (readreq          ) [ 0000000000000000000000000000]
in1_buf_11_load       (load             ) [ 0000000000000000000000000000]
tmp_5_i_10_cast_i_i   (zext             ) [ 0000000000000000000000000000]
sum11_i_i             (add              ) [ 0000000000000000000000000000]
sum11_cast_i_i        (zext             ) [ 0000000000000000000000000000]
imatrix_addr_11       (getelementptr    ) [ 0000000000000001111111100000]
in1_buf_12_addr       (getelementptr    ) [ 0000000000000001000000000000]
out_buf_3_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_195          (store            ) [ 0000000000000000000000000000]
imatrix_addr_4_read   (read             ) [ 0000000000000000100000000000]
imatrix_load_5_i_i_r  (readreq          ) [ 0000000000000000000000000000]
in1_buf_12_load       (load             ) [ 0000000000000000000000000000]
tmp_5_i_11_cast_i_i   (zext             ) [ 0000000000000000000000000000]
sum12_i_i             (add              ) [ 0000000000000000000000000000]
sum12_cast_i_i        (zext             ) [ 0000000000000000000000000000]
imatrix_addr_12       (getelementptr    ) [ 0000000000000000111111110000]
in1_buf_13_addr       (getelementptr    ) [ 0000000000000000100000000000]
out_buf_4_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_212          (store            ) [ 0000000000000000000000000000]
imatrix_addr_5_read   (read             ) [ 0000000000000000010000000000]
imatrix_load_6_i_i_r  (readreq          ) [ 0000000000000000000000000000]
in1_buf_13_load       (load             ) [ 0000000000000000000000000000]
tmp_5_i_12_cast_i_i   (zext             ) [ 0000000000000000000000000000]
sum13_i_i             (add              ) [ 0000000000000000000000000000]
sum13_cast_i_i        (zext             ) [ 0000000000000000000000000000]
imatrix_addr_13       (getelementptr    ) [ 0000000000000000011111111000]
in1_buf_14_addr       (getelementptr    ) [ 0000000000000000010000000000]
in1_buf_15_addr       (getelementptr    ) [ 0000000000000000010000000000]
out_buf_5_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_231          (store            ) [ 0000000000000000000000000000]
imatrix_addr_6_read   (read             ) [ 0000000000000000001000000000]
imatrix_load_7_i_i_r  (readreq          ) [ 0000000000000000000000000000]
in1_buf_14_load       (load             ) [ 0000000000000000000000000000]
tmp_5_i_13_cast_i_i   (zext             ) [ 0000000000000000000000000000]
sum14_i_i             (add              ) [ 0000000000000000000000000000]
sum14_cast_i_i        (zext             ) [ 0000000000000000000000000000]
imatrix_addr_14       (getelementptr    ) [ 0000000000000000001111111100]
in1_buf_15_load       (load             ) [ 0000000000000000000000000000]
tmp_5_i_14_cast_i_i   (zext             ) [ 0000000000000000000000000000]
sum15_i_i             (add              ) [ 0000000000000000000000000000]
sum15_cast_i_i        (zext             ) [ 0000000000000000000000000000]
imatrix_addr_15       (getelementptr    ) [ 0000000000000000001111111110]
out_buf_6_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_251          (store            ) [ 0000000000000000000000000000]
imatrix_addr_7_read   (read             ) [ 0000000000000000000100000000]
imatrix_load_8_i_i_r  (readreq          ) [ 0000000000000000000000000000]
out_buf_7_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_261          (store            ) [ 0000000000000000000000000000]
imatrix_addr_8_read   (read             ) [ 0000000000000000000010000000]
imatrix_load_9_i_i_r  (readreq          ) [ 0000000000000000000000000000]
out_buf_8_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_271          (store            ) [ 0000000000000000000000000000]
imatrix_addr_9_read   (read             ) [ 0000000000000000000001000000]
imatrix_load_10_i_i_s (readreq          ) [ 0000000000000000000000000000]
out_buf_9_addr        (getelementptr    ) [ 0000000000000000000000000000]
StgValue_280          (store            ) [ 0000000000000000000000000000]
imatrix_addr_10_read  (read             ) [ 0000000000000000000000100000]
imatrix_load_11_i_i_s (readreq          ) [ 0000000000000000000000000000]
out_buf_10_addr       (getelementptr    ) [ 0000000000000000000000000000]
StgValue_288          (store            ) [ 0000000000000000000000000000]
imatrix_addr_11_read  (read             ) [ 0000000000000000000000010000]
imatrix_load_12_i_i_s (readreq          ) [ 0000000000000000000000000000]
out_buf_11_addr       (getelementptr    ) [ 0000000000000000000000000000]
StgValue_295          (store            ) [ 0000000000000000000000000000]
imatrix_addr_12_read  (read             ) [ 0000000000000000000000001000]
imatrix_load_13_i_i_s (readreq          ) [ 0000000000000000000000000000]
out_buf_12_addr       (getelementptr    ) [ 0000000000000000000000000000]
StgValue_301          (store            ) [ 0000000000000000000000000000]
imatrix_addr_13_read  (read             ) [ 0000000000000000000000000100]
imatrix_load_14_i_i_s (readreq          ) [ 0000000000000000000000000000]
out_buf_13_addr       (getelementptr    ) [ 0000000000000000000000000000]
StgValue_306          (store            ) [ 0000000000000000000000000000]
imatrix_addr_14_read  (read             ) [ 0000000000000000000000000010]
imatrix_load_15_i_i_s (readreq          ) [ 0000000000000000000000000000]
out_buf_14_addr       (getelementptr    ) [ 0000000000000000000000000000]
StgValue_310          (store            ) [ 0000000000000000000000000000]
imatrix_addr_15_read  (read             ) [ 0000000000000000000000000001]
out_buf_15_addr       (getelementptr    ) [ 0000000000000000000000000000]
StgValue_313          (store            ) [ 0000000000000000000000000000]
StgValue_314          (br               ) [ 0111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1_buf_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imatrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imatrix"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imatrix_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imatrix_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_buf_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1_buf_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_buf_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in1_buf_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_buf_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in1_buf_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_buf_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in1_buf_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_buf_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in1_buf_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_buf_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in1_buf_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_buf_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in1_buf_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_buf_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in1_buf_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_buf_8">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in1_buf_9">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_buf_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in1_buf_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_buf_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in1_buf_11">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_buf_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="in1_buf_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_buf_12">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="in1_buf_13">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_buf_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="in1_buf_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="out_buf_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="in1_buf_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_buf_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="out_buf_15">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i62P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="imatrix_offset_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="62" slack="0"/>
<pin id="118" dir="0" index="1" bw="62" slack="0"/>
<pin id="119" dir="1" index="2" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_offset_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_i_i_req/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_readreq_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_1_i_i_r/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_2_i_i_r/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_readreq_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_3_i_i_r/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_readreq_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_4_i_i_r/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_readreq_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_5_i_i_r/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_6_i_i_r/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="imatrix_addr_read_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="8"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_read/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_readreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_7_i_i_r/11 "/>
</bind>
</comp>

<comp id="183" class="1004" name="imatrix_addr_1_read_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="8"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_1_read/12 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_8_i_i_r/12 "/>
</bind>
</comp>

<comp id="195" class="1004" name="imatrix_addr_2_read_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="8"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_2_read/13 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_readreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_9_i_i_r/13 "/>
</bind>
</comp>

<comp id="207" class="1004" name="imatrix_addr_3_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="8"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_3_read/14 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_readreq_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_10_i_i_s/14 "/>
</bind>
</comp>

<comp id="219" class="1004" name="imatrix_addr_4_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="8"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_4_read/15 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_readreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_11_i_i_s/15 "/>
</bind>
</comp>

<comp id="231" class="1004" name="imatrix_addr_5_read_read_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="8"/>
<pin id="234" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_5_read/16 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_readreq_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_12_i_i_s/16 "/>
</bind>
</comp>

<comp id="243" class="1004" name="imatrix_addr_6_read_read_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="8"/>
<pin id="246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_6_read/17 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_readreq_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_13_i_i_s/17 "/>
</bind>
</comp>

<comp id="255" class="1004" name="imatrix_addr_7_read_read_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="8"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_7_read/18 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_readreq_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_14_i_i_s/18 "/>
</bind>
</comp>

<comp id="267" class="1004" name="imatrix_addr_8_read_read_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="8"/>
<pin id="270" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_8_read/19 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_readreq_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="imatrix_load_15_i_i_s/19 "/>
</bind>
</comp>

<comp id="279" class="1004" name="imatrix_addr_9_read_read_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="8"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_9_read/20 "/>
</bind>
</comp>

<comp id="284" class="1004" name="imatrix_addr_10_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="8"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_10_read/21 "/>
</bind>
</comp>

<comp id="289" class="1004" name="imatrix_addr_11_read_read_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="8"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_11_read/22 "/>
</bind>
</comp>

<comp id="294" class="1004" name="imatrix_addr_12_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="8"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_12_read/23 "/>
</bind>
</comp>

<comp id="299" class="1004" name="imatrix_addr_13_read_read_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="8"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_13_read/24 "/>
</bind>
</comp>

<comp id="304" class="1004" name="imatrix_addr_14_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="8"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_14_read/25 "/>
</bind>
</comp>

<comp id="309" class="1004" name="imatrix_addr_15_read_read_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="9"/>
<pin id="312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imatrix_addr_15_read/26 "/>
</bind>
</comp>

<comp id="314" class="1004" name="in1_buf_0_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="2" slack="0"/>
<pin id="318" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_0_addr/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="324" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_0_load/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="in1_buf_1_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="2" slack="1"/>
<pin id="330" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_1_addr/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="336" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_1_load/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="in1_buf_2_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="2" slack="2"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_2_addr/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="348" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_2_load/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="in1_buf_3_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="2" slack="3"/>
<pin id="354" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_3_addr/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="360" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_3_load/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="in1_buf_4_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="2" slack="4"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_4_addr/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="372" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_4_load/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="in1_buf_5_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="2" slack="5"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_5_addr/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="384" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_5_load/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="in1_buf_6_addr_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="2" slack="6"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_6_addr/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="396" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_6_load/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="in1_buf_7_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="2" slack="7"/>
<pin id="402" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_7_addr/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="408" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_7_load/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="in1_buf_8_addr_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="2" slack="8"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_8_addr/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_access_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="420" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_8_load/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="in1_buf_9_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="2" slack="9"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_9_addr/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="432" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_9_load/11 "/>
</bind>
</comp>

<comp id="434" class="1004" name="out_buf_0_addr_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="2" slack="10"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_0_addr/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="StgValue_144_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="1"/>
<pin id="444" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="in1_buf_10_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="2" slack="10"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_10_addr/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_access_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="456" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_10_load/12 "/>
</bind>
</comp>

<comp id="458" class="1004" name="out_buf_1_addr_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="2" slack="11"/>
<pin id="462" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_1_addr/13 "/>
</bind>
</comp>

<comp id="465" class="1004" name="StgValue_161_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="in1_buf_11_addr_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="2" slack="11"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_11_addr/13 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_access_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="480" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_11_load/13 "/>
</bind>
</comp>

<comp id="482" class="1004" name="out_buf_2_addr_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="2" slack="12"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_2_addr/14 "/>
</bind>
</comp>

<comp id="489" class="1004" name="StgValue_178_access_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/14 "/>
</bind>
</comp>

<comp id="494" class="1004" name="in1_buf_12_addr_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="2" slack="12"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_12_addr/14 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_access_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="504" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_12_load/14 "/>
</bind>
</comp>

<comp id="506" class="1004" name="out_buf_3_addr_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="2" slack="13"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_3_addr/15 "/>
</bind>
</comp>

<comp id="513" class="1004" name="StgValue_195_access_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="1"/>
<pin id="516" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/15 "/>
</bind>
</comp>

<comp id="518" class="1004" name="in1_buf_13_addr_gep_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="2" slack="13"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_13_addr/15 "/>
</bind>
</comp>

<comp id="525" class="1004" name="grp_access_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="528" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_13_load/15 "/>
</bind>
</comp>

<comp id="530" class="1004" name="out_buf_4_addr_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="2" slack="14"/>
<pin id="534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_4_addr/16 "/>
</bind>
</comp>

<comp id="537" class="1004" name="StgValue_212_access_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_212/16 "/>
</bind>
</comp>

<comp id="542" class="1004" name="in1_buf_14_addr_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="2" slack="14"/>
<pin id="546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_14_addr/16 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_access_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="552" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_14_load/16 "/>
</bind>
</comp>

<comp id="554" class="1004" name="in1_buf_15_addr_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="2" slack="14"/>
<pin id="558" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_buf_15_addr/16 "/>
</bind>
</comp>

<comp id="561" class="1004" name="grp_access_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="564" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_buf_15_load/16 "/>
</bind>
</comp>

<comp id="566" class="1004" name="out_buf_5_addr_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="2" slack="15"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_5_addr/17 "/>
</bind>
</comp>

<comp id="573" class="1004" name="StgValue_231_access_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="1"/>
<pin id="576" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_231/17 "/>
</bind>
</comp>

<comp id="578" class="1004" name="out_buf_6_addr_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="2" slack="16"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_6_addr/18 "/>
</bind>
</comp>

<comp id="585" class="1004" name="StgValue_251_access_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="1"/>
<pin id="588" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_251/18 "/>
</bind>
</comp>

<comp id="590" class="1004" name="out_buf_7_addr_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="2" slack="17"/>
<pin id="594" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_7_addr/19 "/>
</bind>
</comp>

<comp id="597" class="1004" name="StgValue_261_access_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_261/19 "/>
</bind>
</comp>

<comp id="602" class="1004" name="out_buf_8_addr_gep_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="2" slack="18"/>
<pin id="606" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_8_addr/20 "/>
</bind>
</comp>

<comp id="609" class="1004" name="StgValue_271_access_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="1"/>
<pin id="612" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_271/20 "/>
</bind>
</comp>

<comp id="614" class="1004" name="out_buf_9_addr_gep_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="0" index="2" bw="2" slack="19"/>
<pin id="618" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_9_addr/21 "/>
</bind>
</comp>

<comp id="621" class="1004" name="StgValue_280_access_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_280/21 "/>
</bind>
</comp>

<comp id="626" class="1004" name="out_buf_10_addr_gep_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="2" slack="20"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_10_addr/22 "/>
</bind>
</comp>

<comp id="633" class="1004" name="StgValue_288_access_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="1"/>
<pin id="636" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_288/22 "/>
</bind>
</comp>

<comp id="638" class="1004" name="out_buf_11_addr_gep_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="0" index="2" bw="2" slack="21"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_11_addr/23 "/>
</bind>
</comp>

<comp id="645" class="1004" name="StgValue_295_access_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="1"/>
<pin id="648" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_295/23 "/>
</bind>
</comp>

<comp id="650" class="1004" name="out_buf_12_addr_gep_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="2" slack="22"/>
<pin id="654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_12_addr/24 "/>
</bind>
</comp>

<comp id="657" class="1004" name="StgValue_301_access_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="1"/>
<pin id="660" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_301/24 "/>
</bind>
</comp>

<comp id="662" class="1004" name="out_buf_13_addr_gep_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="2" slack="23"/>
<pin id="666" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_13_addr/25 "/>
</bind>
</comp>

<comp id="669" class="1004" name="StgValue_306_access_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="1"/>
<pin id="672" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_306/25 "/>
</bind>
</comp>

<comp id="674" class="1004" name="out_buf_14_addr_gep_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="0" index="2" bw="2" slack="24"/>
<pin id="678" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_14_addr/26 "/>
</bind>
</comp>

<comp id="681" class="1004" name="StgValue_310_access_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="1"/>
<pin id="684" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_310/26 "/>
</bind>
</comp>

<comp id="686" class="1004" name="out_buf_15_addr_gep_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="0" index="2" bw="2" slack="25"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_15_addr/27 "/>
</bind>
</comp>

<comp id="693" class="1004" name="StgValue_313_access_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="1"/>
<pin id="696" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_313/27 "/>
</bind>
</comp>

<comp id="698" class="1005" name="k_0_i_i_i_i_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="1"/>
<pin id="700" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="702" class="1004" name="k_0_i_i_i_i_phi_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="705" dir="0" index="2" bw="1" slack="1"/>
<pin id="706" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="707" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="exitcond_i_i_i_i_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="0"/>
<pin id="711" dir="0" index="1" bw="6" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="newIndex2_i_i_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="2" slack="0"/>
<pin id="717" dir="0" index="1" bw="6" slack="0"/>
<pin id="718" dir="0" index="2" bw="4" slack="0"/>
<pin id="719" dir="0" index="3" bw="4" slack="0"/>
<pin id="720" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex2_i_i/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="newIndex3_i_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3_i_i/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="k_i_i_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="0" index="1" bw="6" slack="0"/>
<pin id="733" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_i_i_i/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_5_i_cast_i_i_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="0"/>
<pin id="738" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_cast_i_i/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="imatrix_offset_cast2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="62" slack="2"/>
<pin id="742" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="imatrix_offset_cast2/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="sum_i_i_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="62" slack="0"/>
<pin id="745" dir="0" index="1" bw="6" slack="0"/>
<pin id="746" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sum_cast_i_i_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="63" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast_i_i/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="imatrix_addr_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="0"/>
<pin id="755" dir="0" index="1" bw="64" slack="0"/>
<pin id="756" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_5_i_1_cast_i_i_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="6" slack="0"/>
<pin id="761" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_1_cast_i_i/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sum1_i_i_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="62" slack="1"/>
<pin id="765" dir="0" index="1" bw="6" slack="0"/>
<pin id="766" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1_i_i/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sum1_cast_i_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="63" slack="0"/>
<pin id="770" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum1_cast_i_i/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="imatrix_addr_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="0"/>
<pin id="774" dir="0" index="1" bw="64" slack="0"/>
<pin id="775" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_1/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_5_i_2_cast_i_i_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="6" slack="0"/>
<pin id="780" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_2_cast_i_i/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sum2_i_i_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="62" slack="2"/>
<pin id="784" dir="0" index="1" bw="6" slack="0"/>
<pin id="785" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2_i_i/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sum2_cast_i_i_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="63" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast_i_i/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="imatrix_addr_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="64" slack="0"/>
<pin id="793" dir="0" index="1" bw="64" slack="0"/>
<pin id="794" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_2/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_5_i_3_cast_i_i_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="0"/>
<pin id="799" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_3_cast_i_i/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sum3_i_i_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="62" slack="3"/>
<pin id="803" dir="0" index="1" bw="6" slack="0"/>
<pin id="804" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3_i_i/6 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sum3_cast_i_i_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="63" slack="0"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast_i_i/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="imatrix_addr_3_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="64" slack="0"/>
<pin id="812" dir="0" index="1" bw="64" slack="0"/>
<pin id="813" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_3/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_5_i_4_cast_i_i_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="6" slack="0"/>
<pin id="818" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_4_cast_i_i/7 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sum4_i_i_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="62" slack="4"/>
<pin id="822" dir="0" index="1" bw="6" slack="0"/>
<pin id="823" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4_i_i/7 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sum4_cast_i_i_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="63" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast_i_i/7 "/>
</bind>
</comp>

<comp id="829" class="1004" name="imatrix_addr_4_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="0"/>
<pin id="831" dir="0" index="1" bw="64" slack="0"/>
<pin id="832" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_4/7 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_5_i_5_cast_i_i_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="0"/>
<pin id="837" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_5_cast_i_i/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="sum5_i_i_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="62" slack="5"/>
<pin id="841" dir="0" index="1" bw="6" slack="0"/>
<pin id="842" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5_i_i/8 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sum5_cast_i_i_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="63" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast_i_i/8 "/>
</bind>
</comp>

<comp id="848" class="1004" name="imatrix_addr_5_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="0"/>
<pin id="850" dir="0" index="1" bw="64" slack="0"/>
<pin id="851" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_5/8 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_5_i_6_cast_i_i_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="6" slack="0"/>
<pin id="856" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_6_cast_i_i/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sum6_i_i_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="62" slack="6"/>
<pin id="860" dir="0" index="1" bw="6" slack="0"/>
<pin id="861" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum6_i_i/9 "/>
</bind>
</comp>

<comp id="863" class="1004" name="sum6_cast_i_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="63" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum6_cast_i_i/9 "/>
</bind>
</comp>

<comp id="867" class="1004" name="imatrix_addr_6_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="0"/>
<pin id="869" dir="0" index="1" bw="64" slack="0"/>
<pin id="870" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_6/9 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_5_i_7_cast_i_i_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="0"/>
<pin id="875" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_7_cast_i_i/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sum7_i_i_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="62" slack="7"/>
<pin id="879" dir="0" index="1" bw="6" slack="0"/>
<pin id="880" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum7_i_i/10 "/>
</bind>
</comp>

<comp id="882" class="1004" name="sum7_cast_i_i_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="63" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum7_cast_i_i/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="imatrix_addr_7_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="64" slack="0"/>
<pin id="888" dir="0" index="1" bw="64" slack="0"/>
<pin id="889" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_7/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_5_i_8_cast_i_i_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="0"/>
<pin id="894" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_8_cast_i_i/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sum8_i_i_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="62" slack="8"/>
<pin id="898" dir="0" index="1" bw="6" slack="0"/>
<pin id="899" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8_i_i/11 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sum8_cast_i_i_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="63" slack="0"/>
<pin id="903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum8_cast_i_i/11 "/>
</bind>
</comp>

<comp id="905" class="1004" name="imatrix_addr_8_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="0"/>
<pin id="907" dir="0" index="1" bw="64" slack="0"/>
<pin id="908" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_8/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_5_i_9_cast_i_i_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="0"/>
<pin id="913" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_9_cast_i_i/12 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sum9_i_i_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="62" slack="9"/>
<pin id="917" dir="0" index="1" bw="6" slack="0"/>
<pin id="918" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9_i_i/12 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sum9_cast_i_i_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="63" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast_i_i/12 "/>
</bind>
</comp>

<comp id="924" class="1004" name="imatrix_addr_9_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="64" slack="0"/>
<pin id="926" dir="0" index="1" bw="64" slack="0"/>
<pin id="927" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_9/12 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_5_i_cast_i_i_18_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="6" slack="0"/>
<pin id="932" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_cast_i_i_18/13 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sum10_i_i_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="62" slack="10"/>
<pin id="936" dir="0" index="1" bw="6" slack="0"/>
<pin id="937" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum10_i_i/13 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sum10_cast_i_i_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="63" slack="0"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum10_cast_i_i/13 "/>
</bind>
</comp>

<comp id="943" class="1004" name="imatrix_addr_10_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="64" slack="0"/>
<pin id="945" dir="0" index="1" bw="64" slack="0"/>
<pin id="946" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_10/13 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_5_i_10_cast_i_i_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="6" slack="0"/>
<pin id="951" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_10_cast_i_i/14 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sum11_i_i_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="62" slack="11"/>
<pin id="955" dir="0" index="1" bw="6" slack="0"/>
<pin id="956" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum11_i_i/14 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sum11_cast_i_i_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="63" slack="0"/>
<pin id="960" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum11_cast_i_i/14 "/>
</bind>
</comp>

<comp id="962" class="1004" name="imatrix_addr_11_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="64" slack="0"/>
<pin id="964" dir="0" index="1" bw="64" slack="0"/>
<pin id="965" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_11/14 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_5_i_11_cast_i_i_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="6" slack="0"/>
<pin id="970" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_11_cast_i_i/15 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sum12_i_i_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="62" slack="12"/>
<pin id="974" dir="0" index="1" bw="6" slack="0"/>
<pin id="975" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum12_i_i/15 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sum12_cast_i_i_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="63" slack="0"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum12_cast_i_i/15 "/>
</bind>
</comp>

<comp id="981" class="1004" name="imatrix_addr_12_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="0"/>
<pin id="983" dir="0" index="1" bw="64" slack="0"/>
<pin id="984" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_12/15 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_5_i_12_cast_i_i_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="6" slack="0"/>
<pin id="989" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_12_cast_i_i/16 "/>
</bind>
</comp>

<comp id="991" class="1004" name="sum13_i_i_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="62" slack="13"/>
<pin id="993" dir="0" index="1" bw="6" slack="0"/>
<pin id="994" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum13_i_i/16 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sum13_cast_i_i_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="63" slack="0"/>
<pin id="998" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum13_cast_i_i/16 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="imatrix_addr_13_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="64" slack="0"/>
<pin id="1002" dir="0" index="1" bw="64" slack="0"/>
<pin id="1003" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_13/16 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_5_i_13_cast_i_i_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="0"/>
<pin id="1008" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_13_cast_i_i/17 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sum14_i_i_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="62" slack="14"/>
<pin id="1012" dir="0" index="1" bw="6" slack="0"/>
<pin id="1013" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum14_i_i/17 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sum14_cast_i_i_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="63" slack="0"/>
<pin id="1017" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum14_cast_i_i/17 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="imatrix_addr_14_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="0"/>
<pin id="1021" dir="0" index="1" bw="64" slack="0"/>
<pin id="1022" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_14/17 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_5_i_14_cast_i_i_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="6" slack="0"/>
<pin id="1027" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_14_cast_i_i/17 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sum15_i_i_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="62" slack="14"/>
<pin id="1031" dir="0" index="1" bw="6" slack="0"/>
<pin id="1032" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum15_i_i/17 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sum15_cast_i_i_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="63" slack="0"/>
<pin id="1036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum15_cast_i_i/17 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="imatrix_addr_15_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="64" slack="0"/>
<pin id="1040" dir="0" index="1" bw="64" slack="0"/>
<pin id="1041" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imatrix_addr_15/17 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="imatrix_offset_read_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="62" slack="2"/>
<pin id="1046" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="imatrix_offset_read "/>
</bind>
</comp>

<comp id="1052" class="1005" name="newIndex3_i_i_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="64" slack="1"/>
<pin id="1054" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="newIndex3_i_i "/>
</bind>
</comp>

<comp id="1087" class="1005" name="in1_buf_0_addr_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_0_addr "/>
</bind>
</comp>

<comp id="1092" class="1005" name="k_i_i_i_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="6" slack="0"/>
<pin id="1094" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k_i_i_i "/>
</bind>
</comp>

<comp id="1097" class="1005" name="imatrix_offset_cast2_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="63" slack="1"/>
<pin id="1099" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_offset_cast2 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="imatrix_addr_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr "/>
</bind>
</comp>

<comp id="1122" class="1005" name="in1_buf_1_addr_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_1_addr "/>
</bind>
</comp>

<comp id="1127" class="1005" name="imatrix_addr_1_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="1"/>
<pin id="1129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_1 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="in1_buf_2_addr_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="1"/>
<pin id="1135" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_2_addr "/>
</bind>
</comp>

<comp id="1138" class="1005" name="imatrix_addr_2_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="1"/>
<pin id="1140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_2 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="in1_buf_3_addr_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_3_addr "/>
</bind>
</comp>

<comp id="1149" class="1005" name="imatrix_addr_3_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="1"/>
<pin id="1151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_3 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="in1_buf_4_addr_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_4_addr "/>
</bind>
</comp>

<comp id="1160" class="1005" name="imatrix_addr_4_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="1"/>
<pin id="1162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_4 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="in1_buf_5_addr_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_5_addr "/>
</bind>
</comp>

<comp id="1171" class="1005" name="imatrix_addr_5_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="1"/>
<pin id="1173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_5 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="in1_buf_6_addr_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_6_addr "/>
</bind>
</comp>

<comp id="1182" class="1005" name="imatrix_addr_6_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_6 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="in1_buf_7_addr_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="1"/>
<pin id="1190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_7_addr "/>
</bind>
</comp>

<comp id="1193" class="1005" name="imatrix_addr_7_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="1"/>
<pin id="1195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_7 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="in1_buf_8_addr_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_8_addr "/>
</bind>
</comp>

<comp id="1204" class="1005" name="imatrix_addr_read_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_read "/>
</bind>
</comp>

<comp id="1209" class="1005" name="imatrix_addr_8_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_8 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="in1_buf_9_addr_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_9_addr "/>
</bind>
</comp>

<comp id="1220" class="1005" name="imatrix_addr_1_read_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_1_read "/>
</bind>
</comp>

<comp id="1225" class="1005" name="imatrix_addr_9_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="1"/>
<pin id="1227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_9 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="in1_buf_10_addr_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="1"/>
<pin id="1233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_10_addr "/>
</bind>
</comp>

<comp id="1236" class="1005" name="imatrix_addr_2_read_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_2_read "/>
</bind>
</comp>

<comp id="1241" class="1005" name="imatrix_addr_10_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="1"/>
<pin id="1243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_10 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="in1_buf_11_addr_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="1"/>
<pin id="1249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_11_addr "/>
</bind>
</comp>

<comp id="1252" class="1005" name="imatrix_addr_3_read_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="1"/>
<pin id="1254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_3_read "/>
</bind>
</comp>

<comp id="1257" class="1005" name="imatrix_addr_11_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="1"/>
<pin id="1259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_11 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="in1_buf_12_addr_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="1"/>
<pin id="1265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_12_addr "/>
</bind>
</comp>

<comp id="1268" class="1005" name="imatrix_addr_4_read_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="1"/>
<pin id="1270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_4_read "/>
</bind>
</comp>

<comp id="1273" class="1005" name="imatrix_addr_12_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="1"/>
<pin id="1275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_12 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="in1_buf_13_addr_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="1"/>
<pin id="1281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_13_addr "/>
</bind>
</comp>

<comp id="1284" class="1005" name="imatrix_addr_5_read_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_5_read "/>
</bind>
</comp>

<comp id="1289" class="1005" name="imatrix_addr_13_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_13 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="in1_buf_14_addr_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_14_addr "/>
</bind>
</comp>

<comp id="1300" class="1005" name="in1_buf_15_addr_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in1_buf_15_addr "/>
</bind>
</comp>

<comp id="1305" class="1005" name="imatrix_addr_6_read_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="1"/>
<pin id="1307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_6_read "/>
</bind>
</comp>

<comp id="1310" class="1005" name="imatrix_addr_14_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_14 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="imatrix_addr_15_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="2"/>
<pin id="1318" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="imatrix_addr_15 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="imatrix_addr_7_read_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_7_read "/>
</bind>
</comp>

<comp id="1327" class="1005" name="imatrix_addr_8_read_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="1"/>
<pin id="1329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_8_read "/>
</bind>
</comp>

<comp id="1332" class="1005" name="imatrix_addr_9_read_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_9_read "/>
</bind>
</comp>

<comp id="1337" class="1005" name="imatrix_addr_10_read_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_10_read "/>
</bind>
</comp>

<comp id="1342" class="1005" name="imatrix_addr_11_read_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="1"/>
<pin id="1344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_11_read "/>
</bind>
</comp>

<comp id="1347" class="1005" name="imatrix_addr_12_read_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_12_read "/>
</bind>
</comp>

<comp id="1352" class="1005" name="imatrix_addr_13_read_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_13_read "/>
</bind>
</comp>

<comp id="1357" class="1005" name="imatrix_addr_14_read_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_14_read "/>
</bind>
</comp>

<comp id="1362" class="1005" name="imatrix_addr_15_read_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imatrix_addr_15_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="90" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="110" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="112" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="110" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="112" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="110" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="112" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="110" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="112" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="110" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="112" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="110" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="112" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="110" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="112" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="114" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="110" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="112" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="114" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="110" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="112" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="114" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="110" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="112" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="114" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="110" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="112" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="114" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="110" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="112" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="114" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="110" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="112" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="114" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="110" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="112" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="114" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="110" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="112" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="114" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="110" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="112" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="114" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="114" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="114" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="114" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="114" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="114" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="114" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="106" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="8" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="106" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="12" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="106" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="106" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="106" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="106" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="106" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="106" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="106" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="106" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="6" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="106" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="44" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="106" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="10" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="106" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="106" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="14" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="106" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="52" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="106" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="18" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="106" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="106" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="535"><net_src comp="22" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="106" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="530" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="60" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="106" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="542" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="64" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="106" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="571"><net_src comp="26" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="106" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="583"><net_src comp="30" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="106" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="578" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="595"><net_src comp="34" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="106" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="38" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="106" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="602" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="42" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="106" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="46" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="106" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="626" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="50" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="106" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="54" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="106" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="667"><net_src comp="58" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="106" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="679"><net_src comp="62" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="106" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="66" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="106" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="686" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="701"><net_src comp="92" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="698" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="702" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="98" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="100" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="702" pin="4"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="102" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="104" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="728"><net_src comp="715" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="734"><net_src comp="702" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="108" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="321" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="736" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="2" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="333" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="763" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="2" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="345" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="782" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="2" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="787" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="800"><net_src comp="357" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="801" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="2" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="369" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="828"><net_src comp="820" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="2" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="825" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="381" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="839" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="2" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="393" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="858" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="2" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="863" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="405" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="885"><net_src comp="877" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="2" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="882" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="417" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="896" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="2" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="429" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="911" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="923"><net_src comp="915" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="2" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="920" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="453" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="930" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="942"><net_src comp="934" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="2" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="939" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="477" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="957"><net_src comp="949" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="961"><net_src comp="953" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="2" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="958" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="971"><net_src comp="501" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="968" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="980"><net_src comp="972" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="2" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="525" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="987" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="999"><net_src comp="991" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="2" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="549" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1018"><net_src comp="1010" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="2" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="561" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1037"><net_src comp="1029" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1042"><net_src comp="2" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1034" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="116" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1055"><net_src comp="725" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1058"><net_src comp="1052" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1059"><net_src comp="1052" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1061"><net_src comp="1052" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1062"><net_src comp="1052" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1063"><net_src comp="1052" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1064"><net_src comp="1052" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1065"><net_src comp="1052" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1066"><net_src comp="1052" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1067"><net_src comp="1052" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1068"><net_src comp="1052" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="1069"><net_src comp="1052" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1070"><net_src comp="1052" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1071"><net_src comp="1052" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1072"><net_src comp="1052" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="1073"><net_src comp="1052" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="1074"><net_src comp="1052" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="1075"><net_src comp="1052" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="1076"><net_src comp="1052" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="1077"><net_src comp="1052" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1078"><net_src comp="1052" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="1079"><net_src comp="1052" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="1080"><net_src comp="1052" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="1081"><net_src comp="1052" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="1082"><net_src comp="1052" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="1083"><net_src comp="1052" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="1084"><net_src comp="1052" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="1085"><net_src comp="1052" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="1086"><net_src comp="1052" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="1090"><net_src comp="314" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1095"><net_src comp="730" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1100"><net_src comp="740" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1103"><net_src comp="1097" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1104"><net_src comp="1097" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1105"><net_src comp="1097" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1106"><net_src comp="1097" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1107"><net_src comp="1097" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1108"><net_src comp="1097" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1109"><net_src comp="1097" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1110"><net_src comp="1097" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1111"><net_src comp="1097" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1112"><net_src comp="1097" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1113"><net_src comp="1097" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1114"><net_src comp="1097" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1115"><net_src comp="1097" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1119"><net_src comp="753" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="1125"><net_src comp="326" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1130"><net_src comp="772" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="1136"><net_src comp="338" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1141"><net_src comp="791" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="1147"><net_src comp="350" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1152"><net_src comp="810" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="1158"><net_src comp="362" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1163"><net_src comp="829" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1169"><net_src comp="374" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1174"><net_src comp="848" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1180"><net_src comp="386" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1185"><net_src comp="867" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1191"><net_src comp="398" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1196"><net_src comp="886" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1202"><net_src comp="410" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1207"><net_src comp="171" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1212"><net_src comp="905" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1218"><net_src comp="422" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1223"><net_src comp="183" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1228"><net_src comp="924" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="1234"><net_src comp="446" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1239"><net_src comp="195" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1244"><net_src comp="943" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1250"><net_src comp="470" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1255"><net_src comp="207" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="1260"><net_src comp="962" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="1266"><net_src comp="494" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1271"><net_src comp="219" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1276"><net_src comp="981" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1282"><net_src comp="518" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1287"><net_src comp="231" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1292"><net_src comp="1000" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="1298"><net_src comp="542" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1303"><net_src comp="554" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1308"><net_src comp="243" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1313"><net_src comp="1019" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1319"><net_src comp="1038" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1325"><net_src comp="255" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1330"><net_src comp="267" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1335"><net_src comp="279" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1340"><net_src comp="284" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1345"><net_src comp="289" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1350"><net_src comp="294" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1355"><net_src comp="299" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1360"><net_src comp="304" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1365"><net_src comp="309" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="693" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imatrix | {}
	Port: out_buf_0 | {12 }
	Port: out_buf_1 | {13 }
	Port: out_buf_2 | {14 }
	Port: out_buf_3 | {15 }
	Port: out_buf_4 | {16 }
	Port: out_buf_5 | {17 }
	Port: out_buf_6 | {18 }
	Port: out_buf_7 | {19 }
	Port: out_buf_8 | {20 }
	Port: out_buf_9 | {21 }
	Port: out_buf_10 | {22 }
	Port: out_buf_11 | {23 }
	Port: out_buf_12 | {24 }
	Port: out_buf_13 | {25 }
	Port: out_buf_14 | {26 }
	Port: out_buf_15 | {27 }
 - Input state : 
	Port: Loop_1_proc : in1_buf_0 | {2 3 }
	Port: Loop_1_proc : imatrix | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
	Port: Loop_1_proc : imatrix_offset | {1 }
	Port: Loop_1_proc : in1_buf_1 | {3 4 }
	Port: Loop_1_proc : in1_buf_2 | {4 5 }
	Port: Loop_1_proc : in1_buf_3 | {5 6 }
	Port: Loop_1_proc : in1_buf_4 | {6 7 }
	Port: Loop_1_proc : in1_buf_5 | {7 8 }
	Port: Loop_1_proc : in1_buf_6 | {8 9 }
	Port: Loop_1_proc : in1_buf_7 | {9 10 }
	Port: Loop_1_proc : in1_buf_8 | {10 11 }
	Port: Loop_1_proc : in1_buf_9 | {11 12 }
	Port: Loop_1_proc : in1_buf_10 | {12 13 }
	Port: Loop_1_proc : in1_buf_11 | {13 14 }
	Port: Loop_1_proc : in1_buf_12 | {14 15 }
	Port: Loop_1_proc : in1_buf_13 | {15 16 }
	Port: Loop_1_proc : in1_buf_14 | {16 17 }
	Port: Loop_1_proc : in1_buf_15 | {16 17 }
  - Chain level:
	State 1
	State 2
		exitcond_i_i_i_i : 1
		StgValue_36 : 2
		newIndex2_i_i : 1
		newIndex3_i_i : 2
		in1_buf_0_addr : 3
		in1_buf_0_load : 4
		k_i_i_i : 1
	State 3
		tmp_5_i_cast_i_i : 1
		sum_i_i : 2
		sum_cast_i_i : 3
		imatrix_addr : 4
		in1_buf_1_load : 1
	State 4
		tmp_5_i_1_cast_i_i : 1
		sum1_i_i : 2
		sum1_cast_i_i : 3
		imatrix_addr_1 : 4
		in1_buf_2_load : 1
	State 5
		tmp_5_i_2_cast_i_i : 1
		sum2_i_i : 2
		sum2_cast_i_i : 3
		imatrix_addr_2 : 4
		in1_buf_3_load : 1
	State 6
		tmp_5_i_3_cast_i_i : 1
		sum3_i_i : 2
		sum3_cast_i_i : 3
		imatrix_addr_3 : 4
		in1_buf_4_load : 1
	State 7
		tmp_5_i_4_cast_i_i : 1
		sum4_i_i : 2
		sum4_cast_i_i : 3
		imatrix_addr_4 : 4
		in1_buf_5_load : 1
	State 8
		tmp_5_i_5_cast_i_i : 1
		sum5_i_i : 2
		sum5_cast_i_i : 3
		imatrix_addr_5 : 4
		in1_buf_6_load : 1
	State 9
		tmp_5_i_6_cast_i_i : 1
		sum6_i_i : 2
		sum6_cast_i_i : 3
		imatrix_addr_6 : 4
		in1_buf_7_load : 1
	State 10
		tmp_5_i_7_cast_i_i : 1
		sum7_i_i : 2
		sum7_cast_i_i : 3
		imatrix_addr_7 : 4
		in1_buf_8_load : 1
	State 11
		tmp_5_i_8_cast_i_i : 1
		sum8_i_i : 2
		sum8_cast_i_i : 3
		imatrix_addr_8 : 4
		in1_buf_9_load : 1
	State 12
		StgValue_144 : 1
		tmp_5_i_9_cast_i_i : 1
		sum9_i_i : 2
		sum9_cast_i_i : 3
		imatrix_addr_9 : 4
		in1_buf_10_load : 1
	State 13
		StgValue_161 : 1
		tmp_5_i_cast_i_i_18 : 1
		sum10_i_i : 2
		sum10_cast_i_i : 3
		imatrix_addr_10 : 4
		in1_buf_11_load : 1
	State 14
		StgValue_178 : 1
		tmp_5_i_10_cast_i_i : 1
		sum11_i_i : 2
		sum11_cast_i_i : 3
		imatrix_addr_11 : 4
		in1_buf_12_load : 1
	State 15
		StgValue_195 : 1
		tmp_5_i_11_cast_i_i : 1
		sum12_i_i : 2
		sum12_cast_i_i : 3
		imatrix_addr_12 : 4
		in1_buf_13_load : 1
	State 16
		StgValue_212 : 1
		tmp_5_i_12_cast_i_i : 1
		sum13_i_i : 2
		sum13_cast_i_i : 3
		imatrix_addr_13 : 4
		in1_buf_14_load : 1
		in1_buf_15_load : 1
	State 17
		StgValue_231 : 1
		tmp_5_i_13_cast_i_i : 1
		sum14_i_i : 2
		sum14_cast_i_i : 3
		imatrix_addr_14 : 4
		tmp_5_i_14_cast_i_i : 1
		sum15_i_i : 2
		sum15_cast_i_i : 3
		imatrix_addr_15 : 4
	State 18
		StgValue_251 : 1
	State 19
		StgValue_261 : 1
	State 20
		StgValue_271 : 1
	State 21
		StgValue_280 : 1
	State 22
		StgValue_288 : 1
	State 23
		StgValue_295 : 1
	State 24
		StgValue_301 : 1
	State 25
		StgValue_306 : 1
	State 26
		StgValue_310 : 1
	State 27
		StgValue_313 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |          k_i_i_i_fu_730          |    0    |    15   |
|          |          sum_i_i_fu_743          |    0    |    69   |
|          |          sum1_i_i_fu_763         |    0    |    69   |
|          |          sum2_i_i_fu_782         |    0    |    69   |
|          |          sum3_i_i_fu_801         |    0    |    69   |
|          |          sum4_i_i_fu_820         |    0    |    69   |
|          |          sum5_i_i_fu_839         |    0    |    69   |
|          |          sum6_i_i_fu_858         |    0    |    69   |
|    add   |          sum7_i_i_fu_877         |    0    |    69   |
|          |          sum8_i_i_fu_896         |    0    |    69   |
|          |          sum9_i_i_fu_915         |    0    |    69   |
|          |         sum10_i_i_fu_934         |    0    |    69   |
|          |         sum11_i_i_fu_953         |    0    |    69   |
|          |         sum12_i_i_fu_972         |    0    |    69   |
|          |         sum13_i_i_fu_991         |    0    |    69   |
|          |         sum14_i_i_fu_1010        |    0    |    69   |
|          |         sum15_i_i_fu_1029        |    0    |    69   |
|----------|----------------------------------|---------|---------|
|   icmp   |      exitcond_i_i_i_i_fu_709     |    0    |    11   |
|----------|----------------------------------|---------|---------|
|          |  imatrix_offset_read_read_fu_116 |    0    |    0    |
|          |   imatrix_addr_read_read_fu_171  |    0    |    0    |
|          |  imatrix_addr_1_read_read_fu_183 |    0    |    0    |
|          |  imatrix_addr_2_read_read_fu_195 |    0    |    0    |
|          |  imatrix_addr_3_read_read_fu_207 |    0    |    0    |
|          |  imatrix_addr_4_read_read_fu_219 |    0    |    0    |
|          |  imatrix_addr_5_read_read_fu_231 |    0    |    0    |
|          |  imatrix_addr_6_read_read_fu_243 |    0    |    0    |
|   read   |  imatrix_addr_7_read_read_fu_255 |    0    |    0    |
|          |  imatrix_addr_8_read_read_fu_267 |    0    |    0    |
|          |  imatrix_addr_9_read_read_fu_279 |    0    |    0    |
|          | imatrix_addr_10_read_read_fu_284 |    0    |    0    |
|          | imatrix_addr_11_read_read_fu_289 |    0    |    0    |
|          | imatrix_addr_12_read_read_fu_294 |    0    |    0    |
|          | imatrix_addr_13_read_read_fu_299 |    0    |    0    |
|          | imatrix_addr_14_read_read_fu_304 |    0    |    0    |
|          | imatrix_addr_15_read_read_fu_309 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        grp_readreq_fu_122        |    0    |    0    |
|          |        grp_readreq_fu_129        |    0    |    0    |
|          |        grp_readreq_fu_136        |    0    |    0    |
|          |        grp_readreq_fu_143        |    0    |    0    |
|          |        grp_readreq_fu_150        |    0    |    0    |
|          |        grp_readreq_fu_157        |    0    |    0    |
|          |        grp_readreq_fu_164        |    0    |    0    |
|  readreq |        grp_readreq_fu_176        |    0    |    0    |
|          |        grp_readreq_fu_188        |    0    |    0    |
|          |        grp_readreq_fu_200        |    0    |    0    |
|          |        grp_readreq_fu_212        |    0    |    0    |
|          |        grp_readreq_fu_224        |    0    |    0    |
|          |        grp_readreq_fu_236        |    0    |    0    |
|          |        grp_readreq_fu_248        |    0    |    0    |
|          |        grp_readreq_fu_260        |    0    |    0    |
|          |        grp_readreq_fu_272        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|       newIndex2_i_i_fu_715       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       newIndex3_i_i_fu_725       |    0    |    0    |
|          |      tmp_5_i_cast_i_i_fu_736     |    0    |    0    |
|          |    imatrix_offset_cast2_fu_740   |    0    |    0    |
|          |        sum_cast_i_i_fu_749       |    0    |    0    |
|          |     tmp_5_i_1_cast_i_i_fu_759    |    0    |    0    |
|          |       sum1_cast_i_i_fu_768       |    0    |    0    |
|          |     tmp_5_i_2_cast_i_i_fu_778    |    0    |    0    |
|          |       sum2_cast_i_i_fu_787       |    0    |    0    |
|          |     tmp_5_i_3_cast_i_i_fu_797    |    0    |    0    |
|          |       sum3_cast_i_i_fu_806       |    0    |    0    |
|          |     tmp_5_i_4_cast_i_i_fu_816    |    0    |    0    |
|          |       sum4_cast_i_i_fu_825       |    0    |    0    |
|          |     tmp_5_i_5_cast_i_i_fu_835    |    0    |    0    |
|          |       sum5_cast_i_i_fu_844       |    0    |    0    |
|          |     tmp_5_i_6_cast_i_i_fu_854    |    0    |    0    |
|          |       sum6_cast_i_i_fu_863       |    0    |    0    |
|   zext   |     tmp_5_i_7_cast_i_i_fu_873    |    0    |    0    |
|          |       sum7_cast_i_i_fu_882       |    0    |    0    |
|          |     tmp_5_i_8_cast_i_i_fu_892    |    0    |    0    |
|          |       sum8_cast_i_i_fu_901       |    0    |    0    |
|          |     tmp_5_i_9_cast_i_i_fu_911    |    0    |    0    |
|          |       sum9_cast_i_i_fu_920       |    0    |    0    |
|          |    tmp_5_i_cast_i_i_18_fu_930    |    0    |    0    |
|          |       sum10_cast_i_i_fu_939      |    0    |    0    |
|          |    tmp_5_i_10_cast_i_i_fu_949    |    0    |    0    |
|          |       sum11_cast_i_i_fu_958      |    0    |    0    |
|          |    tmp_5_i_11_cast_i_i_fu_968    |    0    |    0    |
|          |       sum12_cast_i_i_fu_977      |    0    |    0    |
|          |    tmp_5_i_12_cast_i_i_fu_987    |    0    |    0    |
|          |       sum13_cast_i_i_fu_996      |    0    |    0    |
|          |    tmp_5_i_13_cast_i_i_fu_1006   |    0    |    0    |
|          |      sum14_cast_i_i_fu_1015      |    0    |    0    |
|          |    tmp_5_i_14_cast_i_i_fu_1025   |    0    |    0    |
|          |      sum15_cast_i_i_fu_1034      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   1130  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|imatrix_addr_10_read_reg_1337|   32   |
|   imatrix_addr_10_reg_1241  |   32   |
|imatrix_addr_11_read_reg_1342|   32   |
|   imatrix_addr_11_reg_1257  |   32   |
|imatrix_addr_12_read_reg_1347|   32   |
|   imatrix_addr_12_reg_1273  |   32   |
|imatrix_addr_13_read_reg_1352|   32   |
|   imatrix_addr_13_reg_1289  |   32   |
|imatrix_addr_14_read_reg_1357|   32   |
|   imatrix_addr_14_reg_1310  |   32   |
|imatrix_addr_15_read_reg_1362|   32   |
|   imatrix_addr_15_reg_1316  |   32   |
| imatrix_addr_1_read_reg_1220|   32   |
|   imatrix_addr_1_reg_1127   |   32   |
| imatrix_addr_2_read_reg_1236|   32   |
|   imatrix_addr_2_reg_1138   |   32   |
| imatrix_addr_3_read_reg_1252|   32   |
|   imatrix_addr_3_reg_1149   |   32   |
| imatrix_addr_4_read_reg_1268|   32   |
|   imatrix_addr_4_reg_1160   |   32   |
| imatrix_addr_5_read_reg_1284|   32   |
|   imatrix_addr_5_reg_1171   |   32   |
| imatrix_addr_6_read_reg_1305|   32   |
|   imatrix_addr_6_reg_1182   |   32   |
| imatrix_addr_7_read_reg_1322|   32   |
|   imatrix_addr_7_reg_1193   |   32   |
| imatrix_addr_8_read_reg_1327|   32   |
|   imatrix_addr_8_reg_1209   |   32   |
| imatrix_addr_9_read_reg_1332|   32   |
|   imatrix_addr_9_reg_1225   |   32   |
|  imatrix_addr_read_reg_1204 |   32   |
|    imatrix_addr_reg_1116    |   32   |
|imatrix_offset_cast2_reg_1097|   63   |
| imatrix_offset_read_reg_1044|   62   |
|   in1_buf_0_addr_reg_1087   |    1   |
|   in1_buf_10_addr_reg_1231  |    1   |
|   in1_buf_11_addr_reg_1247  |    1   |
|   in1_buf_12_addr_reg_1263  |    1   |
|   in1_buf_13_addr_reg_1279  |    1   |
|   in1_buf_14_addr_reg_1295  |    1   |
|   in1_buf_15_addr_reg_1300  |    1   |
|   in1_buf_1_addr_reg_1122   |    1   |
|   in1_buf_2_addr_reg_1133   |    1   |
|   in1_buf_3_addr_reg_1144   |    1   |
|   in1_buf_4_addr_reg_1155   |    1   |
|   in1_buf_5_addr_reg_1166   |    1   |
|   in1_buf_6_addr_reg_1177   |    1   |
|   in1_buf_7_addr_reg_1188   |    1   |
|   in1_buf_8_addr_reg_1199   |    1   |
|   in1_buf_9_addr_reg_1215   |    1   |
|     k_0_i_i_i_i_reg_698     |    6   |
|       k_i_i_i_reg_1092      |    6   |
|    newIndex3_i_i_reg_1052   |   64   |
+-----------------------------+--------+
|            Total            |  1241  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_321 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_333 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_345 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_357 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_369 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_381 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_393 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_405 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_417 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_429 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_453 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_477 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_501 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_525 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_549 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_561 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  10.496 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1130  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   144  |
|  Register |    -   |  1241  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |  1241  |  1274  |
+-----------+--------+--------+--------+
