<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>FMLAL (multiple and indexed vector, FP16 to FP32) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">FMLAL (multiple and indexed vector, FP16 to FP32)</h2><p>Multi-vector half-precision multiply-add by indexed element to single-precision</p>
      <p class="aml">This instruction widens all 16-bit half-precision elements in the
one, two, or four first source vectors and the indexed element of the second source vector to
single-precision format, then multiplies the corresponding elements and destructively adds these
values without intermediate rounding to the overlapping 32-bit
single-precision elements of the ZA double-vector groups.</p>
      <p class="aml">The half-precision elements within the second source vector are specified using a
3-bit immediate index that selects the same element position within each 128-bit
vector segment.</p>
      <p class="aml">The double-vector
group within all of, each half of,
or each quarter of the ZA array is selected by the sum
of the vector select register and offset range, modulo all, half, or quarter the number of ZA array vectors.</p>
      <p class="aml">The vector group symbol, VGx2 or VGx4, indicates that
the ZA operand consists of two or four ZA double-vector
groups
respectively. The vector group symbol is preferred
for disassembly, but optional in assembler source code.</p>
      <p class="aml">This instruction follows SME ZA-targeting floating-point behaviors.</p>
      <p class="aml">This instruction is unpredicated.</p>
    
    <p class="desc">
      It has encodings from 3 classes:
      <a href="#iclass_one_za_double_vector">One ZA double-vector</a>
      , 
      <a href="#iclass_two_za_double_vectors">Two ZA double-vectors</a>
       and 
      <a href="#iclass_four_za_double_vectors">Four ZA double-vectors</a>
    </p>
    <h3 class="classheading"><a id="iclass_one_za_double_vector"/>One ZA double-vector<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="4" class="lr">Zm</td><td class="lr">i3h</td><td colspan="2" class="lr">Rv</td><td class="lr">1</td><td colspan="2" class="lr">i3l</td><td colspan="5" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td colspan="3" class="lr">off3</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="5"/><td class="droppedname">op</td><td class="droppedname">S</td><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="fmlal_za_zzi_1"/><p class="asm-code">FMLAL  ZA.S[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1" title="For the &quot;One ZA double-vector&quot; variant: is the first vector select offset, encoded as &quot;off3&quot; field times 2.">&lt;offs1&gt;</a>:<a href="#offs2" title="For the &quot;One ZA double-vector&quot; variant: is the second vector select offset, encoded as &quot;off3&quot; field times 2 plus 1.">&lt;offs2&gt;</a>], <a href="#Zn__2" title="Is the name of the first source scalable vector register, encoded in the &quot;Zn&quot; field.">&lt;Zn&gt;</a>.H, <a href="#Zm__2" title="For the &quot;Double-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.H[<a href="#index__18" title="For the &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;One ZA quad-vector of 64-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the element index, in the range 0 to 7, encoded in the &quot;i3h:i3l&quot; fields.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let v : integer = UInt('010'::Rv);
let n : integer = UInt(Zn);
let m : integer = UInt('0'::Zm);
let offset : integer = UInt(off3::'0');
let index : integer = UInt(i3h::i3l);
let nreg : integer{} = 1;</p>
    <h3 class="classheading"><a id="iclass_two_za_double_vectors"/>Two ZA double-vectors<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td colspan="4" class="lr">Zm</td><td class="lr">0</td><td colspan="2" class="lr">Rv</td><td class="lr">1</td><td colspan="2" class="lr">i3h</td><td colspan="4" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">i3l</td><td colspan="2" class="lr">off2</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="4"/><td/><td class="droppedname">op</td><td class="droppedname">S</td><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="fmlal_za_zzi_2xi"/><p class="asm-code">FMLAL  ZA.S[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__2" title="For the &quot;Four ZA double-vectors&quot; and &quot;Two ZA double-vectors&quot; variants: is the first vector select offset, encoded as &quot;off2&quot; field times 2.">&lt;offs1&gt;</a>:<a href="#offs2__2" title="For the &quot;Four ZA double-vectors&quot; and &quot;Two ZA double-vectors&quot; variants: is the second vector select offset, encoded as &quot;off2&quot; field times 2 plus 1.">&lt;offs2&gt;</a>{, VGx2}], { <a href="#Zn1__2" title="For the &quot;Two ZA double-vectors&quot; variant: is the name of the first scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 2.">&lt;Zn1&gt;</a>.H-<a href="#Zn2__2" title="Is the name of the second scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 2 plus 1.">&lt;Zn2&gt;</a>.H }, <a href="#Zm__2" title="For the &quot;Double-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.H[<a href="#index__18" title="For the &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;One ZA quad-vector of 64-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the element index, in the range 0 to 7, encoded in the &quot;i3h:i3l&quot; fields.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let v : integer = UInt('010'::Rv);
let n : integer = UInt(Zn::'0');
let m : integer = UInt('0'::Zm);
let offset : integer = UInt(off2::'0');
let index : integer = UInt(i3h::i3l);
let nreg : integer{} = 2;</p>
    <h3 class="classheading"><a id="iclass_four_za_double_vectors"/>Four ZA double-vectors<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td colspan="4" class="lr">Zm</td><td class="lr">1</td><td colspan="2" class="lr">Rv</td><td class="lr">1</td><td colspan="2" class="lr">i3h</td><td colspan="3" class="lr">Zn</td><td class="l">0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">i3l</td><td colspan="2" class="lr">off2</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="2"/><td colspan="3"/><td colspan="2"/><td class="droppedname">op</td><td class="droppedname">S</td><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="fmlal_za_zzi_4xi"/><p class="asm-code">FMLAL  ZA.S[<a href="#Wv" title="Is the 32-bit name of the vector select register W8-W11, encoded in the &quot;Rv&quot; field.">&lt;Wv&gt;</a>, <a href="#offs1__2" title="For the &quot;Four ZA double-vectors&quot; and &quot;Two ZA double-vectors&quot; variants: is the first vector select offset, encoded as &quot;off2&quot; field times 2.">&lt;offs1&gt;</a>:<a href="#offs2__2" title="For the &quot;Four ZA double-vectors&quot; and &quot;Two ZA double-vectors&quot; variants: is the second vector select offset, encoded as &quot;off2&quot; field times 2 plus 1.">&lt;offs2&gt;</a>{, VGx4}], { <a href="#Zn1__3" title="For the &quot;Four ZA double-vectors&quot; variant: is the name of the first scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 4.">&lt;Zn1&gt;</a>.H-<a href="#Zn4__2" title="Is the name of the fourth scalable vector register of the first source multi-vector group, encoded as &quot;Zn&quot; times 4 plus 3.">&lt;Zn4&gt;</a>.H }, <a href="#Zm__2" title="For the &quot;Double-precision&quot; variant: is the name of the second source scalable vector register Z0-Z15, encoded in the &quot;Zm&quot; field.">&lt;Zm&gt;</a>.H[<a href="#index__18" title="For the &quot;Four ZA quad-vectors of 64-bit elements&quot;, &quot;One ZA quad-vector of 64-bit elements&quot;, and &quot;Two ZA quad-vectors of 64-bit elements&quot; variants: is the element index, in the range 0 to 7, encoded in the &quot;i3h:i3l&quot; fields.">&lt;index&gt;</a>]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let v : integer = UInt('010'::Rv);
let n : integer = UInt(Zn::'00');
let m : integer = UInt('0'::Zm);
let offset : integer = UInt(off2::'0');
let index : integer = UInt(i3h::i3l);
let nreg : integer{} = 4;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wv&gt;</td><td><a id="Wv"/>
        
          <p class="aml">Is the 32-bit name of the vector select register W8-W11, encoded in the "Rv" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offs1&gt;</td><td><a id="offs1"/>
        
          <p class="aml">For the "One ZA double-vector" variant: is the first vector select offset, encoded as "off3" field times 2.</p>
        
      </td></tr><tr><td/><td><a id="offs1__2"/>
        
          <p class="aml">For the "Four ZA double-vectors" and "Two ZA double-vectors" variants: is the first vector select offset, encoded as "off2" field times 2.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offs2&gt;</td><td><a id="offs2"/>
        
          <p class="aml">For the "One ZA double-vector" variant: is the second vector select offset, encoded as "off3" field times 2 plus 1.</p>
        
      </td></tr><tr><td/><td><a id="offs2__2"/>
        
          <p class="aml">For the "Four ZA double-vectors" and "Two ZA double-vectors" variants: is the second vector select offset, encoded as "off2" field times 2 plus 1.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn&gt;</td><td><a id="Zn__2"/>
        
          <p class="aml">Is the name of the first source scalable vector register, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zm&gt;</td><td><a id="Zm__2"/>
        
          <p class="aml">Is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;index&gt;</td><td><a id="index__18"/>
        
          <p class="aml">Is the element index, in the range 0 to 7, encoded in the "i3h:i3l" fields.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1&gt;</td><td><a id="Zn1__2"/>
        
          <p class="aml">For the "Two ZA double-vectors" variant: is the name of the first scalable vector register of the first source multi-vector group, encoded as "Zn" times 2.</p>
        
      </td></tr><tr><td/><td><a id="Zn1__3"/>
        
          <p class="aml">For the "Four ZA double-vectors" variant: is the name of the first scalable vector register of the first source multi-vector group, encoded as "Zn" times 4.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn2&gt;</td><td><a id="Zn2__2"/>
        
          <p class="aml">Is the name of the second scalable vector register of the first source multi-vector group, encoded as "Zn" times 2 plus 1.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn4&gt;</td><td><a id="Zn4__2"/>
        
          <p class="aml">Is the name of the fourth scalable vector register of the first source multi-vector group, encoded as "Zn" times 4 plus 3.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckStreamingSVEAndZAEnabled();
let VL : integer{} = CurrentVL();
let elements : integer = VL DIV 32;
let vectors : integer = VL DIV 8;
let vstride : integer = vectors DIV nreg;
let eltspersegment : integer = 128 DIV 32;
let vbase : bits(32) = X{}(v);
var vec : integer = (UInt(vbase) + offset) MOD vstride;
var result : bits(VL);
vec = vec - (vec MOD 2);

for r = 0 to nreg-1 do
    let op1 : bits(VL) = Z{}(n+r);
    let op2 : bits(VL) = Z{}(m);
    for i = 0 to 1 do
        let op3 : bits(VL) = ZAvector{}(vec + i);
        for e = 0 to elements-1 do
            let segmentbase : integer = e - (e MOD eltspersegment);
            let s : integer = 2 * segmentbase + index;
            let elem1 : bits(16) = op1[(2 * e + i)*:(16)];
            let elem2 : bits(16) = op2[s*:(16)];
            let elem3 : bits(32) = op3[e*:(32)];
            result[e*:(32)] = <a href="shared_pseudocode.html#func_FPMulAddH_ZA_4" title="">FPMulAddH_ZA</a>(elem3, elem1, elem2,
                                                    FPCR());
        end;
        <a href="shared_pseudocode.html#accessor_ZAvector_2" title="">ZAvector</a>{VL}(vec + i) = result;
    end;
    vec = vec + vstride;
end;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
