
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401f38 <.init>:
  401f38:	stp	x29, x30, [sp, #-16]!
  401f3c:	mov	x29, sp
  401f40:	bl	402610 <tigetstr@plt+0x60>
  401f44:	ldp	x29, x30, [sp], #16
  401f48:	ret

Disassembly of section .plt:

0000000000401f50 <mbrtowc@plt-0x20>:
  401f50:	stp	x16, x30, [sp, #-16]!
  401f54:	adrp	x16, 420000 <tigetstr@plt+0x1da50>
  401f58:	ldr	x17, [x16, #4088]
  401f5c:	add	x16, x16, #0xff8
  401f60:	br	x17
  401f64:	nop
  401f68:	nop
  401f6c:	nop

0000000000401f70 <mbrtowc@plt>:
  401f70:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  401f74:	ldr	x17, [x16]
  401f78:	add	x16, x16, #0x0
  401f7c:	br	x17

0000000000401f80 <memcpy@plt>:
  401f80:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  401f84:	ldr	x17, [x16, #8]
  401f88:	add	x16, x16, #0x8
  401f8c:	br	x17

0000000000401f90 <_exit@plt>:
  401f90:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  401f94:	ldr	x17, [x16, #16]
  401f98:	add	x16, x16, #0x10
  401f9c:	br	x17

0000000000401fa0 <strtoul@plt>:
  401fa0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  401fa4:	ldr	x17, [x16, #24]
  401fa8:	add	x16, x16, #0x18
  401fac:	br	x17

0000000000401fb0 <strlen@plt>:
  401fb0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  401fb4:	ldr	x17, [x16, #32]
  401fb8:	add	x16, x16, #0x20
  401fbc:	br	x17

0000000000401fc0 <fputs@plt>:
  401fc0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  401fc4:	ldr	x17, [x16, #40]
  401fc8:	add	x16, x16, #0x28
  401fcc:	br	x17

0000000000401fd0 <mbstowcs@plt>:
  401fd0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  401fd4:	ldr	x17, [x16, #48]
  401fd8:	add	x16, x16, #0x30
  401fdc:	br	x17

0000000000401fe0 <exit@plt>:
  401fe0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  401fe4:	ldr	x17, [x16, #56]
  401fe8:	add	x16, x16, #0x38
  401fec:	br	x17

0000000000401ff0 <dup@plt>:
  401ff0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  401ff4:	ldr	x17, [x16, #64]
  401ff8:	add	x16, x16, #0x40
  401ffc:	br	x17

0000000000402000 <setupterm@plt>:
  402000:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402004:	ldr	x17, [x16, #72]
  402008:	add	x16, x16, #0x48
  40200c:	br	x17

0000000000402010 <strtoimax@plt>:
  402010:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402014:	ldr	x17, [x16, #80]
  402018:	add	x16, x16, #0x50
  40201c:	br	x17

0000000000402020 <getegid@plt>:
  402020:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402024:	ldr	x17, [x16, #88]
  402028:	add	x16, x16, #0x58
  40202c:	br	x17

0000000000402030 <strtoll@plt>:
  402030:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402034:	ldr	x17, [x16, #96]
  402038:	add	x16, x16, #0x60
  40203c:	br	x17

0000000000402040 <strtod@plt>:
  402040:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402044:	ldr	x17, [x16, #104]
  402048:	add	x16, x16, #0x68
  40204c:	br	x17

0000000000402050 <geteuid@plt>:
  402050:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402054:	ldr	x17, [x16, #112]
  402058:	add	x16, x16, #0x70
  40205c:	br	x17

0000000000402060 <ttyname@plt>:
  402060:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402064:	ldr	x17, [x16, #120]
  402068:	add	x16, x16, #0x78
  40206c:	br	x17

0000000000402070 <localtime_r@plt>:
  402070:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402074:	ldr	x17, [x16, #128]
  402078:	add	x16, x16, #0x80
  40207c:	br	x17

0000000000402080 <putp@plt>:
  402080:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402084:	ldr	x17, [x16, #136]
  402088:	add	x16, x16, #0x88
  40208c:	br	x17

0000000000402090 <sprintf@plt>:
  402090:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402094:	ldr	x17, [x16, #144]
  402098:	add	x16, x16, #0x90
  40209c:	br	x17

00000000004020a0 <getuid@plt>:
  4020a0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4020a4:	ldr	x17, [x16, #152]
  4020a8:	add	x16, x16, #0x98
  4020ac:	br	x17

00000000004020b0 <opendir@plt>:
  4020b0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4020b4:	ldr	x17, [x16, #160]
  4020b8:	add	x16, x16, #0xa0
  4020bc:	br	x17

00000000004020c0 <strftime@plt>:
  4020c0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4020c4:	ldr	x17, [x16, #168]
  4020c8:	add	x16, x16, #0xa8
  4020cc:	br	x17

00000000004020d0 <__cxa_atexit@plt>:
  4020d0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4020d4:	ldr	x17, [x16, #176]
  4020d8:	add	x16, x16, #0xb0
  4020dc:	br	x17

00000000004020e0 <fputc@plt>:
  4020e0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4020e4:	ldr	x17, [x16, #184]
  4020e8:	add	x16, x16, #0xb8
  4020ec:	br	x17

00000000004020f0 <qsort@plt>:
  4020f0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4020f4:	ldr	x17, [x16, #192]
  4020f8:	add	x16, x16, #0xc0
  4020fc:	br	x17

0000000000402100 <asprintf@plt>:
  402100:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402104:	ldr	x17, [x16, #200]
  402108:	add	x16, x16, #0xc8
  40210c:	br	x17

0000000000402110 <strptime@plt>:
  402110:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402114:	ldr	x17, [x16, #208]
  402118:	add	x16, x16, #0xd0
  40211c:	br	x17

0000000000402120 <snprintf@plt>:
  402120:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402124:	ldr	x17, [x16, #216]
  402128:	add	x16, x16, #0xd8
  40212c:	br	x17

0000000000402130 <localeconv@plt>:
  402130:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402134:	ldr	x17, [x16, #224]
  402138:	add	x16, x16, #0xe0
  40213c:	br	x17

0000000000402140 <fileno@plt>:
  402140:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402144:	ldr	x17, [x16, #232]
  402148:	add	x16, x16, #0xe8
  40214c:	br	x17

0000000000402150 <localtime@plt>:
  402150:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402154:	ldr	x17, [x16, #240]
  402158:	add	x16, x16, #0xf0
  40215c:	br	x17

0000000000402160 <fclose@plt>:
  402160:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402164:	ldr	x17, [x16, #248]
  402168:	add	x16, x16, #0xf8
  40216c:	br	x17

0000000000402170 <getpid@plt>:
  402170:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402174:	ldr	x17, [x16, #256]
  402178:	add	x16, x16, #0x100
  40217c:	br	x17

0000000000402180 <nl_langinfo@plt>:
  402180:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402184:	ldr	x17, [x16, #264]
  402188:	add	x16, x16, #0x108
  40218c:	br	x17

0000000000402190 <strtok_r@plt>:
  402190:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402194:	ldr	x17, [x16, #272]
  402198:	add	x16, x16, #0x110
  40219c:	br	x17

00000000004021a0 <fopen@plt>:
  4021a0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4021a4:	ldr	x17, [x16, #280]
  4021a8:	add	x16, x16, #0x118
  4021ac:	br	x17

00000000004021b0 <time@plt>:
  4021b0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4021b4:	ldr	x17, [x16, #288]
  4021b8:	add	x16, x16, #0x120
  4021bc:	br	x17

00000000004021c0 <malloc@plt>:
  4021c0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4021c4:	ldr	x17, [x16, #296]
  4021c8:	add	x16, x16, #0x128
  4021cc:	br	x17

00000000004021d0 <wcwidth@plt>:
  4021d0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4021d4:	ldr	x17, [x16, #304]
  4021d8:	add	x16, x16, #0x130
  4021dc:	br	x17

00000000004021e0 <strncmp@plt>:
  4021e0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4021e4:	ldr	x17, [x16, #312]
  4021e8:	add	x16, x16, #0x138
  4021ec:	br	x17

00000000004021f0 <bindtextdomain@plt>:
  4021f0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4021f4:	ldr	x17, [x16, #320]
  4021f8:	add	x16, x16, #0x140
  4021fc:	br	x17

0000000000402200 <__libc_start_main@plt>:
  402200:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402204:	ldr	x17, [x16, #328]
  402208:	add	x16, x16, #0x148
  40220c:	br	x17

0000000000402210 <fgetc@plt>:
  402210:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402214:	ldr	x17, [x16, #336]
  402218:	add	x16, x16, #0x150
  40221c:	br	x17

0000000000402220 <memset@plt>:
  402220:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402224:	ldr	x17, [x16, #344]
  402228:	add	x16, x16, #0x158
  40222c:	br	x17

0000000000402230 <gettimeofday@plt>:
  402230:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402234:	ldr	x17, [x16, #352]
  402238:	add	x16, x16, #0x160
  40223c:	br	x17

0000000000402240 <gmtime_r@plt>:
  402240:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402244:	ldr	x17, [x16, #360]
  402248:	add	x16, x16, #0x168
  40224c:	br	x17

0000000000402250 <calloc@plt>:
  402250:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402254:	ldr	x17, [x16, #368]
  402258:	add	x16, x16, #0x170
  40225c:	br	x17

0000000000402260 <bsearch@plt>:
  402260:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402264:	ldr	x17, [x16, #376]
  402268:	add	x16, x16, #0x178
  40226c:	br	x17

0000000000402270 <strcasecmp@plt>:
  402270:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402274:	ldr	x17, [x16, #384]
  402278:	add	x16, x16, #0x180
  40227c:	br	x17

0000000000402280 <readdir@plt>:
  402280:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402284:	ldr	x17, [x16, #392]
  402288:	add	x16, x16, #0x188
  40228c:	br	x17

0000000000402290 <realloc@plt>:
  402290:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402294:	ldr	x17, [x16, #400]
  402298:	add	x16, x16, #0x190
  40229c:	br	x17

00000000004022a0 <strdup@plt>:
  4022a0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4022a4:	ldr	x17, [x16, #408]
  4022a8:	add	x16, x16, #0x198
  4022ac:	br	x17

00000000004022b0 <closedir@plt>:
  4022b0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4022b4:	ldr	x17, [x16, #416]
  4022b8:	add	x16, x16, #0x1a0
  4022bc:	br	x17

00000000004022c0 <close@plt>:
  4022c0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4022c4:	ldr	x17, [x16, #424]
  4022c8:	add	x16, x16, #0x1a8
  4022cc:	br	x17

00000000004022d0 <strrchr@plt>:
  4022d0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4022d4:	ldr	x17, [x16, #432]
  4022d8:	add	x16, x16, #0x1b0
  4022dc:	br	x17

00000000004022e0 <__gmon_start__@plt>:
  4022e0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4022e4:	ldr	x17, [x16, #440]
  4022e8:	add	x16, x16, #0x1b8
  4022ec:	br	x17

00000000004022f0 <mktime@plt>:
  4022f0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4022f4:	ldr	x17, [x16, #448]
  4022f8:	add	x16, x16, #0x1c0
  4022fc:	br	x17

0000000000402300 <strtoumax@plt>:
  402300:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402304:	ldr	x17, [x16, #456]
  402308:	add	x16, x16, #0x1c8
  40230c:	br	x17

0000000000402310 <abort@plt>:
  402310:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402314:	ldr	x17, [x16, #464]
  402318:	add	x16, x16, #0x1d0
  40231c:	br	x17

0000000000402320 <feof@plt>:
  402320:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402324:	ldr	x17, [x16, #472]
  402328:	add	x16, x16, #0x1d8
  40232c:	br	x17

0000000000402330 <puts@plt>:
  402330:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402334:	ldr	x17, [x16, #480]
  402338:	add	x16, x16, #0x1e0
  40233c:	br	x17

0000000000402340 <memcmp@plt>:
  402340:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402344:	ldr	x17, [x16, #488]
  402348:	add	x16, x16, #0x1e8
  40234c:	br	x17

0000000000402350 <textdomain@plt>:
  402350:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402354:	ldr	x17, [x16, #496]
  402358:	add	x16, x16, #0x1f0
  40235c:	br	x17

0000000000402360 <getopt_long@plt>:
  402360:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402364:	ldr	x17, [x16, #504]
  402368:	add	x16, x16, #0x1f8
  40236c:	br	x17

0000000000402370 <strcmp@plt>:
  402370:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402374:	ldr	x17, [x16, #512]
  402378:	add	x16, x16, #0x200
  40237c:	br	x17

0000000000402380 <warn@plt>:
  402380:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402384:	ldr	x17, [x16, #520]
  402388:	add	x16, x16, #0x208
  40238c:	br	x17

0000000000402390 <__ctype_b_loc@plt>:
  402390:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402394:	ldr	x17, [x16, #528]
  402398:	add	x16, x16, #0x210
  40239c:	br	x17

00000000004023a0 <strtol@plt>:
  4023a0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4023a4:	ldr	x17, [x16, #536]
  4023a8:	add	x16, x16, #0x218
  4023ac:	br	x17

00000000004023b0 <free@plt>:
  4023b0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4023b4:	ldr	x17, [x16, #544]
  4023b8:	add	x16, x16, #0x220
  4023bc:	br	x17

00000000004023c0 <__ctype_get_mb_cur_max@plt>:
  4023c0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4023c4:	ldr	x17, [x16, #552]
  4023c8:	add	x16, x16, #0x228
  4023cc:	br	x17

00000000004023d0 <getgid@plt>:
  4023d0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4023d4:	ldr	x17, [x16, #560]
  4023d8:	add	x16, x16, #0x230
  4023dc:	br	x17

00000000004023e0 <mempcpy@plt>:
  4023e0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4023e4:	ldr	x17, [x16, #568]
  4023e8:	add	x16, x16, #0x238
  4023ec:	br	x17

00000000004023f0 <strncasecmp@plt>:
  4023f0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4023f4:	ldr	x17, [x16, #576]
  4023f8:	add	x16, x16, #0x240
  4023fc:	br	x17

0000000000402400 <vasprintf@plt>:
  402400:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402404:	ldr	x17, [x16, #584]
  402408:	add	x16, x16, #0x248
  40240c:	br	x17

0000000000402410 <strndup@plt>:
  402410:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402414:	ldr	x17, [x16, #592]
  402418:	add	x16, x16, #0x250
  40241c:	br	x17

0000000000402420 <strspn@plt>:
  402420:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402424:	ldr	x17, [x16, #600]
  402428:	add	x16, x16, #0x258
  40242c:	br	x17

0000000000402430 <strchr@plt>:
  402430:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402434:	ldr	x17, [x16, #608]
  402438:	add	x16, x16, #0x260
  40243c:	br	x17

0000000000402440 <fwrite@plt>:
  402440:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402444:	ldr	x17, [x16, #616]
  402448:	add	x16, x16, #0x268
  40244c:	br	x17

0000000000402450 <fflush@plt>:
  402450:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402454:	ldr	x17, [x16, #624]
  402458:	add	x16, x16, #0x270
  40245c:	br	x17

0000000000402460 <warnx@plt>:
  402460:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402464:	ldr	x17, [x16, #632]
  402468:	add	x16, x16, #0x278
  40246c:	br	x17

0000000000402470 <isatty@plt>:
  402470:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402474:	ldr	x17, [x16, #640]
  402478:	add	x16, x16, #0x280
  40247c:	br	x17

0000000000402480 <wcstombs@plt>:
  402480:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402484:	ldr	x17, [x16, #648]
  402488:	add	x16, x16, #0x288
  40248c:	br	x17

0000000000402490 <__isoc99_sscanf@plt>:
  402490:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402494:	ldr	x17, [x16, #656]
  402498:	add	x16, x16, #0x290
  40249c:	br	x17

00000000004024a0 <strncpy@plt>:
  4024a0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4024a4:	ldr	x17, [x16, #664]
  4024a8:	add	x16, x16, #0x298
  4024ac:	br	x17

00000000004024b0 <errx@plt>:
  4024b0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4024b4:	ldr	x17, [x16, #672]
  4024b8:	add	x16, x16, #0x2a0
  4024bc:	br	x17

00000000004024c0 <iswprint@plt>:
  4024c0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4024c4:	ldr	x17, [x16, #680]
  4024c8:	add	x16, x16, #0x2a8
  4024cc:	br	x17

00000000004024d0 <strcspn@plt>:
  4024d0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4024d4:	ldr	x17, [x16, #688]
  4024d8:	add	x16, x16, #0x2b0
  4024dc:	br	x17

00000000004024e0 <vfprintf@plt>:
  4024e0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4024e4:	ldr	x17, [x16, #696]
  4024e8:	add	x16, x16, #0x2b8
  4024ec:	br	x17

00000000004024f0 <printf@plt>:
  4024f0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4024f4:	ldr	x17, [x16, #704]
  4024f8:	add	x16, x16, #0x2c0
  4024fc:	br	x17

0000000000402500 <__assert_fail@plt>:
  402500:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402504:	ldr	x17, [x16, #712]
  402508:	add	x16, x16, #0x2c8
  40250c:	br	x17

0000000000402510 <__errno_location@plt>:
  402510:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402514:	ldr	x17, [x16, #720]
  402518:	add	x16, x16, #0x2d0
  40251c:	br	x17

0000000000402520 <getenv@plt>:
  402520:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402524:	ldr	x17, [x16, #728]
  402528:	add	x16, x16, #0x2d8
  40252c:	br	x17

0000000000402530 <tigetnum@plt>:
  402530:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402534:	ldr	x17, [x16, #736]
  402538:	add	x16, x16, #0x2e0
  40253c:	br	x17

0000000000402540 <gettext@plt>:
  402540:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402544:	ldr	x17, [x16, #744]
  402548:	add	x16, x16, #0x2e8
  40254c:	br	x17

0000000000402550 <fprintf@plt>:
  402550:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402554:	ldr	x17, [x16, #752]
  402558:	add	x16, x16, #0x2f0
  40255c:	br	x17

0000000000402560 <fgets@plt>:
  402560:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402564:	ldr	x17, [x16, #760]
  402568:	add	x16, x16, #0x2f8
  40256c:	br	x17

0000000000402570 <err@plt>:
  402570:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402574:	ldr	x17, [x16, #768]
  402578:	add	x16, x16, #0x300
  40257c:	br	x17

0000000000402580 <ioctl@plt>:
  402580:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402584:	ldr	x17, [x16, #776]
  402588:	add	x16, x16, #0x308
  40258c:	br	x17

0000000000402590 <setlocale@plt>:
  402590:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  402594:	ldr	x17, [x16, #784]
  402598:	add	x16, x16, #0x310
  40259c:	br	x17

00000000004025a0 <ferror@plt>:
  4025a0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4025a4:	ldr	x17, [x16, #792]
  4025a8:	add	x16, x16, #0x318
  4025ac:	br	x17

00000000004025b0 <tigetstr@plt>:
  4025b0:	adrp	x16, 421000 <tigetstr@plt+0x1ea50>
  4025b4:	ldr	x17, [x16, #800]
  4025b8:	add	x16, x16, #0x320
  4025bc:	br	x17

Disassembly of section .text:

00000000004025c0 <.text>:
  4025c0:	mov	x29, #0x0                   	// #0
  4025c4:	mov	x30, #0x0                   	// #0
  4025c8:	mov	x5, x0
  4025cc:	ldr	x1, [sp]
  4025d0:	add	x2, sp, #0x8
  4025d4:	mov	x6, sp
  4025d8:	movz	x0, #0x0, lsl #48
  4025dc:	movk	x0, #0x0, lsl #32
  4025e0:	movk	x0, #0x40, lsl #16
  4025e4:	movk	x0, #0x2d04
  4025e8:	movz	x3, #0x0, lsl #48
  4025ec:	movk	x3, #0x0, lsl #32
  4025f0:	movk	x3, #0x40, lsl #16
  4025f4:	movk	x3, #0xd3e8
  4025f8:	movz	x4, #0x0, lsl #48
  4025fc:	movk	x4, #0x0, lsl #32
  402600:	movk	x4, #0x40, lsl #16
  402604:	movk	x4, #0xd468
  402608:	bl	402200 <__libc_start_main@plt>
  40260c:	bl	402310 <abort@plt>
  402610:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  402614:	ldr	x0, [x0, #4064]
  402618:	cbz	x0, 402620 <tigetstr@plt+0x70>
  40261c:	b	4022e0 <__gmon_start__@plt>
  402620:	ret
  402624:	stp	x29, x30, [sp, #-32]!
  402628:	mov	x29, sp
  40262c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402630:	add	x0, x0, #0x490
  402634:	str	x0, [sp, #24]
  402638:	ldr	x0, [sp, #24]
  40263c:	str	x0, [sp, #24]
  402640:	ldr	x1, [sp, #24]
  402644:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402648:	add	x0, x0, #0x490
  40264c:	cmp	x1, x0
  402650:	b.eq	40268c <tigetstr@plt+0xdc>  // b.none
  402654:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402658:	add	x0, x0, #0x498
  40265c:	ldr	x0, [x0]
  402660:	str	x0, [sp, #16]
  402664:	ldr	x0, [sp, #16]
  402668:	str	x0, [sp, #16]
  40266c:	ldr	x0, [sp, #16]
  402670:	cmp	x0, #0x0
  402674:	b.eq	402690 <tigetstr@plt+0xe0>  // b.none
  402678:	ldr	x1, [sp, #16]
  40267c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402680:	add	x0, x0, #0x490
  402684:	blr	x1
  402688:	b	402690 <tigetstr@plt+0xe0>
  40268c:	nop
  402690:	ldp	x29, x30, [sp], #32
  402694:	ret
  402698:	stp	x29, x30, [sp, #-48]!
  40269c:	mov	x29, sp
  4026a0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4026a4:	add	x0, x0, #0x490
  4026a8:	str	x0, [sp, #40]
  4026ac:	ldr	x0, [sp, #40]
  4026b0:	str	x0, [sp, #40]
  4026b4:	ldr	x1, [sp, #40]
  4026b8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4026bc:	add	x0, x0, #0x490
  4026c0:	sub	x0, x1, x0
  4026c4:	asr	x0, x0, #3
  4026c8:	lsr	x1, x0, #63
  4026cc:	add	x0, x1, x0
  4026d0:	asr	x0, x0, #1
  4026d4:	str	x0, [sp, #32]
  4026d8:	ldr	x0, [sp, #32]
  4026dc:	cmp	x0, #0x0
  4026e0:	b.eq	402720 <tigetstr@plt+0x170>  // b.none
  4026e4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4026e8:	add	x0, x0, #0x4a0
  4026ec:	ldr	x0, [x0]
  4026f0:	str	x0, [sp, #24]
  4026f4:	ldr	x0, [sp, #24]
  4026f8:	str	x0, [sp, #24]
  4026fc:	ldr	x0, [sp, #24]
  402700:	cmp	x0, #0x0
  402704:	b.eq	402724 <tigetstr@plt+0x174>  // b.none
  402708:	ldr	x2, [sp, #24]
  40270c:	ldr	x1, [sp, #32]
  402710:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402714:	add	x0, x0, #0x490
  402718:	blr	x2
  40271c:	b	402724 <tigetstr@plt+0x174>
  402720:	nop
  402724:	ldp	x29, x30, [sp], #48
  402728:	ret
  40272c:	stp	x29, x30, [sp, #-16]!
  402730:	mov	x29, sp
  402734:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402738:	add	x0, x0, #0x4b8
  40273c:	ldrb	w0, [x0]
  402740:	and	x0, x0, #0xff
  402744:	cmp	x0, #0x0
  402748:	b.ne	402764 <tigetstr@plt+0x1b4>  // b.any
  40274c:	bl	402624 <tigetstr@plt+0x74>
  402750:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402754:	add	x0, x0, #0x4b8
  402758:	mov	w1, #0x1                   	// #1
  40275c:	strb	w1, [x0]
  402760:	b	402768 <tigetstr@plt+0x1b8>
  402764:	nop
  402768:	ldp	x29, x30, [sp], #16
  40276c:	ret
  402770:	stp	x29, x30, [sp, #-16]!
  402774:	mov	x29, sp
  402778:	bl	402698 <tigetstr@plt+0xe8>
  40277c:	nop
  402780:	ldp	x29, x30, [sp], #16
  402784:	ret
  402788:	stp	x29, x30, [sp, #-48]!
  40278c:	mov	x29, sp
  402790:	str	x0, [sp, #24]
  402794:	bl	402510 <__errno_location@plt>
  402798:	str	wzr, [x0]
  40279c:	ldr	x0, [sp, #24]
  4027a0:	bl	4025a0 <ferror@plt>
  4027a4:	cmp	w0, #0x0
  4027a8:	b.ne	402804 <tigetstr@plt+0x254>  // b.any
  4027ac:	ldr	x0, [sp, #24]
  4027b0:	bl	402450 <fflush@plt>
  4027b4:	cmp	w0, #0x0
  4027b8:	b.ne	402804 <tigetstr@plt+0x254>  // b.any
  4027bc:	ldr	x0, [sp, #24]
  4027c0:	bl	402140 <fileno@plt>
  4027c4:	str	w0, [sp, #44]
  4027c8:	ldr	w0, [sp, #44]
  4027cc:	cmp	w0, #0x0
  4027d0:	b.lt	40280c <tigetstr@plt+0x25c>  // b.tstop
  4027d4:	ldr	w0, [sp, #44]
  4027d8:	bl	401ff0 <dup@plt>
  4027dc:	str	w0, [sp, #44]
  4027e0:	ldr	w0, [sp, #44]
  4027e4:	cmp	w0, #0x0
  4027e8:	b.lt	40280c <tigetstr@plt+0x25c>  // b.tstop
  4027ec:	ldr	w0, [sp, #44]
  4027f0:	bl	4022c0 <close@plt>
  4027f4:	cmp	w0, #0x0
  4027f8:	b.ne	40280c <tigetstr@plt+0x25c>  // b.any
  4027fc:	mov	w0, #0x0                   	// #0
  402800:	b	40282c <tigetstr@plt+0x27c>
  402804:	nop
  402808:	b	402810 <tigetstr@plt+0x260>
  40280c:	nop
  402810:	bl	402510 <__errno_location@plt>
  402814:	ldr	w0, [x0]
  402818:	cmp	w0, #0x9
  40281c:	b.ne	402828 <tigetstr@plt+0x278>  // b.any
  402820:	mov	w0, #0x0                   	// #0
  402824:	b	40282c <tigetstr@plt+0x27c>
  402828:	mov	w0, #0xffffffff            	// #-1
  40282c:	ldp	x29, x30, [sp], #48
  402830:	ret
  402834:	stp	x29, x30, [sp, #-16]!
  402838:	mov	x29, sp
  40283c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402840:	add	x0, x0, #0x4a8
  402844:	ldr	x0, [x0]
  402848:	bl	402788 <tigetstr@plt+0x1d8>
  40284c:	cmp	w0, #0x0
  402850:	b.eq	4028a0 <tigetstr@plt+0x2f0>  // b.none
  402854:	bl	402510 <__errno_location@plt>
  402858:	ldr	w0, [x0]
  40285c:	cmp	w0, #0x20
  402860:	b.eq	4028a0 <tigetstr@plt+0x2f0>  // b.none
  402864:	bl	402510 <__errno_location@plt>
  402868:	ldr	w0, [x0]
  40286c:	cmp	w0, #0x0
  402870:	b.eq	402888 <tigetstr@plt+0x2d8>  // b.none
  402874:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402878:	add	x0, x0, #0x4d0
  40287c:	bl	402540 <gettext@plt>
  402880:	bl	402380 <warn@plt>
  402884:	b	402898 <tigetstr@plt+0x2e8>
  402888:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40288c:	add	x0, x0, #0x4d0
  402890:	bl	402540 <gettext@plt>
  402894:	bl	402460 <warnx@plt>
  402898:	mov	w0, #0x1                   	// #1
  40289c:	bl	401f90 <_exit@plt>
  4028a0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4028a4:	add	x0, x0, #0x490
  4028a8:	ldr	x0, [x0]
  4028ac:	bl	402788 <tigetstr@plt+0x1d8>
  4028b0:	cmp	w0, #0x0
  4028b4:	b.eq	4028c0 <tigetstr@plt+0x310>  // b.none
  4028b8:	mov	w0, #0x1                   	// #1
  4028bc:	bl	401f90 <_exit@plt>
  4028c0:	nop
  4028c4:	ldp	x29, x30, [sp], #16
  4028c8:	ret
  4028cc:	stp	x29, x30, [sp, #-16]!
  4028d0:	mov	x29, sp
  4028d4:	adrp	x0, 402000 <setupterm@plt>
  4028d8:	add	x0, x0, #0x834
  4028dc:	bl	40d470 <tigetstr@plt+0xaec0>
  4028e0:	nop
  4028e4:	ldp	x29, x30, [sp], #16
  4028e8:	ret
  4028ec:	sub	sp, sp, #0x10
  4028f0:	str	w0, [sp, #12]
  4028f4:	ldr	w0, [sp, #12]
  4028f8:	sub	w0, w0, #0x21
  4028fc:	cmp	w0, #0x5d
  402900:	b.hi	40290c <tigetstr@plt+0x35c>  // b.pmore
  402904:	mov	w0, #0x1                   	// #1
  402908:	b	402910 <tigetstr@plt+0x360>
  40290c:	mov	w0, #0x0                   	// #0
  402910:	add	sp, sp, #0x10
  402914:	ret
  402918:	stp	x29, x30, [sp, #-48]!
  40291c:	mov	x29, sp
  402920:	str	w0, [sp, #28]
  402924:	str	x1, [sp, #16]
  402928:	ldr	x0, [sp, #16]
  40292c:	cmp	x0, #0x0
  402930:	b.ne	402954 <tigetstr@plt+0x3a4>  // b.any
  402934:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  402938:	add	x3, x0, #0x88
  40293c:	mov	w2, #0xe                   	// #14
  402940:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402944:	add	x1, x0, #0x4e0
  402948:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40294c:	add	x0, x0, #0x4f8
  402950:	bl	402500 <__assert_fail@plt>
  402954:	ldr	x0, [sp, #16]
  402958:	str	x0, [sp, #40]
  40295c:	b	40298c <tigetstr@plt+0x3dc>
  402960:	ldr	x0, [sp, #40]
  402964:	ldr	w0, [x0, #24]
  402968:	ldr	w1, [sp, #28]
  40296c:	cmp	w1, w0
  402970:	b.ne	402980 <tigetstr@plt+0x3d0>  // b.any
  402974:	ldr	x0, [sp, #40]
  402978:	ldr	x0, [x0]
  40297c:	b	4029a0 <tigetstr@plt+0x3f0>
  402980:	ldr	x0, [sp, #40]
  402984:	add	x0, x0, #0x20
  402988:	str	x0, [sp, #40]
  40298c:	ldr	x0, [sp, #40]
  402990:	ldr	x0, [x0]
  402994:	cmp	x0, #0x0
  402998:	b.ne	402960 <tigetstr@plt+0x3b0>  // b.any
  40299c:	mov	x0, #0x0                   	// #0
  4029a0:	ldp	x29, x30, [sp], #48
  4029a4:	ret
  4029a8:	stp	x29, x30, [sp, #-96]!
  4029ac:	mov	x29, sp
  4029b0:	str	x19, [sp, #16]
  4029b4:	str	w0, [sp, #60]
  4029b8:	str	x1, [sp, #48]
  4029bc:	str	x2, [sp, #40]
  4029c0:	str	x3, [sp, #32]
  4029c4:	str	wzr, [sp, #92]
  4029c8:	b	402bc0 <tigetstr@plt+0x610>
  4029cc:	ldrsw	x0, [sp, #92]
  4029d0:	lsl	x0, x0, #6
  4029d4:	ldr	x1, [sp, #40]
  4029d8:	add	x0, x1, x0
  4029dc:	str	x0, [sp, #80]
  4029e0:	b	402b88 <tigetstr@plt+0x5d8>
  4029e4:	ldr	x0, [sp, #80]
  4029e8:	ldr	w0, [x0]
  4029ec:	ldr	w1, [sp, #60]
  4029f0:	cmp	w1, w0
  4029f4:	b.eq	402a08 <tigetstr@plt+0x458>  // b.none
  4029f8:	ldr	x0, [sp, #80]
  4029fc:	add	x0, x0, #0x4
  402a00:	str	x0, [sp, #80]
  402a04:	b	402b88 <tigetstr@plt+0x5d8>
  402a08:	ldrsw	x0, [sp, #92]
  402a0c:	lsl	x0, x0, #2
  402a10:	ldr	x1, [sp, #32]
  402a14:	add	x0, x1, x0
  402a18:	ldr	w0, [x0]
  402a1c:	cmp	w0, #0x0
  402a20:	b.ne	402a40 <tigetstr@plt+0x490>  // b.any
  402a24:	ldrsw	x0, [sp, #92]
  402a28:	lsl	x0, x0, #2
  402a2c:	ldr	x1, [sp, #32]
  402a30:	add	x0, x1, x0
  402a34:	ldr	w1, [sp, #60]
  402a38:	str	w1, [x0]
  402a3c:	b	402bb0 <tigetstr@plt+0x600>
  402a40:	ldrsw	x0, [sp, #92]
  402a44:	lsl	x0, x0, #2
  402a48:	ldr	x1, [sp, #32]
  402a4c:	add	x0, x1, x0
  402a50:	ldr	w0, [x0]
  402a54:	ldr	w1, [sp, #60]
  402a58:	cmp	w1, w0
  402a5c:	b.eq	402bb0 <tigetstr@plt+0x600>  // b.none
  402a60:	str	xzr, [sp, #72]
  402a64:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402a68:	add	x0, x0, #0x490
  402a6c:	ldr	x19, [x0]
  402a70:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402a74:	add	x0, x0, #0x508
  402a78:	bl	402540 <gettext@plt>
  402a7c:	mov	x1, x0
  402a80:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402a84:	add	x0, x0, #0x4b0
  402a88:	ldr	x0, [x0]
  402a8c:	mov	x2, x0
  402a90:	mov	x0, x19
  402a94:	bl	402550 <fprintf@plt>
  402a98:	ldrsw	x0, [sp, #92]
  402a9c:	lsl	x0, x0, #6
  402aa0:	ldr	x1, [sp, #40]
  402aa4:	add	x0, x1, x0
  402aa8:	str	x0, [sp, #80]
  402aac:	b	402b48 <tigetstr@plt+0x598>
  402ab0:	ldr	x0, [sp, #80]
  402ab4:	ldr	w0, [x0]
  402ab8:	ldr	x1, [sp, #48]
  402abc:	bl	402918 <tigetstr@plt+0x368>
  402ac0:	str	x0, [sp, #64]
  402ac4:	ldr	x0, [sp, #64]
  402ac8:	cmp	x0, #0x0
  402acc:	b.eq	402af4 <tigetstr@plt+0x544>  // b.none
  402ad0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402ad4:	add	x0, x0, #0x490
  402ad8:	ldr	x3, [x0]
  402adc:	ldr	x2, [sp, #64]
  402ae0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402ae4:	add	x1, x0, #0x530
  402ae8:	mov	x0, x3
  402aec:	bl	402550 <fprintf@plt>
  402af0:	b	402b30 <tigetstr@plt+0x580>
  402af4:	ldr	x0, [sp, #80]
  402af8:	ldr	w0, [x0]
  402afc:	bl	4028ec <tigetstr@plt+0x33c>
  402b00:	cmp	w0, #0x0
  402b04:	b.eq	402b30 <tigetstr@plt+0x580>  // b.none
  402b08:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402b0c:	add	x0, x0, #0x490
  402b10:	ldr	x3, [x0]
  402b14:	ldr	x0, [sp, #80]
  402b18:	ldr	w0, [x0]
  402b1c:	mov	w2, w0
  402b20:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402b24:	add	x1, x0, #0x538
  402b28:	mov	x0, x3
  402b2c:	bl	402550 <fprintf@plt>
  402b30:	ldr	x0, [sp, #80]
  402b34:	add	x0, x0, #0x4
  402b38:	str	x0, [sp, #80]
  402b3c:	ldr	x0, [sp, #72]
  402b40:	add	x0, x0, #0x1
  402b44:	str	x0, [sp, #72]
  402b48:	ldr	x0, [sp, #72]
  402b4c:	add	x0, x0, #0x1
  402b50:	cmp	x0, #0xf
  402b54:	b.hi	402b68 <tigetstr@plt+0x5b8>  // b.pmore
  402b58:	ldr	x0, [sp, #80]
  402b5c:	ldr	w0, [x0]
  402b60:	cmp	w0, #0x0
  402b64:	b.ne	402ab0 <tigetstr@plt+0x500>  // b.any
  402b68:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402b6c:	add	x0, x0, #0x490
  402b70:	ldr	x0, [x0]
  402b74:	mov	x1, x0
  402b78:	mov	w0, #0xa                   	// #10
  402b7c:	bl	4020e0 <fputc@plt>
  402b80:	mov	w0, #0x1                   	// #1
  402b84:	bl	401fe0 <exit@plt>
  402b88:	ldr	x0, [sp, #80]
  402b8c:	ldr	w0, [x0]
  402b90:	cmp	w0, #0x0
  402b94:	b.eq	402bb4 <tigetstr@plt+0x604>  // b.none
  402b98:	ldr	x0, [sp, #80]
  402b9c:	ldr	w0, [x0]
  402ba0:	ldr	w1, [sp, #60]
  402ba4:	cmp	w1, w0
  402ba8:	b.ge	4029e4 <tigetstr@plt+0x434>  // b.tcont
  402bac:	b	402bb4 <tigetstr@plt+0x604>
  402bb0:	nop
  402bb4:	ldr	w0, [sp, #92]
  402bb8:	add	w0, w0, #0x1
  402bbc:	str	w0, [sp, #92]
  402bc0:	ldrsw	x0, [sp, #92]
  402bc4:	lsl	x0, x0, #6
  402bc8:	ldr	x1, [sp, #40]
  402bcc:	add	x0, x1, x0
  402bd0:	ldr	w0, [x0]
  402bd4:	cmp	w0, #0x0
  402bd8:	b.eq	402bfc <tigetstr@plt+0x64c>  // b.none
  402bdc:	ldrsw	x0, [sp, #92]
  402be0:	lsl	x0, x0, #6
  402be4:	ldr	x1, [sp, #40]
  402be8:	add	x0, x1, x0
  402bec:	ldr	w0, [x0]
  402bf0:	ldr	w1, [sp, #60]
  402bf4:	cmp	w1, w0
  402bf8:	b.ge	4029cc <tigetstr@plt+0x41c>  // b.tcont
  402bfc:	nop
  402c00:	ldr	x19, [sp, #16]
  402c04:	ldp	x29, x30, [sp], #96
  402c08:	ret
  402c0c:	stp	x29, x30, [sp, #-48]!
  402c10:	mov	x29, sp
  402c14:	str	x0, [sp, #24]
  402c18:	add	x0, sp, #0x2c
  402c1c:	mov	x2, x0
  402c20:	mov	w1, #0x1                   	// #1
  402c24:	ldr	x0, [sp, #24]
  402c28:	bl	402000 <setupterm@plt>
  402c2c:	cmp	w0, #0x0
  402c30:	b.ne	402c40 <tigetstr@plt+0x690>  // b.any
  402c34:	ldr	w0, [sp, #44]
  402c38:	cmp	w0, #0x1
  402c3c:	b.eq	402c48 <tigetstr@plt+0x698>  // b.none
  402c40:	mov	w0, #0xffffffff            	// #-1
  402c44:	b	402c4c <tigetstr@plt+0x69c>
  402c48:	mov	w0, #0x0                   	// #0
  402c4c:	ldp	x29, x30, [sp], #48
  402c50:	ret
  402c54:	stp	x29, x30, [sp, #-32]!
  402c58:	mov	x29, sp
  402c5c:	str	x0, [sp, #24]
  402c60:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402c64:	add	x0, x0, #0x4c0
  402c68:	ldr	w0, [x0]
  402c6c:	cmp	w0, #0x0
  402c70:	b.eq	402c80 <tigetstr@plt+0x6d0>  // b.none
  402c74:	ldr	x0, [sp, #24]
  402c78:	bl	402080 <putp@plt>
  402c7c:	b	402c98 <tigetstr@plt+0x6e8>
  402c80:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402c84:	add	x0, x0, #0x4a8
  402c88:	ldr	x0, [x0]
  402c8c:	mov	x1, x0
  402c90:	ldr	x0, [sp, #24]
  402c94:	bl	401fc0 <fputs@plt>
  402c98:	nop
  402c9c:	ldp	x29, x30, [sp], #32
  402ca0:	ret
  402ca4:	stp	x29, x30, [sp, #-48]!
  402ca8:	mov	x29, sp
  402cac:	str	x0, [sp, #24]
  402cb0:	str	xzr, [sp, #40]
  402cb4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402cb8:	add	x0, x0, #0x4c0
  402cbc:	ldr	w0, [x0]
  402cc0:	cmp	w0, #0x0
  402cc4:	b.eq	402cd4 <tigetstr@plt+0x724>  // b.none
  402cc8:	ldr	x0, [sp, #24]
  402ccc:	bl	4025b0 <tigetstr@plt>
  402cd0:	str	x0, [sp, #40]
  402cd4:	ldr	x0, [sp, #40]
  402cd8:	cmp	x0, #0x0
  402cdc:	b.eq	402cec <tigetstr@plt+0x73c>  // b.none
  402ce0:	ldr	x0, [sp, #40]
  402ce4:	cmn	x0, #0x1
  402ce8:	b.ne	402cf8 <tigetstr@plt+0x748>  // b.any
  402cec:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402cf0:	add	x0, x0, #0x540
  402cf4:	b	402cfc <tigetstr@plt+0x74c>
  402cf8:	ldr	x0, [sp, #40]
  402cfc:	ldp	x29, x30, [sp], #48
  402d00:	ret
  402d04:	stp	x29, x30, [sp, #-160]!
  402d08:	mov	x29, sp
  402d0c:	str	x19, [sp, #16]
  402d10:	str	w0, [sp, #44]
  402d14:	str	x1, [sp, #32]
  402d18:	str	wzr, [sp, #136]
  402d1c:	str	wzr, [sp, #156]
  402d20:	str	wzr, [sp, #152]
  402d24:	str	xzr, [sp, #72]
  402d28:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402d2c:	add	x1, x0, #0x540
  402d30:	mov	w0, #0x6                   	// #6
  402d34:	bl	402590 <setlocale@plt>
  402d38:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402d3c:	add	x1, x0, #0x5b0
  402d40:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402d44:	add	x0, x0, #0x5c8
  402d48:	bl	4021f0 <bindtextdomain@plt>
  402d4c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402d50:	add	x0, x0, #0x5c8
  402d54:	bl	402350 <textdomain@plt>
  402d58:	bl	4028cc <tigetstr@plt+0x31c>
  402d5c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402d60:	add	x0, x0, #0x5d8
  402d64:	bl	402520 <getenv@plt>
  402d68:	str	x0, [sp, #128]
  402d6c:	ldr	x0, [sp, #128]
  402d70:	cmp	x0, #0x0
  402d74:	b.eq	402de8 <tigetstr@plt+0x838>  // b.none
  402d78:	ldr	x0, [sp, #128]
  402d7c:	bl	402c0c <tigetstr@plt+0x65c>
  402d80:	cmp	w0, #0x0
  402d84:	cset	w0, eq  // eq = none
  402d88:	and	w0, w0, #0xff
  402d8c:	mov	w1, w0
  402d90:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402d94:	add	x0, x0, #0x4c0
  402d98:	str	w1, [x0]
  402d9c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402da0:	add	x0, x0, #0x4c0
  402da4:	ldr	w0, [x0]
  402da8:	cmp	w0, #0x0
  402dac:	b.eq	402de8 <tigetstr@plt+0x838>  // b.none
  402db0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402db4:	add	x0, x0, #0x5e0
  402db8:	bl	402ca4 <tigetstr@plt+0x6f4>
  402dbc:	mov	x1, x0
  402dc0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402dc4:	add	x0, x0, #0x338
  402dc8:	str	x1, [x0]
  402dcc:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402dd0:	add	x0, x0, #0x5e8
  402dd4:	bl	402ca4 <tigetstr@plt+0x6f4>
  402dd8:	mov	x1, x0
  402ddc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402de0:	add	x0, x0, #0x340
  402de4:	str	x1, [x0]
  402de8:	mov	w0, #0x66                  	// #102
  402dec:	movk	w0, #0x2, lsl #16
  402df0:	bl	402180 <nl_langinfo@plt>
  402df4:	str	x0, [sp, #64]
  402df8:	ldr	w0, [sp, #64]
  402dfc:	str	w0, [sp, #124]
  402e00:	ldr	w0, [sp, #124]
  402e04:	mov	w1, #0x851f                	// #34079
  402e08:	movk	w1, #0x51eb, lsl #16
  402e0c:	smull	x1, w0, w1
  402e10:	lsr	x1, x1, #32
  402e14:	asr	w2, w1, #5
  402e18:	asr	w1, w0, #31
  402e1c:	sub	w1, w2, w1
  402e20:	mov	w2, #0x64                  	// #100
  402e24:	mul	w1, w1, w2
  402e28:	sub	w1, w0, w1
  402e2c:	ldr	w0, [sp, #124]
  402e30:	mov	w2, #0x851f                	// #34079
  402e34:	movk	w2, #0x51eb, lsl #16
  402e38:	smull	x2, w0, w2
  402e3c:	lsr	x2, x2, #32
  402e40:	asr	w2, w2, #5
  402e44:	asr	w0, w0, #31
  402e48:	sub	w0, w2, w0
  402e4c:	mov	w2, #0x851f                	// #34079
  402e50:	movk	w2, #0x51eb, lsl #16
  402e54:	smull	x2, w0, w2
  402e58:	lsr	x2, x2, #32
  402e5c:	asr	w3, w2, #5
  402e60:	asr	w2, w0, #31
  402e64:	sub	w2, w3, w2
  402e68:	mov	w3, #0x64                  	// #100
  402e6c:	mul	w2, w2, w3
  402e70:	sub	w2, w0, w2
  402e74:	ldr	w0, [sp, #124]
  402e78:	mov	w3, #0x8bad                	// #35757
  402e7c:	movk	w3, #0x68db, lsl #16
  402e80:	smull	x3, w0, w3
  402e84:	lsr	x3, x3, #32
  402e88:	asr	w3, w3, #12
  402e8c:	asr	w0, w0, #31
  402e90:	sub	w0, w3, w0
  402e94:	mov	w3, w0
  402e98:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402e9c:	add	x0, x0, #0x348
  402ea0:	bl	4051c8 <tigetstr@plt+0x2c18>
  402ea4:	str	w0, [sp, #124]
  402ea8:	mov	w0, #0x68                  	// #104
  402eac:	movk	w0, #0x2, lsl #16
  402eb0:	bl	402180 <nl_langinfo@plt>
  402eb4:	ldrsb	w0, [x0]
  402eb8:	mov	w1, w0
  402ebc:	ldr	w0, [sp, #124]
  402ec0:	add	w0, w1, w0
  402ec4:	sub	w0, w0, #0x1
  402ec8:	mov	w1, #0x2493                	// #9363
  402ecc:	movk	w1, #0x9249, lsl #16
  402ed0:	smull	x1, w0, w1
  402ed4:	lsr	x1, x1, #32
  402ed8:	add	w1, w0, w1
  402edc:	asr	w2, w1, #2
  402ee0:	asr	w1, w0, #31
  402ee4:	sub	w2, w2, w1
  402ee8:	mov	w1, w2
  402eec:	lsl	w1, w1, #3
  402ef0:	sub	w1, w1, w2
  402ef4:	sub	w2, w0, w1
  402ef8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  402efc:	add	x0, x0, #0x348
  402f00:	str	w2, [x0, #212]
  402f04:	b	403304 <tigetstr@plt+0xd54>
  402f08:	add	x0, sp, #0x48
  402f0c:	mov	x3, x0
  402f10:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  402f14:	add	x2, x0, #0x8
  402f18:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  402f1c:	add	x1, x0, #0xe08
  402f20:	ldr	w0, [sp, #136]
  402f24:	bl	4029a8 <tigetstr@plt+0x3f8>
  402f28:	ldr	w0, [sp, #136]
  402f2c:	cmp	w0, #0x82
  402f30:	b.eq	403258 <tigetstr@plt+0xca8>  // b.none
  402f34:	ldr	w0, [sp, #136]
  402f38:	cmp	w0, #0x82
  402f3c:	b.gt	4032c8 <tigetstr@plt+0xd18>
  402f40:	ldr	w0, [sp, #136]
  402f44:	cmp	w0, #0x81
  402f48:	b.eq	40327c <tigetstr@plt+0xccc>  // b.none
  402f4c:	ldr	w0, [sp, #136]
  402f50:	cmp	w0, #0x81
  402f54:	b.gt	4032c8 <tigetstr@plt+0xd18>
  402f58:	ldr	w0, [sp, #136]
  402f5c:	cmp	w0, #0x80
  402f60:	b.eq	403200 <tigetstr@plt+0xc50>  // b.none
  402f64:	ldr	w0, [sp, #136]
  402f68:	cmp	w0, #0x80
  402f6c:	b.gt	4032c8 <tigetstr@plt+0xd18>
  402f70:	ldr	w0, [sp, #136]
  402f74:	cmp	w0, #0x79
  402f78:	b.eq	403100 <tigetstr@plt+0xb50>  // b.none
  402f7c:	ldr	w0, [sp, #136]
  402f80:	cmp	w0, #0x79
  402f84:	b.gt	4032c8 <tigetstr@plt+0xd18>
  402f88:	ldr	w0, [sp, #136]
  402f8c:	cmp	w0, #0x77
  402f90:	b.eq	403164 <tigetstr@plt+0xbb4>  // b.none
  402f94:	ldr	w0, [sp, #136]
  402f98:	cmp	w0, #0x77
  402f9c:	b.gt	4032c8 <tigetstr@plt+0xd18>
  402fa0:	ldr	w0, [sp, #136]
  402fa4:	cmp	w0, #0x73
  402fa8:	b.eq	4030b4 <tigetstr@plt+0xb04>  // b.none
  402fac:	ldr	w0, [sp, #136]
  402fb0:	cmp	w0, #0x73
  402fb4:	b.gt	4032c8 <tigetstr@plt+0xd18>
  402fb8:	ldr	w0, [sp, #136]
  402fbc:	cmp	w0, #0x6e
  402fc0:	b.eq	403118 <tigetstr@plt+0xb68>  // b.none
  402fc4:	ldr	w0, [sp, #136]
  402fc8:	cmp	w0, #0x6e
  402fcc:	b.gt	4032c8 <tigetstr@plt+0xd18>
  402fd0:	ldr	w0, [sp, #136]
  402fd4:	cmp	w0, #0x6d
  402fd8:	b.eq	4030c4 <tigetstr@plt+0xb14>  // b.none
  402fdc:	ldr	w0, [sp, #136]
  402fe0:	cmp	w0, #0x6d
  402fe4:	b.gt	4032c8 <tigetstr@plt+0xd18>
  402fe8:	ldr	w0, [sp, #136]
  402fec:	cmp	w0, #0x6a
  402ff0:	b.eq	4030d8 <tigetstr@plt+0xb28>  // b.none
  402ff4:	ldr	w0, [sp, #136]
  402ff8:	cmp	w0, #0x6a
  402ffc:	b.gt	4032c8 <tigetstr@plt+0xd18>
  403000:	ldr	w0, [sp, #136]
  403004:	cmp	w0, #0x68
  403008:	b.eq	4032c4 <tigetstr@plt+0xd14>  // b.none
  40300c:	ldr	w0, [sp, #136]
  403010:	cmp	w0, #0x68
  403014:	b.gt	4032c8 <tigetstr@plt+0xd18>
  403018:	ldr	w0, [sp, #136]
  40301c:	cmp	w0, #0x59
  403020:	b.eq	40310c <tigetstr@plt+0xb5c>  // b.none
  403024:	ldr	w0, [sp, #136]
  403028:	cmp	w0, #0x59
  40302c:	b.gt	4032c8 <tigetstr@plt+0xd18>
  403030:	ldr	w0, [sp, #136]
  403034:	cmp	w0, #0x56
  403038:	b.eq	403290 <tigetstr@plt+0xce0>  // b.none
  40303c:	ldr	w0, [sp, #136]
  403040:	cmp	w0, #0x56
  403044:	b.gt	4032c8 <tigetstr@plt+0xd18>
  403048:	ldr	w0, [sp, #136]
  40304c:	cmp	w0, #0x53
  403050:	b.eq	403150 <tigetstr@plt+0xba0>  // b.none
  403054:	ldr	w0, [sp, #136]
  403058:	cmp	w0, #0x53
  40305c:	b.gt	4032c8 <tigetstr@plt+0xd18>
  403060:	ldr	w0, [sp, #136]
  403064:	cmp	w0, #0x31
  403068:	b.eq	40307c <tigetstr@plt+0xacc>  // b.none
  40306c:	ldr	w0, [sp, #136]
  403070:	cmp	w0, #0x33
  403074:	b.eq	403090 <tigetstr@plt+0xae0>  // b.none
  403078:	b	4032c8 <tigetstr@plt+0xd18>
  40307c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403080:	add	x0, x0, #0x348
  403084:	mov	w1, #0x1                   	// #1
  403088:	str	w1, [x0, #200]
  40308c:	b	403304 <tigetstr@plt+0xd54>
  403090:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403094:	add	x0, x0, #0x348
  403098:	mov	w1, #0x3                   	// #3
  40309c:	str	w1, [x0, #200]
  4030a0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4030a4:	add	x0, x0, #0x348
  4030a8:	mov	w1, #0x1                   	// #1
  4030ac:	str	w1, [x0, #204]
  4030b0:	b	403304 <tigetstr@plt+0xd54>
  4030b4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4030b8:	add	x0, x0, #0x348
  4030bc:	str	wzr, [x0, #212]
  4030c0:	b	403304 <tigetstr@plt+0xd54>
  4030c4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4030c8:	add	x0, x0, #0x348
  4030cc:	mov	w1, #0x1                   	// #1
  4030d0:	str	w1, [x0, #212]
  4030d4:	b	403304 <tigetstr@plt+0xd54>
  4030d8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4030dc:	add	x0, x0, #0x348
  4030e0:	ldrb	w1, [x0, #264]
  4030e4:	orr	w1, w1, #0x1
  4030e8:	strb	w1, [x0, #264]
  4030ec:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4030f0:	add	x0, x0, #0x348
  4030f4:	mov	x1, #0x4                   	// #4
  4030f8:	str	x1, [x0, #224]
  4030fc:	b	403304 <tigetstr@plt+0xd54>
  403100:	mov	w0, #0x1                   	// #1
  403104:	str	w0, [sp, #156]
  403108:	b	403304 <tigetstr@plt+0xd54>
  40310c:	mov	w0, #0x1                   	// #1
  403110:	str	w0, [sp, #152]
  403114:	b	403304 <tigetstr@plt+0xd54>
  403118:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40311c:	add	x0, x0, #0x498
  403120:	ldr	x19, [x0]
  403124:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403128:	add	x0, x0, #0x5f0
  40312c:	bl	402540 <gettext@plt>
  403130:	mov	x1, x0
  403134:	mov	x0, x19
  403138:	bl	40795c <tigetstr@plt+0x53ac>
  40313c:	mov	w1, w0
  403140:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403144:	add	x0, x0, #0x348
  403148:	str	w1, [x0, #200]
  40314c:	b	403304 <tigetstr@plt+0xd54>
  403150:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403154:	add	x0, x0, #0x348
  403158:	mov	w1, #0x1                   	// #1
  40315c:	str	w1, [x0, #204]
  403160:	b	403304 <tigetstr@plt+0xd54>
  403164:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403168:	add	x0, x0, #0x498
  40316c:	ldr	x0, [x0]
  403170:	cmp	x0, #0x0
  403174:	b.eq	4031ec <tigetstr@plt+0xc3c>  // b.none
  403178:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40317c:	add	x0, x0, #0x498
  403180:	ldr	x19, [x0]
  403184:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403188:	add	x0, x0, #0x608
  40318c:	bl	402540 <gettext@plt>
  403190:	mov	x1, x0
  403194:	mov	x0, x19
  403198:	bl	407864 <tigetstr@plt+0x52b4>
  40319c:	mov	w1, w0
  4031a0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4031a4:	add	x0, x0, #0x348
  4031a8:	str	w1, [x0, #256]
  4031ac:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4031b0:	add	x0, x0, #0x348
  4031b4:	ldr	w0, [x0, #256]
  4031b8:	cmp	w0, #0x0
  4031bc:	b.le	4031d4 <tigetstr@plt+0xc24>
  4031c0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4031c4:	add	x0, x0, #0x348
  4031c8:	ldr	w0, [x0, #256]
  4031cc:	cmp	w0, #0x36
  4031d0:	b.le	4031ec <tigetstr@plt+0xc3c>
  4031d4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4031d8:	add	x0, x0, #0x620
  4031dc:	bl	402540 <gettext@plt>
  4031e0:	mov	x1, x0
  4031e4:	mov	w0, #0x1                   	// #1
  4031e8:	bl	4024b0 <errx@plt>
  4031ec:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4031f0:	add	x0, x0, #0x348
  4031f4:	mov	w1, #0x200                 	// #512
  4031f8:	str	w1, [x0, #216]
  4031fc:	b	403304 <tigetstr@plt+0xd54>
  403200:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403204:	add	x0, x0, #0x348
  403208:	str	wzr, [x0, #196]
  40320c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403210:	add	x0, x0, #0x498
  403214:	ldr	x0, [x0]
  403218:	cmp	x0, #0x0
  40321c:	b.eq	403304 <tigetstr@plt+0xd54>  // b.none
  403220:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403224:	add	x0, x0, #0x498
  403228:	ldr	x19, [x0]
  40322c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403230:	add	x0, x0, #0x640
  403234:	bl	402540 <gettext@plt>
  403238:	mov	x1, x0
  40323c:	mov	x0, x19
  403240:	bl	40d2b0 <tigetstr@plt+0xad00>
  403244:	mov	w1, w0
  403248:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40324c:	add	x0, x0, #0x348
  403250:	str	w1, [x0, #196]
  403254:	b	403304 <tigetstr@plt+0xd54>
  403258:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40325c:	add	x0, x0, #0x498
  403260:	ldr	x0, [x0]
  403264:	bl	4057dc <tigetstr@plt+0x322c>
  403268:	mov	w1, w0
  40326c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403270:	add	x0, x0, #0x348
  403274:	str	w1, [x0, #192]
  403278:	b	403304 <tigetstr@plt+0xd54>
  40327c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403280:	add	x0, x0, #0x348
  403284:	mov	w1, #0x80000000            	// #-2147483648
  403288:	str	w1, [x0, #192]
  40328c:	b	403304 <tigetstr@plt+0xd54>
  403290:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403294:	add	x0, x0, #0x658
  403298:	bl	402540 <gettext@plt>
  40329c:	mov	x3, x0
  4032a0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4032a4:	add	x0, x0, #0x4b0
  4032a8:	ldr	x1, [x0]
  4032ac:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4032b0:	add	x2, x0, #0x668
  4032b4:	mov	x0, x3
  4032b8:	bl	4024f0 <printf@plt>
  4032bc:	mov	w0, #0x0                   	// #0
  4032c0:	bl	401fe0 <exit@plt>
  4032c4:	bl	405888 <tigetstr@plt+0x32d8>
  4032c8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4032cc:	add	x0, x0, #0x490
  4032d0:	ldr	x19, [x0]
  4032d4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4032d8:	add	x0, x0, #0x680
  4032dc:	bl	402540 <gettext@plt>
  4032e0:	mov	x1, x0
  4032e4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4032e8:	add	x0, x0, #0x4b0
  4032ec:	ldr	x0, [x0]
  4032f0:	mov	x2, x0
  4032f4:	mov	x0, x19
  4032f8:	bl	402550 <fprintf@plt>
  4032fc:	mov	w0, #0x1                   	// #1
  403300:	bl	401fe0 <exit@plt>
  403304:	mov	x4, #0x0                   	// #0
  403308:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40330c:	add	x3, x0, #0xe08
  403310:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403314:	add	x2, x0, #0x6a8
  403318:	ldr	x1, [sp, #32]
  40331c:	ldr	w0, [sp, #44]
  403320:	bl	402360 <getopt_long@plt>
  403324:	str	w0, [sp, #136]
  403328:	ldr	w0, [sp, #136]
  40332c:	cmn	w0, #0x1
  403330:	b.ne	402f08 <tigetstr@plt+0x958>  // b.any
  403334:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403338:	add	x0, x0, #0x4a0
  40333c:	ldr	w0, [x0]
  403340:	ldr	w1, [sp, #44]
  403344:	sub	w0, w1, w0
  403348:	str	w0, [sp, #44]
  40334c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403350:	add	x0, x0, #0x4a0
  403354:	ldr	w0, [x0]
  403358:	sxtw	x0, w0
  40335c:	lsl	x0, x0, #3
  403360:	ldr	x1, [sp, #32]
  403364:	add	x0, x1, x0
  403368:	str	x0, [sp, #32]
  40336c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403370:	add	x0, x0, #0x348
  403374:	ldr	w0, [x0, #216]
  403378:	cmp	w0, #0x0
  40337c:	b.eq	403404 <tigetstr@plt+0xe54>  // b.none
  403380:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403384:	add	x0, x0, #0x348
  403388:	ldr	w0, [x0, #256]
  40338c:	and	w1, w0, #0xff
  403390:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403394:	add	x0, x0, #0x348
  403398:	str	w1, [x0, #216]
  40339c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4033a0:	add	x0, x0, #0x348
  4033a4:	ldr	w1, [x0, #216]
  4033a8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4033ac:	add	x0, x0, #0x348
  4033b0:	ldr	w0, [x0, #212]
  4033b4:	cmp	w0, #0x1
  4033b8:	b.ne	4033c4 <tigetstr@plt+0xe14>  // b.any
  4033bc:	mov	w0, #0x100                 	// #256
  4033c0:	b	4033c8 <tigetstr@plt+0xe18>
  4033c4:	mov	w0, #0x200                 	// #512
  4033c8:	orr	w1, w0, w1
  4033cc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4033d0:	add	x0, x0, #0x348
  4033d4:	str	w1, [x0, #216]
  4033d8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4033dc:	add	x0, x0, #0x348
  4033e0:	ldr	x1, [x0, #224]
  4033e4:	mov	x0, x1
  4033e8:	lsl	x0, x0, #3
  4033ec:	sub	x0, x0, x1
  4033f0:	add	x1, x0, #0x3
  4033f4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4033f8:	add	x0, x0, #0x348
  4033fc:	str	x1, [x0, #232]
  403400:	b	403428 <tigetstr@plt+0xe78>
  403404:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403408:	add	x0, x0, #0x348
  40340c:	ldr	x1, [x0, #224]
  403410:	mov	x0, x1
  403414:	lsl	x0, x0, #3
  403418:	sub	x1, x0, x1
  40341c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403420:	add	x0, x0, #0x348
  403424:	str	x1, [x0, #232]
  403428:	ldr	w0, [sp, #44]
  40342c:	cmp	w0, #0x1
  403430:	b.ne	4034fc <tigetstr@plt+0xf4c>  // b.any
  403434:	ldr	x0, [sp, #32]
  403438:	ldr	x0, [x0]
  40343c:	mov	x1, #0x0                   	// #0
  403440:	bl	407360 <tigetstr@plt+0x4db0>
  403444:	cmp	w0, #0x0
  403448:	b.ne	4034fc <tigetstr@plt+0xf4c>  // b.any
  40344c:	ldr	x0, [sp, #32]
  403450:	ldr	x0, [x0]
  403454:	add	x1, sp, #0x38
  403458:	bl	409ccc <tigetstr@plt+0x771c>
  40345c:	cmp	w0, #0x0
  403460:	b.ne	403488 <tigetstr@plt+0xed8>  // b.any
  403464:	ldr	x1, [sp, #56]
  403468:	mov	x0, #0x34db                	// #13531
  40346c:	movk	x0, #0xd7b6, lsl #16
  403470:	movk	x0, #0xde82, lsl #32
  403474:	movk	x0, #0x431b, lsl #48
  403478:	umulh	x0, x1, x0
  40347c:	lsr	x0, x0, #18
  403480:	str	x0, [sp, #80]
  403484:	b	4034f4 <tigetstr@plt+0xf44>
  403488:	ldr	x0, [sp, #32]
  40348c:	ldr	x0, [x0]
  403490:	mov	x1, x0
  403494:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403498:	add	x0, x0, #0x348
  40349c:	bl	404030 <tigetstr@plt+0x1a80>
  4034a0:	mov	w1, w0
  4034a4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4034a8:	add	x0, x0, #0x348
  4034ac:	str	w1, [x0, #248]
  4034b0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4034b4:	add	x0, x0, #0x348
  4034b8:	ldr	w0, [x0, #248]
  4034bc:	cmp	w0, #0x0
  4034c0:	b.le	4034d0 <tigetstr@plt+0xf20>
  4034c4:	add	x0, sp, #0x50
  4034c8:	bl	4021b0 <time@plt>
  4034cc:	b	4034f4 <tigetstr@plt+0xf44>
  4034d0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4034d4:	add	x0, x0, #0x6b8
  4034d8:	bl	402540 <gettext@plt>
  4034dc:	mov	x1, x0
  4034e0:	ldr	x0, [sp, #32]
  4034e4:	ldr	x0, [x0]
  4034e8:	mov	x2, x0
  4034ec:	mov	w0, #0x1                   	// #1
  4034f0:	bl	4024b0 <errx@plt>
  4034f4:	str	wzr, [sp, #44]
  4034f8:	b	403504 <tigetstr@plt+0xf54>
  4034fc:	add	x0, sp, #0x50
  403500:	bl	4021b0 <time@plt>
  403504:	add	x0, sp, #0x50
  403508:	bl	402150 <localtime@plt>
  40350c:	str	x0, [sp, #112]
  403510:	ldr	w0, [sp, #44]
  403514:	cmp	w0, #0x3
  403518:	b.eq	40355c <tigetstr@plt+0xfac>  // b.none
  40351c:	ldr	w0, [sp, #44]
  403520:	cmp	w0, #0x3
  403524:	b.gt	403968 <tigetstr@plt+0x13b8>
  403528:	ldr	w0, [sp, #44]
  40352c:	cmp	w0, #0x2
  403530:	b.eq	4035d8 <tigetstr@plt+0x1028>  // b.none
  403534:	ldr	w0, [sp, #44]
  403538:	cmp	w0, #0x2
  40353c:	b.gt	403968 <tigetstr@plt+0x13b8>
  403540:	ldr	w0, [sp, #44]
  403544:	cmp	w0, #0x0
  403548:	b.eq	403908 <tigetstr@plt+0x1358>  // b.none
  40354c:	ldr	w0, [sp, #44]
  403550:	cmp	w0, #0x1
  403554:	b.eq	4036f0 <tigetstr@plt+0x1140>  // b.none
  403558:	b	403968 <tigetstr@plt+0x13b8>
  40355c:	ldr	x0, [sp, #32]
  403560:	add	x1, x0, #0x8
  403564:	str	x1, [sp, #32]
  403568:	ldr	x19, [x0]
  40356c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403570:	add	x0, x0, #0x6f0
  403574:	bl	402540 <gettext@plt>
  403578:	mov	x1, x0
  40357c:	mov	x0, x19
  403580:	bl	407864 <tigetstr@plt+0x52b4>
  403584:	mov	w1, w0
  403588:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40358c:	add	x0, x0, #0x348
  403590:	str	w1, [x0, #244]
  403594:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403598:	add	x0, x0, #0x348
  40359c:	ldr	w0, [x0, #244]
  4035a0:	cmp	w0, #0x0
  4035a4:	b.le	4035bc <tigetstr@plt+0x100c>
  4035a8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4035ac:	add	x0, x0, #0x348
  4035b0:	ldr	w0, [x0, #244]
  4035b4:	cmp	w0, #0x1f
  4035b8:	b.le	4035d8 <tigetstr@plt+0x1028>
  4035bc:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4035c0:	add	x0, x0, #0x708
  4035c4:	bl	402540 <gettext@plt>
  4035c8:	mov	w2, #0x1f                  	// #31
  4035cc:	mov	x1, x0
  4035d0:	mov	w0, #0x1                   	// #1
  4035d4:	bl	4024b0 <errx@plt>
  4035d8:	bl	402390 <__ctype_b_loc@plt>
  4035dc:	ldr	x1, [x0]
  4035e0:	ldr	x0, [sp, #32]
  4035e4:	ldr	x0, [x0]
  4035e8:	ldrsb	w0, [x0]
  4035ec:	sxtb	x0, w0
  4035f0:	lsl	x0, x0, #1
  4035f4:	add	x0, x1, x0
  4035f8:	ldrh	w0, [x0]
  4035fc:	and	w0, w0, #0x800
  403600:	cmp	w0, #0x0
  403604:	b.eq	403644 <tigetstr@plt+0x1094>  // b.none
  403608:	ldr	x0, [sp, #32]
  40360c:	add	x1, x0, #0x8
  403610:	str	x1, [sp, #32]
  403614:	ldr	x19, [x0]
  403618:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40361c:	add	x0, x0, #0x728
  403620:	bl	402540 <gettext@plt>
  403624:	mov	x1, x0
  403628:	mov	x0, x19
  40362c:	bl	407864 <tigetstr@plt+0x52b4>
  403630:	mov	w1, w0
  403634:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403638:	add	x0, x0, #0x348
  40363c:	str	w1, [x0, #248]
  403640:	b	4036b0 <tigetstr@plt+0x1100>
  403644:	ldr	x0, [sp, #32]
  403648:	ldr	x0, [x0]
  40364c:	mov	x1, x0
  403650:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403654:	add	x0, x0, #0x348
  403658:	bl	404030 <tigetstr@plt+0x1a80>
  40365c:	mov	w1, w0
  403660:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403664:	add	x0, x0, #0x348
  403668:	str	w1, [x0, #248]
  40366c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403670:	add	x0, x0, #0x348
  403674:	ldr	w0, [x0, #248]
  403678:	cmp	w0, #0x0
  40367c:	b.ge	4036a4 <tigetstr@plt+0x10f4>  // b.tcont
  403680:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403684:	add	x0, x0, #0x748
  403688:	bl	402540 <gettext@plt>
  40368c:	mov	x1, x0
  403690:	ldr	x0, [sp, #32]
  403694:	ldr	x0, [x0]
  403698:	mov	x2, x0
  40369c:	mov	w0, #0x1                   	// #1
  4036a0:	bl	4024b0 <errx@plt>
  4036a4:	ldr	x0, [sp, #32]
  4036a8:	add	x0, x0, #0x8
  4036ac:	str	x0, [sp, #32]
  4036b0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4036b4:	add	x0, x0, #0x348
  4036b8:	ldr	w0, [x0, #248]
  4036bc:	cmp	w0, #0x0
  4036c0:	b.le	4036d8 <tigetstr@plt+0x1128>
  4036c4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4036c8:	add	x0, x0, #0x348
  4036cc:	ldr	w0, [x0, #248]
  4036d0:	cmp	w0, #0xc
  4036d4:	b.le	4036f0 <tigetstr@plt+0x1140>
  4036d8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4036dc:	add	x0, x0, #0x728
  4036e0:	bl	402540 <gettext@plt>
  4036e4:	mov	x1, x0
  4036e8:	mov	w0, #0x1                   	// #1
  4036ec:	bl	4024b0 <errx@plt>
  4036f0:	ldr	x0, [sp, #32]
  4036f4:	add	x1, x0, #0x8
  4036f8:	str	x1, [sp, #32]
  4036fc:	ldr	x19, [x0]
  403700:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403704:	add	x0, x0, #0x760
  403708:	bl	402540 <gettext@plt>
  40370c:	mov	x1, x0
  403710:	mov	x0, x19
  403714:	bl	407864 <tigetstr@plt+0x52b4>
  403718:	mov	w1, w0
  40371c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403720:	add	x0, x0, #0x348
  403724:	str	w1, [x0, #252]
  403728:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40372c:	add	x0, x0, #0x348
  403730:	ldr	w0, [x0, #252]
  403734:	cmp	w0, #0x0
  403738:	b.gt	403754 <tigetstr@plt+0x11a4>
  40373c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403740:	add	x0, x0, #0x778
  403744:	bl	402540 <gettext@plt>
  403748:	mov	x1, x0
  40374c:	mov	w0, #0x1                   	// #1
  403750:	bl	4024b0 <errx@plt>
  403754:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403758:	add	x0, x0, #0x348
  40375c:	ldr	w1, [x0, #252]
  403760:	mov	w0, #0x7fffffff            	// #2147483647
  403764:	cmp	w1, w0
  403768:	b.ne	403784 <tigetstr@plt+0x11d4>  // b.any
  40376c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403770:	add	x0, x0, #0x760
  403774:	bl	402540 <gettext@plt>
  403778:	mov	x1, x0
  40377c:	mov	w0, #0x1                   	// #1
  403780:	bl	4024b0 <errx@plt>
  403784:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403788:	add	x0, x0, #0x348
  40378c:	ldr	w0, [x0, #244]
  403790:	cmp	w0, #0x0
  403794:	b.eq	403870 <tigetstr@plt+0x12c0>  // b.none
  403798:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40379c:	add	x0, x0, #0x348
  4037a0:	ldr	w0, [x0, #252]
  4037a4:	mov	w1, w0
  4037a8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4037ac:	add	x0, x0, #0x348
  4037b0:	bl	403e80 <tigetstr@plt+0x18d0>
  4037b4:	mov	w4, w0
  4037b8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4037bc:	add	x0, x0, #0x348
  4037c0:	ldr	w1, [x0, #248]
  4037c4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4037c8:	add	x2, x0, #0x548
  4037cc:	sxtw	x3, w1
  4037d0:	sxtw	x1, w4
  4037d4:	mov	x0, x1
  4037d8:	lsl	x0, x0, #1
  4037dc:	add	x0, x0, x1
  4037e0:	lsl	x0, x0, #2
  4037e4:	add	x0, x0, x1
  4037e8:	add	x0, x0, x3
  4037ec:	ldr	w0, [x2, x0, lsl #2]
  4037f0:	str	w0, [sp, #108]
  4037f4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4037f8:	add	x0, x0, #0x348
  4037fc:	ldr	w0, [x0, #244]
  403800:	ldr	w1, [sp, #108]
  403804:	cmp	w1, w0
  403808:	b.ge	403828 <tigetstr@plt+0x1278>  // b.tcont
  40380c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403810:	add	x0, x0, #0x708
  403814:	bl	402540 <gettext@plt>
  403818:	ldr	w2, [sp, #108]
  40381c:	mov	x1, x0
  403820:	mov	w0, #0x1                   	// #1
  403824:	bl	4024b0 <errx@plt>
  403828:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40382c:	add	x0, x0, #0x348
  403830:	ldr	w1, [x0, #244]
  403834:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403838:	add	x0, x0, #0x348
  40383c:	ldr	w2, [x0, #248]
  403840:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403844:	add	x0, x0, #0x348
  403848:	ldr	w0, [x0, #252]
  40384c:	mov	w3, w0
  403850:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403854:	add	x0, x0, #0x348
  403858:	bl	405134 <tigetstr@plt+0x2b84>
  40385c:	mov	w1, w0
  403860:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403864:	add	x0, x0, #0x348
  403868:	str	w1, [x0, #244]
  40386c:	b	4038a8 <tigetstr@plt+0x12f8>
  403870:	ldr	x0, [sp, #112]
  403874:	ldr	w0, [x0, #20]
  403878:	add	w1, w0, #0x76c
  40387c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403880:	add	x0, x0, #0x348
  403884:	ldr	w0, [x0, #252]
  403888:	cmp	w1, w0
  40388c:	b.ne	4038a8 <tigetstr@plt+0x12f8>  // b.any
  403890:	ldr	x0, [sp, #112]
  403894:	ldr	w0, [x0, #28]
  403898:	add	w1, w0, #0x1
  40389c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4038a0:	add	x0, x0, #0x348
  4038a4:	str	w1, [x0, #244]
  4038a8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4038ac:	add	x0, x0, #0x348
  4038b0:	ldr	w0, [x0, #248]
  4038b4:	cmp	w0, #0x0
  4038b8:	b.ne	4039b4 <tigetstr@plt+0x1404>  // b.any
  4038bc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4038c0:	add	x0, x0, #0x348
  4038c4:	ldr	w0, [x0, #256]
  4038c8:	cmp	w0, #0x0
  4038cc:	b.ne	4039b4 <tigetstr@plt+0x1404>  // b.any
  4038d0:	ldr	x0, [sp, #112]
  4038d4:	ldr	w0, [x0, #16]
  4038d8:	add	w1, w0, #0x1
  4038dc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4038e0:	add	x0, x0, #0x348
  4038e4:	str	w1, [x0, #248]
  4038e8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4038ec:	add	x0, x0, #0x348
  4038f0:	ldr	w0, [x0, #200]
  4038f4:	cmp	w0, #0x0
  4038f8:	b.ne	4039b4 <tigetstr@plt+0x1404>  // b.any
  4038fc:	mov	w0, #0x1                   	// #1
  403900:	str	w0, [sp, #156]
  403904:	b	4039b4 <tigetstr@plt+0x1404>
  403908:	ldr	x0, [sp, #112]
  40390c:	ldr	w0, [x0, #28]
  403910:	add	w1, w0, #0x1
  403914:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403918:	add	x0, x0, #0x348
  40391c:	str	w1, [x0, #244]
  403920:	ldr	x0, [sp, #112]
  403924:	ldr	w0, [x0, #20]
  403928:	add	w1, w0, #0x76c
  40392c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403930:	add	x0, x0, #0x348
  403934:	str	w1, [x0, #252]
  403938:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40393c:	add	x0, x0, #0x348
  403940:	ldr	w0, [x0, #248]
  403944:	cmp	w0, #0x0
  403948:	b.ne	4039bc <tigetstr@plt+0x140c>  // b.any
  40394c:	ldr	x0, [sp, #112]
  403950:	ldr	w0, [x0, #16]
  403954:	add	w1, w0, #0x1
  403958:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40395c:	add	x0, x0, #0x348
  403960:	str	w1, [x0, #248]
  403964:	b	4039bc <tigetstr@plt+0x140c>
  403968:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40396c:	add	x0, x0, #0x7a8
  403970:	bl	402540 <gettext@plt>
  403974:	bl	402460 <warnx@plt>
  403978:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40397c:	add	x0, x0, #0x490
  403980:	ldr	x19, [x0]
  403984:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403988:	add	x0, x0, #0x680
  40398c:	bl	402540 <gettext@plt>
  403990:	mov	x1, x0
  403994:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403998:	add	x0, x0, #0x4b0
  40399c:	ldr	x0, [x0]
  4039a0:	mov	x2, x0
  4039a4:	mov	x0, x19
  4039a8:	bl	402550 <fprintf@plt>
  4039ac:	mov	w0, #0x1                   	// #1
  4039b0:	bl	401fe0 <exit@plt>
  4039b4:	nop
  4039b8:	b	4039c0 <tigetstr@plt+0x1410>
  4039bc:	nop
  4039c0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4039c4:	add	x0, x0, #0x348
  4039c8:	ldr	w0, [x0, #256]
  4039cc:	cmp	w0, #0x0
  4039d0:	b.le	403bb0 <tigetstr@plt+0x1600>
  4039d4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4039d8:	add	x0, x0, #0x348
  4039dc:	bl	405640 <tigetstr@plt+0x3090>
  4039e0:	str	w0, [sp, #148]
  4039e4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4039e8:	add	x0, x0, #0x348
  4039ec:	ldr	w0, [x0, #252]
  4039f0:	mov	w1, w0
  4039f4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4039f8:	add	x0, x0, #0x348
  4039fc:	bl	403e80 <tigetstr@plt+0x18d0>
  403a00:	str	w0, [sp, #104]
  403a04:	mov	w0, #0x1                   	// #1
  403a08:	str	w0, [sp, #144]
  403a0c:	ldr	w0, [sp, #148]
  403a10:	cmp	w0, #0x0
  403a14:	b.gt	403a98 <tigetstr@plt+0x14e8>
  403a18:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403a1c:	add	x0, x0, #0x7b8
  403a20:	bl	402540 <gettext@plt>
  403a24:	mov	x4, x0
  403a28:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403a2c:	add	x0, x0, #0x348
  403a30:	ldr	w1, [x0, #252]
  403a34:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403a38:	add	x0, x0, #0x348
  403a3c:	ldr	w0, [x0, #256]
  403a40:	mov	w3, w0
  403a44:	mov	w2, w1
  403a48:	mov	x1, x4
  403a4c:	mov	w0, #0x1                   	// #1
  403a50:	bl	4024b0 <errx@plt>
  403a54:	ldr	w0, [sp, #144]
  403a58:	add	w1, w0, #0x1
  403a5c:	str	w1, [sp, #144]
  403a60:	adrp	x1, 40d000 <tigetstr@plt+0xaa50>
  403a64:	add	x2, x1, #0x548
  403a68:	sxtw	x3, w0
  403a6c:	ldrsw	x1, [sp, #104]
  403a70:	mov	x0, x1
  403a74:	lsl	x0, x0, #1
  403a78:	add	x0, x0, x1
  403a7c:	lsl	x0, x0, #2
  403a80:	add	x0, x0, x1
  403a84:	add	x0, x0, x3
  403a88:	ldr	w0, [x2, x0, lsl #2]
  403a8c:	ldr	w1, [sp, #148]
  403a90:	sub	w0, w1, w0
  403a94:	str	w0, [sp, #148]
  403a98:	ldr	w0, [sp, #144]
  403a9c:	cmp	w0, #0xc
  403aa0:	b.gt	403adc <tigetstr@plt+0x152c>
  403aa4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403aa8:	add	x2, x0, #0x548
  403aac:	ldrsw	x3, [sp, #144]
  403ab0:	ldrsw	x1, [sp, #104]
  403ab4:	mov	x0, x1
  403ab8:	lsl	x0, x0, #1
  403abc:	add	x0, x0, x1
  403ac0:	lsl	x0, x0, #2
  403ac4:	add	x0, x0, x1
  403ac8:	add	x0, x0, x3
  403acc:	ldr	w0, [x2, x0, lsl #2]
  403ad0:	ldr	w1, [sp, #148]
  403ad4:	cmp	w1, w0
  403ad8:	b.gt	403a54 <tigetstr@plt+0x14a4>
  403adc:	ldr	w0, [sp, #144]
  403ae0:	cmp	w0, #0xc
  403ae4:	b.le	403b78 <tigetstr@plt+0x15c8>
  403ae8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403aec:	add	x0, x0, #0x348
  403af0:	ldr	w0, [x0, #216]
  403af4:	and	w0, w0, #0x100
  403af8:	cmp	w0, #0x0
  403afc:	b.eq	403b78 <tigetstr@plt+0x15c8>  // b.none
  403b00:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403b04:	add	x0, x0, #0x348
  403b08:	ldr	w19, [x0, #256]
  403b0c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403b10:	add	x0, x0, #0x348
  403b14:	ldr	w0, [x0, #252]
  403b18:	sub	w1, w0, #0x1
  403b1c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403b20:	add	x3, x0, #0x348
  403b24:	mov	w2, w1
  403b28:	mov	w1, #0xc                   	// #12
  403b2c:	mov	w0, #0x1f                  	// #31
  403b30:	bl	405458 <tigetstr@plt+0x2ea8>
  403b34:	cmp	w19, w0
  403b38:	b.eq	403b78 <tigetstr@plt+0x15c8>  // b.none
  403b3c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403b40:	add	x0, x0, #0x7b8
  403b44:	bl	402540 <gettext@plt>
  403b48:	mov	x4, x0
  403b4c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403b50:	add	x0, x0, #0x348
  403b54:	ldr	w1, [x0, #252]
  403b58:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403b5c:	add	x0, x0, #0x348
  403b60:	ldr	w0, [x0, #256]
  403b64:	mov	w3, w0
  403b68:	mov	w2, w1
  403b6c:	mov	x1, x4
  403b70:	mov	w0, #0x1                   	// #1
  403b74:	bl	4024b0 <errx@plt>
  403b78:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403b7c:	add	x0, x0, #0x348
  403b80:	ldr	w0, [x0, #248]
  403b84:	cmp	w0, #0x0
  403b88:	b.ne	403bb0 <tigetstr@plt+0x1600>  // b.any
  403b8c:	ldr	w0, [sp, #144]
  403b90:	cmp	w0, #0xc
  403b94:	b.gt	403ba0 <tigetstr@plt+0x15f0>
  403b98:	ldr	w0, [sp, #144]
  403b9c:	b	403ba4 <tigetstr@plt+0x15f4>
  403ba0:	mov	w0, #0x1                   	// #1
  403ba4:	adrp	x1, 421000 <tigetstr@plt+0x1ea50>
  403ba8:	add	x1, x1, #0x348
  403bac:	str	w0, [x1, #248]
  403bb0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403bb4:	add	x0, x0, #0x348
  403bb8:	bl	4040f0 <tigetstr@plt+0x1b40>
  403bbc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403bc0:	add	x0, x0, #0x348
  403bc4:	ldr	w2, [x0, #196]
  403bc8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  403bcc:	add	x1, x0, #0x7f0
  403bd0:	mov	w0, w2
  403bd4:	bl	40ce6c <tigetstr@plt+0xa8bc>
  403bd8:	cmp	w0, #0x0
  403bdc:	b.ne	403c6c <tigetstr@plt+0x16bc>  // b.any
  403be0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403be4:	add	x0, x0, #0x338
  403be8:	ldr	x0, [x0]
  403bec:	ldrsb	w0, [x0]
  403bf0:	cmp	w0, #0x0
  403bf4:	b.eq	403c1c <tigetstr@plt+0x166c>  // b.none
  403bf8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403bfc:	add	x0, x0, #0x340
  403c00:	ldr	x0, [x0]
  403c04:	ldrsb	w0, [x0]
  403c08:	cmp	w0, #0x0
  403c0c:	b.eq	403c1c <tigetstr@plt+0x166c>  // b.none
  403c10:	bl	40d060 <tigetstr@plt+0xaab0>
  403c14:	cmp	w0, #0x1
  403c18:	b.ne	403c6c <tigetstr@plt+0x16bc>  // b.any
  403c1c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403c20:	add	x0, x0, #0x338
  403c24:	adrp	x1, 40d000 <tigetstr@plt+0xaa50>
  403c28:	add	x1, x1, #0x540
  403c2c:	str	x1, [x0]
  403c30:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403c34:	add	x0, x0, #0x340
  403c38:	adrp	x1, 40d000 <tigetstr@plt+0xaa50>
  403c3c:	add	x1, x1, #0x540
  403c40:	str	x1, [x0]
  403c44:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403c48:	add	x0, x0, #0x348
  403c4c:	str	wzr, [x0, #244]
  403c50:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403c54:	add	x0, x0, #0x348
  403c58:	ldr	w0, [x0, #216]
  403c5c:	and	w1, w0, #0xffffff00
  403c60:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403c64:	add	x0, x0, #0x348
  403c68:	str	w1, [x0, #216]
  403c6c:	ldr	w0, [sp, #156]
  403c70:	cmp	w0, #0x0
  403c74:	b.ne	403c84 <tigetstr@plt+0x16d4>  // b.any
  403c78:	ldr	w0, [sp, #152]
  403c7c:	cmp	w0, #0x0
  403c80:	b.eq	403ce8 <tigetstr@plt+0x1738>  // b.none
  403c84:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403c88:	add	x0, x0, #0x348
  403c8c:	mov	w1, #0x3                   	// #3
  403c90:	str	w1, [x0, #240]
  403c94:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403c98:	add	x0, x0, #0x348
  403c9c:	ldr	w0, [x0, #200]
  403ca0:	cmp	w0, #0x0
  403ca4:	b.ne	403cb8 <tigetstr@plt+0x1708>  // b.any
  403ca8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403cac:	add	x0, x0, #0x348
  403cb0:	mov	w1, #0xc                   	// #12
  403cb4:	str	w1, [x0, #200]
  403cb8:	ldr	w0, [sp, #156]
  403cbc:	cmp	w0, #0x0
  403cc0:	b.eq	403ce8 <tigetstr@plt+0x1738>  // b.none
  403cc4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403cc8:	add	x0, x0, #0x348
  403ccc:	mov	w1, #0x1                   	// #1
  403cd0:	str	w1, [x0, #260]
  403cd4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403cd8:	add	x0, x0, #0x348
  403cdc:	ldrb	w1, [x0, #264]
  403ce0:	orr	w1, w1, #0x2
  403ce4:	strb	w1, [x0, #264]
  403ce8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403cec:	add	x0, x0, #0x348
  403cf0:	ldr	w0, [x0, #200]
  403cf4:	cmp	w0, #0x1
  403cf8:	b.le	403dec <tigetstr@plt+0x183c>
  403cfc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403d00:	add	x0, x0, #0x348
  403d04:	ldr	w0, [x0, #208]
  403d08:	cmp	w0, #0x0
  403d0c:	b.ne	403dec <tigetstr@plt+0x183c>  // b.any
  403d10:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403d14:	add	x0, x0, #0x348
  403d18:	mov	w1, #0x3                   	// #3
  403d1c:	str	w1, [x0, #208]
  403d20:	mov	w0, #0x1                   	// #1
  403d24:	bl	402470 <isatty@plt>
  403d28:	cmp	w0, #0x0
  403d2c:	b.eq	403e14 <tigetstr@plt+0x1864>  // b.none
  403d30:	mov	w0, #0x50                  	// #80
  403d34:	bl	40ad90 <tigetstr@plt+0x87e0>
  403d38:	str	w0, [sp, #140]
  403d3c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403d40:	add	x0, x0, #0x348
  403d44:	ldrb	w0, [x0, #264]
  403d48:	and	w0, w0, #0x1
  403d4c:	and	w0, w0, #0xff
  403d50:	cmp	w0, #0x0
  403d54:	b.eq	403d60 <tigetstr@plt+0x17b0>  // b.none
  403d58:	mov	w0, #0x1b                  	// #27
  403d5c:	b	403d64 <tigetstr@plt+0x17b4>
  403d60:	mov	w0, #0x14                  	// #20
  403d64:	str	w0, [sp, #100]
  403d68:	ldr	w1, [sp, #140]
  403d6c:	ldr	w0, [sp, #100]
  403d70:	cmp	w1, w0
  403d74:	b.ge	403d80 <tigetstr@plt+0x17d0>  // b.tcont
  403d78:	ldr	w0, [sp, #100]
  403d7c:	str	w0, [sp, #140]
  403d80:	ldr	w1, [sp, #140]
  403d84:	ldr	w0, [sp, #100]
  403d88:	sdiv	w0, w1, w0
  403d8c:	sub	w1, w0, #0x1
  403d90:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403d94:	add	x0, x0, #0x348
  403d98:	ldr	w0, [x0, #240]
  403d9c:	mul	w0, w1, w0
  403da0:	str	w0, [sp, #96]
  403da4:	ldr	w1, [sp, #140]
  403da8:	ldr	w0, [sp, #96]
  403dac:	sub	w1, w1, w0
  403db0:	ldr	w0, [sp, #100]
  403db4:	sdiv	w0, w1, w0
  403db8:	str	w0, [sp, #92]
  403dbc:	ldr	w0, [sp, #92]
  403dc0:	cmp	w0, #0x2
  403dc4:	b.gt	403e14 <tigetstr@plt+0x1864>
  403dc8:	ldr	w2, [sp, #92]
  403dcc:	ldr	w1, [sp, #92]
  403dd0:	mov	w0, #0x1                   	// #1
  403dd4:	cmp	w2, #0x0
  403dd8:	csel	w1, w1, w0, gt
  403ddc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403de0:	add	x0, x0, #0x348
  403de4:	str	w1, [x0, #208]
  403de8:	b	403e14 <tigetstr@plt+0x1864>
  403dec:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403df0:	add	x0, x0, #0x348
  403df4:	ldr	w0, [x0, #208]
  403df8:	cmp	w0, #0x0
  403dfc:	b.ne	403e18 <tigetstr@plt+0x1868>  // b.any
  403e00:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403e04:	add	x0, x0, #0x348
  403e08:	mov	w1, #0x1                   	// #1
  403e0c:	str	w1, [x0, #208]
  403e10:	b	403e18 <tigetstr@plt+0x1868>
  403e14:	nop
  403e18:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403e1c:	add	x0, x0, #0x348
  403e20:	ldr	w0, [x0, #200]
  403e24:	cmp	w0, #0x0
  403e28:	b.ne	403e3c <tigetstr@plt+0x188c>  // b.any
  403e2c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403e30:	add	x0, x0, #0x348
  403e34:	mov	w1, #0x1                   	// #1
  403e38:	str	w1, [x0, #200]
  403e3c:	ldr	w0, [sp, #156]
  403e40:	cmp	w0, #0x0
  403e44:	b.ne	403e54 <tigetstr@plt+0x18a4>  // b.any
  403e48:	ldr	w0, [sp, #152]
  403e4c:	cmp	w0, #0x0
  403e50:	b.eq	403e64 <tigetstr@plt+0x18b4>  // b.none
  403e54:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403e58:	add	x0, x0, #0x348
  403e5c:	bl	405050 <tigetstr@plt+0x2aa0>
  403e60:	b	403e70 <tigetstr@plt+0x18c0>
  403e64:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  403e68:	add	x0, x0, #0x348
  403e6c:	bl	404dc4 <tigetstr@plt+0x2814>
  403e70:	mov	w0, #0x0                   	// #0
  403e74:	ldr	x19, [sp, #16]
  403e78:	ldp	x29, x30, [sp], #160
  403e7c:	ret
  403e80:	sub	sp, sp, #0x10
  403e84:	str	x0, [sp, #8]
  403e88:	str	w1, [sp, #4]
  403e8c:	ldr	x0, [sp, #8]
  403e90:	ldr	w0, [x0, #192]
  403e94:	ldr	w1, [sp, #4]
  403e98:	cmp	w1, w0
  403e9c:	b.gt	403eb8 <tigetstr@plt+0x1908>
  403ea0:	ldr	w0, [sp, #4]
  403ea4:	and	w0, w0, #0x3
  403ea8:	cmp	w0, #0x0
  403eac:	cset	w0, eq  // eq = none
  403eb0:	and	w0, w0, #0xff
  403eb4:	b	403f3c <tigetstr@plt+0x198c>
  403eb8:	ldr	w0, [sp, #4]
  403ebc:	and	w0, w0, #0x3
  403ec0:	cmp	w0, #0x0
  403ec4:	b.ne	403efc <tigetstr@plt+0x194c>  // b.any
  403ec8:	ldr	w1, [sp, #4]
  403ecc:	mov	w0, #0x851f                	// #34079
  403ed0:	movk	w0, #0x51eb, lsl #16
  403ed4:	smull	x0, w1, w0
  403ed8:	lsr	x0, x0, #32
  403edc:	asr	w2, w0, #5
  403ee0:	asr	w0, w1, #31
  403ee4:	sub	w0, w2, w0
  403ee8:	mov	w2, #0x64                  	// #100
  403eec:	mul	w0, w0, w2
  403ef0:	sub	w0, w1, w0
  403ef4:	cmp	w0, #0x0
  403ef8:	b.ne	403f30 <tigetstr@plt+0x1980>  // b.any
  403efc:	ldr	w1, [sp, #4]
  403f00:	mov	w0, #0x851f                	// #34079
  403f04:	movk	w0, #0x51eb, lsl #16
  403f08:	smull	x0, w1, w0
  403f0c:	lsr	x0, x0, #32
  403f10:	asr	w2, w0, #7
  403f14:	asr	w0, w1, #31
  403f18:	sub	w0, w2, w0
  403f1c:	mov	w2, #0x190                 	// #400
  403f20:	mul	w0, w0, w2
  403f24:	sub	w0, w1, w0
  403f28:	cmp	w0, #0x0
  403f2c:	b.ne	403f38 <tigetstr@plt+0x1988>  // b.any
  403f30:	mov	w0, #0x1                   	// #1
  403f34:	b	403f3c <tigetstr@plt+0x198c>
  403f38:	mov	w0, #0x0                   	// #0
  403f3c:	add	sp, sp, #0x10
  403f40:	ret
  403f44:	stp	x29, x30, [sp, #-48]!
  403f48:	mov	x29, sp
  403f4c:	str	x0, [sp, #24]
  403f50:	ldr	x0, [sp, #24]
  403f54:	ldr	x0, [x0]
  403f58:	cmp	x0, #0x0
  403f5c:	b.ne	403fac <tigetstr@plt+0x19fc>  // b.any
  403f60:	str	xzr, [sp, #40]
  403f64:	b	403f9c <tigetstr@plt+0x19ec>
  403f68:	ldr	x0, [sp, #40]
  403f6c:	mov	w1, w0
  403f70:	mov	w0, #0x6f                  	// #111
  403f74:	movk	w0, #0x2, lsl #16
  403f78:	add	w0, w1, w0
  403f7c:	bl	402180 <nl_langinfo@plt>
  403f80:	mov	x2, x0
  403f84:	ldr	x0, [sp, #24]
  403f88:	ldr	x1, [sp, #40]
  403f8c:	str	x2, [x0, x1, lsl #3]
  403f90:	ldr	x0, [sp, #40]
  403f94:	add	x0, x0, #0x1
  403f98:	str	x0, [sp, #40]
  403f9c:	ldr	x0, [sp, #40]
  403fa0:	cmp	x0, #0xb
  403fa4:	b.ls	403f68 <tigetstr@plt+0x19b8>  // b.plast
  403fa8:	b	403fb0 <tigetstr@plt+0x1a00>
  403fac:	nop
  403fb0:	ldp	x29, x30, [sp], #48
  403fb4:	ret
  403fb8:	stp	x29, x30, [sp, #-48]!
  403fbc:	mov	x29, sp
  403fc0:	str	x0, [sp, #24]
  403fc4:	ldr	x0, [sp, #24]
  403fc8:	ldr	x0, [x0, #96]
  403fcc:	cmp	x0, #0x0
  403fd0:	b.ne	404024 <tigetstr@plt+0x1a74>  // b.any
  403fd4:	str	xzr, [sp, #40]
  403fd8:	b	404014 <tigetstr@plt+0x1a64>
  403fdc:	ldr	x0, [sp, #40]
  403fe0:	mov	w1, w0
  403fe4:	mov	w0, #0x87                  	// #135
  403fe8:	movk	w0, #0x2, lsl #16
  403fec:	add	w0, w1, w0
  403ff0:	bl	402180 <nl_langinfo@plt>
  403ff4:	mov	x2, x0
  403ff8:	ldr	x0, [sp, #24]
  403ffc:	ldr	x1, [sp, #40]
  404000:	add	x1, x1, #0xc
  404004:	str	x2, [x0, x1, lsl #3]
  404008:	ldr	x0, [sp, #40]
  40400c:	add	x0, x0, #0x1
  404010:	str	x0, [sp, #40]
  404014:	ldr	x0, [sp, #40]
  404018:	cmp	x0, #0xb
  40401c:	b.ls	403fdc <tigetstr@plt+0x1a2c>  // b.plast
  404020:	b	404028 <tigetstr@plt+0x1a78>
  404024:	nop
  404028:	ldp	x29, x30, [sp], #48
  40402c:	ret
  404030:	stp	x29, x30, [sp, #-48]!
  404034:	mov	x29, sp
  404038:	str	x0, [sp, #24]
  40403c:	str	x1, [sp, #16]
  404040:	ldr	x0, [sp, #24]
  404044:	bl	403f44 <tigetstr@plt+0x1994>
  404048:	str	xzr, [sp, #40]
  40404c:	b	404084 <tigetstr@plt+0x1ad4>
  404050:	ldr	x0, [sp, #24]
  404054:	ldr	x1, [sp, #40]
  404058:	ldr	x0, [x0, x1, lsl #3]
  40405c:	ldr	x1, [sp, #16]
  404060:	bl	402270 <strcasecmp@plt>
  404064:	cmp	w0, #0x0
  404068:	b.ne	404078 <tigetstr@plt+0x1ac8>  // b.any
  40406c:	ldr	x0, [sp, #40]
  404070:	add	w0, w0, #0x1
  404074:	b	4040e8 <tigetstr@plt+0x1b38>
  404078:	ldr	x0, [sp, #40]
  40407c:	add	x0, x0, #0x1
  404080:	str	x0, [sp, #40]
  404084:	ldr	x0, [sp, #40]
  404088:	cmp	x0, #0xb
  40408c:	b.ls	404050 <tigetstr@plt+0x1aa0>  // b.plast
  404090:	ldr	x0, [sp, #24]
  404094:	bl	403fb8 <tigetstr@plt+0x1a08>
  404098:	str	xzr, [sp, #40]
  40409c:	b	4040d8 <tigetstr@plt+0x1b28>
  4040a0:	ldr	x0, [sp, #24]
  4040a4:	ldr	x1, [sp, #40]
  4040a8:	add	x1, x1, #0xc
  4040ac:	ldr	x0, [x0, x1, lsl #3]
  4040b0:	ldr	x1, [sp, #16]
  4040b4:	bl	402270 <strcasecmp@plt>
  4040b8:	cmp	w0, #0x0
  4040bc:	b.ne	4040cc <tigetstr@plt+0x1b1c>  // b.any
  4040c0:	ldr	x0, [sp, #40]
  4040c4:	add	w0, w0, #0x1
  4040c8:	b	4040e8 <tigetstr@plt+0x1b38>
  4040cc:	ldr	x0, [sp, #40]
  4040d0:	add	x0, x0, #0x1
  4040d4:	str	x0, [sp, #40]
  4040d8:	ldr	x0, [sp, #40]
  4040dc:	cmp	x0, #0xb
  4040e0:	b.ls	4040a0 <tigetstr@plt+0x1af0>  // b.plast
  4040e4:	mov	w0, #0xffffffea            	// #-22
  4040e8:	ldp	x29, x30, [sp], #48
  4040ec:	ret
  4040f0:	stp	x29, x30, [sp, #-400]!
  4040f4:	mov	x29, sp
  4040f8:	str	x19, [sp, #16]
  4040fc:	str	x0, [sp, #40]
  404100:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  404104:	add	x0, x0, #0x4c8
  404108:	str	x0, [sp, #384]
  40410c:	ldr	x0, [sp, #40]
  404110:	ldr	w0, [x0, #252]
  404114:	add	x4, sp, #0x38
  404118:	mov	w3, w0
  40411c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404120:	add	x2, x0, #0x7f8
  404124:	mov	x1, #0x12c                 	// #300
  404128:	mov	x0, x4
  40412c:	bl	402120 <snprintf@plt>
  404130:	str	w0, [sp, #380]
  404134:	ldr	w0, [sp, #380]
  404138:	cmp	w0, #0x0
  40413c:	b.lt	4042d0 <tigetstr@plt+0x1d20>  // b.tstop
  404140:	ldr	w0, [sp, #380]
  404144:	cmp	w0, #0x12b
  404148:	b.hi	4042d0 <tigetstr@plt+0x1d20>  // b.pmore
  40414c:	str	xzr, [sp, #392]
  404150:	b	404250 <tigetstr@plt+0x1ca0>
  404154:	ldr	x0, [sp, #40]
  404158:	ldr	w0, [x0, #212]
  40415c:	sxtw	x1, w0
  404160:	ldr	x0, [sp, #392]
  404164:	add	x1, x1, x0
  404168:	mov	x0, #0x2493                	// #9363
  40416c:	movk	x0, #0x9249, lsl #16
  404170:	movk	x0, #0x4924, lsl #32
  404174:	movk	x0, #0x2492, lsl #48
  404178:	umulh	x0, x1, x0
  40417c:	sub	x2, x1, x0
  404180:	lsr	x2, x2, #1
  404184:	add	x0, x0, x2
  404188:	lsr	x2, x0, #2
  40418c:	mov	x0, x2
  404190:	lsl	x0, x0, #3
  404194:	sub	x0, x0, x2
  404198:	sub	x0, x1, x0
  40419c:	str	x0, [sp, #368]
  4041a0:	ldr	x0, [sp, #392]
  4041a4:	cmp	x0, #0x0
  4041a8:	b.eq	4041cc <tigetstr@plt+0x1c1c>  // b.none
  4041ac:	ldr	x19, [sp, #384]
  4041b0:	add	x0, x19, #0x1
  4041b4:	str	x0, [sp, #384]
  4041b8:	mov	x0, x19
  4041bc:	bl	401fb0 <strlen@plt>
  4041c0:	add	x0, x19, x0
  4041c4:	mov	w1, #0x20                  	// #32
  4041c8:	strh	w1, [x0]
  4041cc:	ldr	x1, [sp, #384]
  4041d0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4041d4:	add	x0, x0, #0x4c8
  4041d8:	sub	x0, x1, x0
  4041dc:	mov	x1, x0
  4041e0:	mov	x0, #0x85                  	// #133
  4041e4:	sub	x0, x0, x1
  4041e8:	str	x0, [sp, #360]
  4041ec:	ldr	x0, [sp, #40]
  4041f0:	ldr	x0, [x0, #224]
  4041f4:	sub	x0, x0, #0x1
  4041f8:	ldr	x1, [sp, #360]
  4041fc:	cmp	x1, x0
  404200:	b.ls	404260 <tigetstr@plt+0x1cb0>  // b.plast
  404204:	ldr	x0, [sp, #368]
  404208:	add	w0, w0, #0x20, lsl #12
  40420c:	bl	402180 <nl_langinfo@plt>
  404210:	mov	x4, x0
  404214:	ldr	x0, [sp, #40]
  404218:	ldr	x0, [x0, #224]
  40421c:	sub	x0, x0, #0x1
  404220:	mov	x3, x0
  404224:	ldr	x2, [sp, #360]
  404228:	ldr	x1, [sp, #384]
  40422c:	mov	x0, x4
  404230:	bl	405724 <tigetstr@plt+0x3174>
  404234:	sxtw	x0, w0
  404238:	ldr	x1, [sp, #384]
  40423c:	add	x0, x1, x0
  404240:	str	x0, [sp, #384]
  404244:	ldr	x0, [sp, #392]
  404248:	add	x0, x0, #0x1
  40424c:	str	x0, [sp, #392]
  404250:	ldr	x0, [sp, #392]
  404254:	cmp	x0, #0x6
  404258:	b.ls	404154 <tigetstr@plt+0x1ba4>  // b.plast
  40425c:	b	404264 <tigetstr@plt+0x1cb4>
  404260:	nop
  404264:	ldr	x0, [sp, #40]
  404268:	bl	403f44 <tigetstr@plt+0x1994>
  40426c:	str	xzr, [sp, #392]
  404270:	b	4042c0 <tigetstr@plt+0x1d10>
  404274:	ldr	x0, [sp, #40]
  404278:	ldr	x19, [x0, #232]
  40427c:	ldr	x0, [sp, #40]
  404280:	ldr	x1, [sp, #392]
  404284:	ldr	x0, [x0, x1, lsl #3]
  404288:	bl	401fb0 <strlen@plt>
  40428c:	mov	x1, x0
  404290:	ldrsw	x0, [sp, #380]
  404294:	add	x0, x1, x0
  404298:	add	x0, x0, #0x1
  40429c:	cmp	x19, x0
  4042a0:	b.cs	4042b4 <tigetstr@plt+0x1d04>  // b.hs, b.nlast
  4042a4:	ldr	x0, [sp, #40]
  4042a8:	ldrb	w1, [x0, #264]
  4042ac:	orr	w1, w1, #0x4
  4042b0:	strb	w1, [x0, #264]
  4042b4:	ldr	x0, [sp, #392]
  4042b8:	add	x0, x0, #0x1
  4042bc:	str	x0, [sp, #392]
  4042c0:	ldr	x0, [sp, #392]
  4042c4:	cmp	x0, #0xb
  4042c8:	b.ls	404274 <tigetstr@plt+0x1cc4>  // b.plast
  4042cc:	b	4042d4 <tigetstr@plt+0x1d24>
  4042d0:	nop
  4042d4:	ldr	x19, [sp, #16]
  4042d8:	ldp	x29, x30, [sp], #400
  4042dc:	ret
  4042e0:	stp	x29, x30, [sp, #-64]!
  4042e4:	mov	x29, sp
  4042e8:	str	x0, [sp, #24]
  4042ec:	str	x1, [sp, #16]
  4042f0:	ldr	x0, [sp, #24]
  4042f4:	ldr	w1, [x0, #192]
  4042f8:	ldr	x0, [sp, #24]
  4042fc:	ldr	w0, [x0, #196]
  404300:	mov	w3, w0
  404304:	mov	w2, w1
  404308:	mov	w1, #0x1                   	// #1
  40430c:	ldr	x0, [sp, #16]
  404310:	bl	4051c8 <tigetstr@plt+0x2c18>
  404314:	str	w0, [sp, #60]
  404318:	str	wzr, [sp, #44]
  40431c:	ldr	x0, [sp, #16]
  404320:	ldrb	w0, [x0, #264]
  404324:	and	w0, w0, #0x1
  404328:	and	w0, w0, #0xff
  40432c:	cmp	w0, #0x0
  404330:	b.eq	404360 <tigetstr@plt+0x1db0>  // b.none
  404334:	ldr	x0, [sp, #24]
  404338:	ldr	w1, [x0, #192]
  40433c:	ldr	x0, [sp, #24]
  404340:	ldr	w0, [x0, #196]
  404344:	mov	w3, w0
  404348:	mov	w2, w1
  40434c:	mov	w1, #0x1                   	// #1
  404350:	ldr	x0, [sp, #16]
  404354:	bl	405134 <tigetstr@plt+0x2b84>
  404358:	str	w0, [sp, #48]
  40435c:	b	404368 <tigetstr@plt+0x1db8>
  404360:	mov	w0, #0x1                   	// #1
  404364:	str	w0, [sp, #48]
  404368:	ldr	x0, [sp, #24]
  40436c:	ldr	w0, [x0, #196]
  404370:	mov	w1, w0
  404374:	ldr	x0, [sp, #16]
  404378:	bl	403e80 <tigetstr@plt+0x18d0>
  40437c:	mov	w4, w0
  404380:	ldr	x0, [sp, #24]
  404384:	ldr	w1, [x0, #192]
  404388:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40438c:	add	x2, x0, #0x548
  404390:	sxtw	x3, w1
  404394:	sxtw	x1, w4
  404398:	mov	x0, x1
  40439c:	lsl	x0, x0, #1
  4043a0:	add	x0, x0, x1
  4043a4:	lsl	x0, x0, #2
  4043a8:	add	x0, x0, x1
  4043ac:	add	x0, x0, x3
  4043b0:	ldr	w0, [x2, x0, lsl #2]
  4043b4:	ldr	w1, [sp, #48]
  4043b8:	add	w0, w1, w0
  4043bc:	str	w0, [sp, #56]
  4043c0:	ldr	x0, [sp, #16]
  4043c4:	ldr	w0, [x0, #212]
  4043c8:	cmp	w0, #0x0
  4043cc:	b.eq	40441c <tigetstr@plt+0x1e6c>  // b.none
  4043d0:	ldr	x0, [sp, #16]
  4043d4:	ldr	w0, [x0, #212]
  4043d8:	ldr	w1, [sp, #60]
  4043dc:	sub	w0, w1, w0
  4043e0:	str	w0, [sp, #60]
  4043e4:	ldr	w0, [sp, #60]
  4043e8:	cmp	w0, #0x0
  4043ec:	b.ge	404404 <tigetstr@plt+0x1e54>  // b.tcont
  4043f0:	ldr	x0, [sp, #16]
  4043f4:	ldr	w0, [x0, #212]
  4043f8:	mov	w1, #0x7                   	// #7
  4043fc:	sub	w0, w1, w0
  404400:	str	w0, [sp, #60]
  404404:	ldr	x0, [sp, #16]
  404408:	ldr	w0, [x0, #212]
  40440c:	sub	w0, w0, #0x1
  404410:	ldr	w1, [sp, #56]
  404414:	add	w0, w1, w0
  404418:	str	w0, [sp, #56]
  40441c:	str	wzr, [sp, #52]
  404420:	b	4044f4 <tigetstr@plt+0x1f44>
  404424:	ldr	w0, [sp, #60]
  404428:	cmp	w0, #0x0
  40442c:	b.le	404450 <tigetstr@plt+0x1ea0>
  404430:	ldr	x0, [sp, #24]
  404434:	ldrsw	x1, [sp, #52]
  404438:	mov	w2, #0xffffffff            	// #-1
  40443c:	str	w2, [x0, x1, lsl #2]
  404440:	ldr	w0, [sp, #60]
  404444:	sub	w0, w0, #0x1
  404448:	str	w0, [sp, #60]
  40444c:	b	4044e8 <tigetstr@plt+0x1f38>
  404450:	ldr	w1, [sp, #48]
  404454:	ldr	w0, [sp, #56]
  404458:	cmp	w1, w0
  40445c:	b.ge	4044cc <tigetstr@plt+0x1f1c>  // b.tcont
  404460:	ldr	x0, [sp, #24]
  404464:	ldr	w1, [x0, #196]
  404468:	ldr	x0, [sp, #16]
  40446c:	ldr	w0, [x0, #192]
  404470:	cmp	w1, w0
  404474:	b.ne	4044ac <tigetstr@plt+0x1efc>  // b.any
  404478:	ldr	x0, [sp, #24]
  40447c:	ldr	w0, [x0, #192]
  404480:	cmp	w0, #0x9
  404484:	b.ne	4044ac <tigetstr@plt+0x1efc>  // b.any
  404488:	ldr	w0, [sp, #48]
  40448c:	cmp	w0, #0x3
  404490:	b.eq	4044a0 <tigetstr@plt+0x1ef0>  // b.none
  404494:	ldr	w0, [sp, #48]
  404498:	cmp	w0, #0xf7
  40449c:	b.ne	4044ac <tigetstr@plt+0x1efc>  // b.any
  4044a0:	ldr	w0, [sp, #48]
  4044a4:	add	w0, w0, #0xb
  4044a8:	str	w0, [sp, #48]
  4044ac:	ldr	x0, [sp, #24]
  4044b0:	ldrsw	x1, [sp, #52]
  4044b4:	ldr	w2, [sp, #48]
  4044b8:	str	w2, [x0, x1, lsl #2]
  4044bc:	ldr	w0, [sp, #48]
  4044c0:	add	w0, w0, #0x1
  4044c4:	str	w0, [sp, #48]
  4044c8:	b	4044e8 <tigetstr@plt+0x1f38>
  4044cc:	ldr	x0, [sp, #24]
  4044d0:	ldrsw	x1, [sp, #52]
  4044d4:	mov	w2, #0xffffffff            	// #-1
  4044d8:	str	w2, [x0, x1, lsl #2]
  4044dc:	ldr	w0, [sp, #44]
  4044e0:	add	w0, w0, #0x1
  4044e4:	str	w0, [sp, #44]
  4044e8:	ldr	w0, [sp, #52]
  4044ec:	add	w0, w0, #0x1
  4044f0:	str	w0, [sp, #52]
  4044f4:	ldr	w0, [sp, #52]
  4044f8:	cmp	w0, #0x29
  4044fc:	b.le	404424 <tigetstr@plt+0x1e74>
  404500:	ldr	x0, [sp, #16]
  404504:	ldr	w0, [x0, #216]
  404508:	cmp	w0, #0x0
  40450c:	b.eq	404628 <tigetstr@plt+0x2078>  // b.none
  404510:	ldr	x0, [sp, #24]
  404514:	ldr	w1, [x0, #192]
  404518:	ldr	x0, [sp, #24]
  40451c:	ldr	w0, [x0, #196]
  404520:	ldr	x3, [sp, #16]
  404524:	mov	w2, w0
  404528:	mov	w0, #0x1                   	// #1
  40452c:	bl	405458 <tigetstr@plt+0x2ea8>
  404530:	str	w0, [sp, #40]
  404534:	ldr	w0, [sp, #44]
  404538:	mov	w1, #0x2493                	// #9363
  40453c:	movk	w1, #0x9249, lsl #16
  404540:	smull	x1, w0, w1
  404544:	lsr	x1, x1, #32
  404548:	add	w1, w0, w1
  40454c:	asr	w1, w1, #2
  404550:	asr	w0, w0, #31
  404554:	sub	w0, w0, w1
  404558:	add	w0, w0, #0x6
  40455c:	str	w0, [sp, #44]
  404560:	str	wzr, [sp, #52]
  404564:	b	40461c <tigetstr@plt+0x206c>
  404568:	ldr	w0, [sp, #44]
  40456c:	cmp	w0, #0x0
  404570:	b.le	4045e8 <tigetstr@plt+0x2038>
  404574:	ldr	w0, [sp, #40]
  404578:	cmp	w0, #0x34
  40457c:	b.le	4045c0 <tigetstr@plt+0x2010>
  404580:	ldr	w1, [sp, #52]
  404584:	mov	w0, w1
  404588:	lsl	w0, w0, #3
  40458c:	sub	w1, w0, w1
  404590:	ldr	x0, [sp, #24]
  404594:	sxtw	x1, w1
  404598:	ldr	w4, [x0, x1, lsl #2]
  40459c:	ldr	x0, [sp, #24]
  4045a0:	ldr	w1, [x0, #192]
  4045a4:	ldr	x0, [sp, #24]
  4045a8:	ldr	w0, [x0, #196]
  4045ac:	ldr	x3, [sp, #16]
  4045b0:	mov	w2, w0
  4045b4:	mov	w0, w4
  4045b8:	bl	405458 <tigetstr@plt+0x2ea8>
  4045bc:	str	w0, [sp, #40]
  4045c0:	ldr	w0, [sp, #40]
  4045c4:	add	w1, w0, #0x1
  4045c8:	str	w1, [sp, #40]
  4045cc:	ldr	x2, [sp, #24]
  4045d0:	ldrsw	x1, [sp, #52]
  4045d4:	add	x1, x1, #0x28
  4045d8:	lsl	x1, x1, #2
  4045dc:	add	x1, x2, x1
  4045e0:	str	w0, [x1, #8]
  4045e4:	b	404604 <tigetstr@plt+0x2054>
  4045e8:	ldr	x1, [sp, #24]
  4045ec:	ldrsw	x0, [sp, #52]
  4045f0:	add	x0, x0, #0x28
  4045f4:	lsl	x0, x0, #2
  4045f8:	add	x0, x1, x0
  4045fc:	mov	w1, #0xffffffff            	// #-1
  404600:	str	w1, [x0, #8]
  404604:	ldr	w0, [sp, #44]
  404608:	sub	w0, w0, #0x1
  40460c:	str	w0, [sp, #44]
  404610:	ldr	w0, [sp, #52]
  404614:	add	w0, w0, #0x1
  404618:	str	w0, [sp, #52]
  40461c:	ldr	w0, [sp, #52]
  404620:	cmp	w0, #0x5
  404624:	b.le	404568 <tigetstr@plt+0x1fb8>
  404628:	nop
  40462c:	ldp	x29, x30, [sp], #64
  404630:	ret
  404634:	stp	x29, x30, [sp, #-352]!
  404638:	mov	x29, sp
  40463c:	str	x0, [sp, #24]
  404640:	str	x1, [sp, #16]
  404644:	ldr	x0, [sp, #16]
  404648:	ldrb	w0, [x0, #264]
  40464c:	and	w0, w0, #0x4
  404650:	and	w0, w0, #0xff
  404654:	cmp	w0, #0x0
  404658:	b.ne	404674 <tigetstr@plt+0x20c4>  // b.any
  40465c:	ldr	x0, [sp, #16]
  404660:	ldrb	w0, [x0, #264]
  404664:	and	w0, w0, #0x2
  404668:	and	w0, w0, #0xff
  40466c:	cmp	w0, #0x0
  404670:	b.eq	4047b4 <tigetstr@plt+0x2204>  // b.none
  404674:	ldr	x0, [sp, #24]
  404678:	str	x0, [sp, #344]
  40467c:	b	4046fc <tigetstr@plt+0x214c>
  404680:	ldr	x0, [sp, #344]
  404684:	ldr	w0, [x0, #192]
  404688:	sub	w1, w0, #0x1
  40468c:	ldr	x0, [sp, #16]
  404690:	sxtw	x1, w1
  404694:	ldr	x0, [x0, x1, lsl #3]
  404698:	add	x4, sp, #0x28
  40469c:	mov	x3, x0
  4046a0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4046a4:	add	x2, x0, #0x800
  4046a8:	mov	x1, #0x12c                 	// #300
  4046ac:	mov	x0, x4
  4046b0:	bl	402120 <snprintf@plt>
  4046b4:	ldr	x0, [sp, #16]
  4046b8:	ldr	x0, [x0, #232]
  4046bc:	sub	x1, x0, #0x1
  4046c0:	ldr	x0, [sp, #344]
  4046c4:	ldr	x0, [x0, #200]
  4046c8:	cmp	x0, #0x0
  4046cc:	b.eq	4046dc <tigetstr@plt+0x212c>  // b.none
  4046d0:	ldr	x0, [sp, #16]
  4046d4:	ldr	w0, [x0, #240]
  4046d8:	b	4046e0 <tigetstr@plt+0x2130>
  4046dc:	mov	w0, #0x0                   	// #0
  4046e0:	add	x3, sp, #0x28
  4046e4:	mov	w2, w0
  4046e8:	mov	x0, x3
  4046ec:	bl	405764 <tigetstr@plt+0x31b4>
  4046f0:	ldr	x0, [sp, #344]
  4046f4:	ldr	x0, [x0, #200]
  4046f8:	str	x0, [sp, #344]
  4046fc:	ldr	x0, [sp, #344]
  404700:	cmp	x0, #0x0
  404704:	b.ne	404680 <tigetstr@plt+0x20d0>  // b.any
  404708:	ldr	x0, [sp, #16]
  40470c:	ldrb	w0, [x0, #264]
  404710:	and	w0, w0, #0x2
  404714:	and	w0, w0, #0xff
  404718:	cmp	w0, #0x0
  40471c:	b.ne	404854 <tigetstr@plt+0x22a4>  // b.any
  404720:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404724:	add	x0, x0, #0x808
  404728:	bl	402c54 <tigetstr@plt+0x6a4>
  40472c:	ldr	x0, [sp, #24]
  404730:	str	x0, [sp, #344]
  404734:	b	4047a4 <tigetstr@plt+0x21f4>
  404738:	ldr	x0, [sp, #344]
  40473c:	ldr	w0, [x0, #196]
  404740:	add	x4, sp, #0x28
  404744:	mov	w3, w0
  404748:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40474c:	add	x2, x0, #0x7f8
  404750:	mov	x1, #0x12c                 	// #300
  404754:	mov	x0, x4
  404758:	bl	402120 <snprintf@plt>
  40475c:	ldr	x0, [sp, #16]
  404760:	ldr	x0, [x0, #232]
  404764:	sub	x1, x0, #0x1
  404768:	ldr	x0, [sp, #344]
  40476c:	ldr	x0, [x0, #200]
  404770:	cmp	x0, #0x0
  404774:	b.eq	404784 <tigetstr@plt+0x21d4>  // b.none
  404778:	ldr	x0, [sp, #16]
  40477c:	ldr	w0, [x0, #240]
  404780:	b	404788 <tigetstr@plt+0x21d8>
  404784:	mov	w0, #0x0                   	// #0
  404788:	add	x3, sp, #0x28
  40478c:	mov	w2, w0
  404790:	mov	x0, x3
  404794:	bl	405764 <tigetstr@plt+0x31b4>
  404798:	ldr	x0, [sp, #344]
  40479c:	ldr	x0, [x0, #200]
  4047a0:	str	x0, [sp, #344]
  4047a4:	ldr	x0, [sp, #344]
  4047a8:	cmp	x0, #0x0
  4047ac:	b.ne	404738 <tigetstr@plt+0x2188>  // b.any
  4047b0:	b	404854 <tigetstr@plt+0x22a4>
  4047b4:	ldr	x0, [sp, #24]
  4047b8:	str	x0, [sp, #344]
  4047bc:	b	404848 <tigetstr@plt+0x2298>
  4047c0:	ldr	x0, [sp, #344]
  4047c4:	ldr	w0, [x0, #192]
  4047c8:	sub	w1, w0, #0x1
  4047cc:	ldr	x0, [sp, #16]
  4047d0:	sxtw	x1, w1
  4047d4:	ldr	x1, [x0, x1, lsl #3]
  4047d8:	ldr	x0, [sp, #344]
  4047dc:	ldr	w0, [x0, #196]
  4047e0:	add	x5, sp, #0x28
  4047e4:	mov	w4, w0
  4047e8:	mov	x3, x1
  4047ec:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4047f0:	add	x2, x0, #0x810
  4047f4:	mov	x1, #0x12c                 	// #300
  4047f8:	mov	x0, x5
  4047fc:	bl	402120 <snprintf@plt>
  404800:	ldr	x0, [sp, #16]
  404804:	ldr	x0, [x0, #232]
  404808:	sub	x1, x0, #0x1
  40480c:	ldr	x0, [sp, #344]
  404810:	ldr	x0, [x0, #200]
  404814:	cmp	x0, #0x0
  404818:	b.eq	404828 <tigetstr@plt+0x2278>  // b.none
  40481c:	ldr	x0, [sp, #16]
  404820:	ldr	w0, [x0, #240]
  404824:	b	40482c <tigetstr@plt+0x227c>
  404828:	mov	w0, #0x0                   	// #0
  40482c:	add	x3, sp, #0x28
  404830:	mov	w2, w0
  404834:	mov	x0, x3
  404838:	bl	405764 <tigetstr@plt+0x31b4>
  40483c:	ldr	x0, [sp, #344]
  404840:	ldr	x0, [x0, #200]
  404844:	str	x0, [sp, #344]
  404848:	ldr	x0, [sp, #344]
  40484c:	cmp	x0, #0x0
  404850:	b.ne	4047c0 <tigetstr@plt+0x2210>  // b.any
  404854:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404858:	add	x0, x0, #0x808
  40485c:	bl	402c54 <tigetstr@plt+0x6a4>
  404860:	ldr	x0, [sp, #24]
  404864:	str	x0, [sp, #344]
  404868:	b	404970 <tigetstr@plt+0x23c0>
  40486c:	ldr	x0, [sp, #16]
  404870:	ldr	w0, [x0, #216]
  404874:	cmp	w0, #0x0
  404878:	b.eq	404914 <tigetstr@plt+0x2364>  // b.none
  40487c:	ldr	x0, [sp, #16]
  404880:	ldrb	w0, [x0, #264]
  404884:	and	w0, w0, #0x1
  404888:	and	w0, w0, #0xff
  40488c:	cmp	w0, #0x0
  404890:	b.eq	4048d0 <tigetstr@plt+0x2320>  // b.none
  404894:	ldr	x0, [sp, #16]
  404898:	ldr	x0, [x0, #224]
  40489c:	sub	w1, w0, #0x1
  4048a0:	add	x6, sp, #0x28
  4048a4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4048a8:	add	x5, x0, #0x4c8
  4048ac:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4048b0:	add	x4, x0, #0x540
  4048b4:	mov	w3, w1
  4048b8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4048bc:	add	x2, x0, #0x818
  4048c0:	mov	x1, #0x12c                 	// #300
  4048c4:	mov	x0, x6
  4048c8:	bl	402120 <snprintf@plt>
  4048cc:	b	404908 <tigetstr@plt+0x2358>
  4048d0:	ldr	x0, [sp, #16]
  4048d4:	ldr	x0, [x0, #224]
  4048d8:	mov	w1, w0
  4048dc:	add	x6, sp, #0x28
  4048e0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4048e4:	add	x5, x0, #0x4c8
  4048e8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4048ec:	add	x4, x0, #0x540
  4048f0:	mov	w3, w1
  4048f4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4048f8:	add	x2, x0, #0x818
  4048fc:	mov	x1, #0x12c                 	// #300
  404900:	mov	x0, x6
  404904:	bl	402120 <snprintf@plt>
  404908:	add	x0, sp, #0x28
  40490c:	bl	402c54 <tigetstr@plt+0x6a4>
  404910:	b	404920 <tigetstr@plt+0x2370>
  404914:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  404918:	add	x0, x0, #0x4c8
  40491c:	bl	402c54 <tigetstr@plt+0x6a4>
  404920:	ldr	x0, [sp, #344]
  404924:	ldr	x0, [x0, #200]
  404928:	cmp	x0, #0x0
  40492c:	b.eq	404964 <tigetstr@plt+0x23b4>  // b.none
  404930:	ldr	x0, [sp, #16]
  404934:	ldr	w1, [x0, #240]
  404938:	add	x5, sp, #0x28
  40493c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404940:	add	x4, x0, #0x540
  404944:	mov	w3, w1
  404948:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40494c:	add	x2, x0, #0x820
  404950:	mov	x1, #0x12c                 	// #300
  404954:	mov	x0, x5
  404958:	bl	402120 <snprintf@plt>
  40495c:	add	x0, sp, #0x28
  404960:	bl	402c54 <tigetstr@plt+0x6a4>
  404964:	ldr	x0, [sp, #344]
  404968:	ldr	x0, [x0, #200]
  40496c:	str	x0, [sp, #344]
  404970:	ldr	x0, [sp, #344]
  404974:	cmp	x0, #0x0
  404978:	b.ne	40486c <tigetstr@plt+0x22bc>  // b.any
  40497c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404980:	add	x0, x0, #0x808
  404984:	bl	402c54 <tigetstr@plt+0x6a4>
  404988:	nop
  40498c:	ldp	x29, x30, [sp], #352
  404990:	ret
  404994:	sub	sp, sp, #0x190
  404998:	stp	x29, x30, [sp, #16]
  40499c:	add	x29, sp, #0x10
  4049a0:	str	x19, [sp, #32]
  4049a4:	str	x0, [sp, #56]
  4049a8:	str	x1, [sp, #48]
  4049ac:	str	wzr, [sp, #392]
  4049b0:	b	404da0 <tigetstr@plt+0x27f0>
  4049b4:	ldr	x0, [sp, #56]
  4049b8:	str	x0, [sp, #376]
  4049bc:	b	404d70 <tigetstr@plt+0x27c0>
  4049c0:	str	wzr, [sp, #396]
  4049c4:	ldr	x0, [sp, #376]
  4049c8:	ldr	w1, [x0, #192]
  4049cc:	ldr	x0, [sp, #48]
  4049d0:	ldr	w0, [x0, #248]
  4049d4:	cmp	w1, w0
  4049d8:	b.ne	404a54 <tigetstr@plt+0x24a4>  // b.any
  4049dc:	ldr	x0, [sp, #376]
  4049e0:	ldr	w1, [x0, #196]
  4049e4:	ldr	x0, [sp, #48]
  4049e8:	ldr	w0, [x0, #252]
  4049ec:	cmp	w1, w0
  4049f0:	b.ne	404a54 <tigetstr@plt+0x24a4>  // b.any
  4049f4:	ldr	x0, [sp, #48]
  4049f8:	ldrb	w0, [x0, #264]
  4049fc:	and	w0, w0, #0x1
  404a00:	and	w0, w0, #0xff
  404a04:	cmp	w0, #0x0
  404a08:	b.eq	404a1c <tigetstr@plt+0x246c>  // b.none
  404a0c:	ldr	x0, [sp, #48]
  404a10:	ldr	w0, [x0, #244]
  404a14:	str	w0, [sp, #396]
  404a18:	b	404a54 <tigetstr@plt+0x24a4>
  404a1c:	ldr	x0, [sp, #48]
  404a20:	ldr	w0, [x0, #244]
  404a24:	add	w19, w0, #0x1
  404a28:	ldr	x0, [sp, #376]
  404a2c:	ldr	w1, [x0, #192]
  404a30:	ldr	x0, [sp, #376]
  404a34:	ldr	w0, [x0, #196]
  404a38:	mov	w3, w0
  404a3c:	mov	w2, w1
  404a40:	mov	w1, #0x1                   	// #1
  404a44:	ldr	x0, [sp, #48]
  404a48:	bl	405134 <tigetstr@plt+0x2b84>
  404a4c:	sub	w0, w19, w0
  404a50:	str	w0, [sp, #396]
  404a54:	ldr	x0, [sp, #48]
  404a58:	ldr	w0, [x0, #216]
  404a5c:	cmp	w0, #0x0
  404a60:	b.eq	404b78 <tigetstr@plt+0x25c8>  // b.none
  404a64:	ldr	x1, [sp, #376]
  404a68:	ldrsw	x0, [sp, #392]
  404a6c:	add	x0, x0, #0x28
  404a70:	lsl	x0, x0, #2
  404a74:	add	x0, x1, x0
  404a78:	ldr	w0, [x0, #8]
  404a7c:	cmp	w0, #0x0
  404a80:	b.le	404b40 <tigetstr@plt+0x2590>
  404a84:	ldr	x0, [sp, #48]
  404a88:	ldr	w0, [x0, #216]
  404a8c:	and	w1, w0, #0xff
  404a90:	ldr	x2, [sp, #376]
  404a94:	ldrsw	x0, [sp, #392]
  404a98:	add	x0, x0, #0x28
  404a9c:	lsl	x0, x0, #2
  404aa0:	add	x0, x2, x0
  404aa4:	ldr	w0, [x0, #8]
  404aa8:	cmp	w1, w0
  404aac:	b.ne	404b08 <tigetstr@plt+0x2558>  // b.any
  404ab0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  404ab4:	add	x0, x0, #0x338
  404ab8:	ldr	x2, [x0]
  404abc:	ldr	x1, [sp, #376]
  404ac0:	ldrsw	x0, [sp, #392]
  404ac4:	add	x0, x0, #0x28
  404ac8:	lsl	x0, x0, #2
  404acc:	add	x0, x1, x0
  404ad0:	ldr	w1, [x0, #8]
  404ad4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  404ad8:	add	x0, x0, #0x340
  404adc:	ldr	x0, [x0]
  404ae0:	add	x6, sp, #0x48
  404ae4:	mov	x5, x0
  404ae8:	mov	w4, w1
  404aec:	mov	x3, x2
  404af0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404af4:	add	x2, x0, #0x828
  404af8:	mov	x1, #0x12c                 	// #300
  404afc:	mov	x0, x6
  404b00:	bl	402120 <snprintf@plt>
  404b04:	b	404b60 <tigetstr@plt+0x25b0>
  404b08:	ldr	x1, [sp, #376]
  404b0c:	ldrsw	x0, [sp, #392]
  404b10:	add	x0, x0, #0x28
  404b14:	lsl	x0, x0, #2
  404b18:	add	x0, x1, x0
  404b1c:	ldr	w0, [x0, #8]
  404b20:	add	x4, sp, #0x48
  404b24:	mov	w3, w0
  404b28:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404b2c:	add	x2, x0, #0x830
  404b30:	mov	x1, #0x12c                 	// #300
  404b34:	mov	x0, x4
  404b38:	bl	402120 <snprintf@plt>
  404b3c:	b	404b60 <tigetstr@plt+0x25b0>
  404b40:	add	x4, sp, #0x48
  404b44:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404b48:	add	x3, x0, #0x540
  404b4c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404b50:	add	x2, x0, #0x838
  404b54:	mov	x1, #0x12c                 	// #300
  404b58:	mov	x0, x4
  404b5c:	bl	402120 <snprintf@plt>
  404b60:	add	x0, sp, #0x48
  404b64:	bl	402c54 <tigetstr@plt+0x6a4>
  404b68:	ldr	x0, [sp, #48]
  404b6c:	ldr	x0, [x0, #224]
  404b70:	str	w0, [sp, #384]
  404b74:	b	404b88 <tigetstr@plt+0x25d8>
  404b78:	ldr	x0, [sp, #48]
  404b7c:	ldr	x0, [x0, #224]
  404b80:	sub	w0, w0, #0x1
  404b84:	str	w0, [sp, #384]
  404b88:	ldr	w1, [sp, #392]
  404b8c:	mov	w0, w1
  404b90:	lsl	w0, w0, #3
  404b94:	sub	w0, w0, w1
  404b98:	str	w0, [sp, #388]
  404b9c:	b	404d00 <tigetstr@plt+0x2750>
  404ba0:	ldr	x0, [sp, #376]
  404ba4:	ldrsw	x1, [sp, #388]
  404ba8:	ldr	w0, [x0, x1, lsl #2]
  404bac:	cmp	w0, #0x0
  404bb0:	b.le	404ca4 <tigetstr@plt+0x26f4>
  404bb4:	ldr	x0, [sp, #376]
  404bb8:	ldrsw	x1, [sp, #388]
  404bbc:	ldr	w0, [x0, x1, lsl #2]
  404bc0:	ldr	w1, [sp, #396]
  404bc4:	cmp	w1, w0
  404bc8:	b.ne	404c74 <tigetstr@plt+0x26c4>  // b.any
  404bcc:	ldr	x0, [sp, #48]
  404bd0:	ldrb	w0, [x0, #264]
  404bd4:	and	w0, w0, #0x1
  404bd8:	and	w0, w0, #0xff
  404bdc:	cmp	w0, #0x0
  404be0:	b.eq	404bec <tigetstr@plt+0x263c>  // b.none
  404be4:	mov	w0, #0x3                   	// #3
  404be8:	b	404bf0 <tigetstr@plt+0x2640>
  404bec:	mov	w0, #0x2                   	// #2
  404bf0:	ldr	w1, [sp, #384]
  404bf4:	sub	w3, w1, w0
  404bf8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  404bfc:	add	x0, x0, #0x338
  404c00:	ldr	x4, [x0]
  404c04:	ldr	x0, [sp, #48]
  404c08:	ldrb	w0, [x0, #264]
  404c0c:	and	w0, w0, #0x1
  404c10:	and	w0, w0, #0xff
  404c14:	cmp	w0, #0x0
  404c18:	b.eq	404c24 <tigetstr@plt+0x2674>  // b.none
  404c1c:	mov	w0, #0x3                   	// #3
  404c20:	b	404c28 <tigetstr@plt+0x2678>
  404c24:	mov	w0, #0x2                   	// #2
  404c28:	ldr	x1, [sp, #376]
  404c2c:	ldrsw	x2, [sp, #388]
  404c30:	ldr	w2, [x1, x2, lsl #2]
  404c34:	adrp	x1, 421000 <tigetstr@plt+0x1ea50>
  404c38:	add	x1, x1, #0x340
  404c3c:	ldr	x1, [x1]
  404c40:	add	x8, sp, #0x48
  404c44:	str	x1, [sp]
  404c48:	mov	w7, w2
  404c4c:	mov	w6, w0
  404c50:	mov	x5, x4
  404c54:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404c58:	add	x4, x0, #0x540
  404c5c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404c60:	add	x2, x0, #0x840
  404c64:	mov	x1, #0x12c                 	// #300
  404c68:	mov	x0, x8
  404c6c:	bl	402120 <snprintf@plt>
  404c70:	b	404cc8 <tigetstr@plt+0x2718>
  404c74:	ldr	x0, [sp, #376]
  404c78:	ldrsw	x1, [sp, #388]
  404c7c:	ldr	w0, [x0, x1, lsl #2]
  404c80:	add	x5, sp, #0x48
  404c84:	mov	w4, w0
  404c88:	ldr	w3, [sp, #384]
  404c8c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404c90:	add	x2, x0, #0x850
  404c94:	mov	x1, #0x12c                 	// #300
  404c98:	mov	x0, x5
  404c9c:	bl	402120 <snprintf@plt>
  404ca0:	b	404cc8 <tigetstr@plt+0x2718>
  404ca4:	add	x5, sp, #0x48
  404ca8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404cac:	add	x4, x0, #0x540
  404cb0:	ldr	w3, [sp, #384]
  404cb4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404cb8:	add	x2, x0, #0x820
  404cbc:	mov	x1, #0x12c                 	// #300
  404cc0:	mov	x0, x5
  404cc4:	bl	402120 <snprintf@plt>
  404cc8:	add	x0, sp, #0x48
  404ccc:	bl	402c54 <tigetstr@plt+0x6a4>
  404cd0:	ldr	x0, [sp, #48]
  404cd4:	ldr	x0, [x0, #224]
  404cd8:	mov	w1, w0
  404cdc:	ldr	w0, [sp, #384]
  404ce0:	cmp	w0, w1
  404ce4:	b.ge	404cf4 <tigetstr@plt+0x2744>  // b.tcont
  404ce8:	ldr	w0, [sp, #384]
  404cec:	add	w0, w0, #0x1
  404cf0:	str	w0, [sp, #384]
  404cf4:	ldr	w0, [sp, #388]
  404cf8:	add	w0, w0, #0x1
  404cfc:	str	w0, [sp, #388]
  404d00:	ldr	w0, [sp, #392]
  404d04:	add	w1, w0, #0x1
  404d08:	mov	w0, w1
  404d0c:	lsl	w0, w0, #3
  404d10:	sub	w0, w0, w1
  404d14:	ldr	w1, [sp, #388]
  404d18:	cmp	w1, w0
  404d1c:	b.lt	404ba0 <tigetstr@plt+0x25f0>  // b.tstop
  404d20:	ldr	x0, [sp, #376]
  404d24:	ldr	x0, [x0, #200]
  404d28:	cmp	x0, #0x0
  404d2c:	b.eq	404d64 <tigetstr@plt+0x27b4>  // b.none
  404d30:	ldr	x0, [sp, #48]
  404d34:	ldr	w1, [x0, #240]
  404d38:	add	x5, sp, #0x48
  404d3c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404d40:	add	x4, x0, #0x540
  404d44:	mov	w3, w1
  404d48:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404d4c:	add	x2, x0, #0x820
  404d50:	mov	x1, #0x12c                 	// #300
  404d54:	mov	x0, x5
  404d58:	bl	402120 <snprintf@plt>
  404d5c:	add	x0, sp, #0x48
  404d60:	bl	402c54 <tigetstr@plt+0x6a4>
  404d64:	ldr	x0, [sp, #376]
  404d68:	ldr	x0, [x0, #200]
  404d6c:	str	x0, [sp, #376]
  404d70:	ldr	x0, [sp, #376]
  404d74:	cmp	x0, #0x0
  404d78:	b.ne	4049c0 <tigetstr@plt+0x2410>  // b.any
  404d7c:	ldr	x0, [sp, #376]
  404d80:	cmp	x0, #0x0
  404d84:	b.ne	404d94 <tigetstr@plt+0x27e4>  // b.any
  404d88:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  404d8c:	add	x0, x0, #0x808
  404d90:	bl	402c54 <tigetstr@plt+0x6a4>
  404d94:	ldr	w0, [sp, #392]
  404d98:	add	w0, w0, #0x1
  404d9c:	str	w0, [sp, #392]
  404da0:	ldr	w0, [sp, #392]
  404da4:	cmp	w0, #0x5
  404da8:	b.le	4049b4 <tigetstr@plt+0x2404>
  404dac:	nop
  404db0:	nop
  404db4:	ldr	x19, [sp, #32]
  404db8:	ldp	x29, x30, [sp, #16]
  404dbc:	add	sp, sp, #0x190
  404dc0:	ret
  404dc4:	sub	sp, sp, #0x2b0
  404dc8:	stp	x29, x30, [sp]
  404dcc:	mov	x29, sp
  404dd0:	str	x0, [sp, #24]
  404dd4:	ldr	x0, [sp, #24]
  404dd8:	ldr	w0, [x0, #260]
  404ddc:	cmp	w0, #0x0
  404de0:	b.eq	404df0 <tigetstr@plt+0x2840>  // b.none
  404de4:	ldr	x0, [sp, #24]
  404de8:	ldr	w0, [x0, #260]
  404dec:	b	404df8 <tigetstr@plt+0x2848>
  404df0:	ldr	x0, [sp, #24]
  404df4:	ldr	w0, [x0, #248]
  404df8:	str	w0, [sp, #672]
  404dfc:	ldr	x0, [sp, #24]
  404e00:	ldr	w0, [x0, #252]
  404e04:	str	w0, [sp, #668]
  404e08:	ldr	x0, [sp, #24]
  404e0c:	ldr	w0, [x0, #204]
  404e10:	cmp	w0, #0x0
  404e14:	b.eq	404ee8 <tigetstr@plt+0x2938>  // b.none
  404e18:	ldr	x0, [sp, #24]
  404e1c:	ldr	w0, [x0, #200]
  404e20:	lsr	w1, w0, #31
  404e24:	add	w0, w1, w0
  404e28:	asr	w0, w0, #1
  404e2c:	neg	w0, w0
  404e30:	mov	w1, w0
  404e34:	ldr	w0, [sp, #672]
  404e38:	add	w0, w0, w1
  404e3c:	str	w0, [sp, #664]
  404e40:	ldr	w0, [sp, #664]
  404e44:	cmp	w0, #0x0
  404e48:	b.gt	404ee0 <tigetstr@plt+0x2930>
  404e4c:	ldr	w0, [sp, #664]
  404e50:	neg	w0, w0
  404e54:	str	w0, [sp, #664]
  404e58:	ldr	w0, [sp, #664]
  404e5c:	mov	w1, #0xaaab                	// #43691
  404e60:	movk	w1, #0x2aaa, lsl #16
  404e64:	smull	x1, w0, w1
  404e68:	lsr	x1, x1, #32
  404e6c:	asr	w1, w1, #1
  404e70:	asr	w0, w0, #31
  404e74:	sub	w0, w1, w0
  404e78:	add	w0, w0, #0x1
  404e7c:	ldr	w1, [sp, #668]
  404e80:	sub	w0, w1, w0
  404e84:	str	w0, [sp, #668]
  404e88:	ldr	w0, [sp, #664]
  404e8c:	cmp	w0, #0xc
  404e90:	b.le	404ecc <tigetstr@plt+0x291c>
  404e94:	ldr	w1, [sp, #664]
  404e98:	mov	w0, #0xaaab                	// #43691
  404e9c:	movk	w0, #0x2aaa, lsl #16
  404ea0:	smull	x0, w1, w0
  404ea4:	lsr	x0, x0, #32
  404ea8:	asr	w2, w0, #1
  404eac:	asr	w0, w1, #31
  404eb0:	sub	w2, w2, w0
  404eb4:	mov	w0, w2
  404eb8:	lsl	w0, w0, #1
  404ebc:	add	w0, w0, w2
  404ec0:	lsl	w0, w0, #2
  404ec4:	sub	w0, w1, w0
  404ec8:	str	w0, [sp, #664]
  404ecc:	mov	w1, #0xc                   	// #12
  404ed0:	ldr	w0, [sp, #664]
  404ed4:	sub	w0, w1, w0
  404ed8:	str	w0, [sp, #672]
  404edc:	b	404ee8 <tigetstr@plt+0x2938>
  404ee0:	ldr	w0, [sp, #664]
  404ee4:	str	w0, [sp, #672]
  404ee8:	ldr	x0, [sp, #24]
  404eec:	ldr	w0, [x0, #208]
  404ef0:	cmp	w0, #0x1
  404ef4:	b.le	404f00 <tigetstr@plt+0x2950>
  404ef8:	add	x0, sp, #0xf0
  404efc:	b	404f04 <tigetstr@plt+0x2954>
  404f00:	mov	x0, #0x0                   	// #0
  404f04:	str	x0, [sp, #648]
  404f08:	ldr	x0, [sp, #24]
  404f0c:	ldr	w0, [x0, #208]
  404f10:	cmp	w0, #0x2
  404f14:	b.le	404f20 <tigetstr@plt+0x2970>
  404f18:	add	x0, sp, #0x20
  404f1c:	b	404f24 <tigetstr@plt+0x2974>
  404f20:	mov	x0, #0x0                   	// #0
  404f24:	str	x0, [sp, #440]
  404f28:	str	xzr, [sp, #232]
  404f2c:	ldr	x0, [sp, #24]
  404f30:	ldr	w0, [x0, #200]
  404f34:	sub	w1, w0, #0x1
  404f38:	ldr	x0, [sp, #24]
  404f3c:	ldr	w0, [x0, #208]
  404f40:	sdiv	w0, w1, w0
  404f44:	str	w0, [sp, #660]
  404f48:	str	wzr, [sp, #676]
  404f4c:	b	40502c <tigetstr@plt+0x2a7c>
  404f50:	ldr	w1, [sp, #676]
  404f54:	ldr	w0, [sp, #660]
  404f58:	cmp	w1, w0
  404f5c:	b.ne	404f98 <tigetstr@plt+0x29e8>  // b.any
  404f60:	ldr	x0, [sp, #24]
  404f64:	ldr	w0, [x0, #200]
  404f68:	ldr	x1, [sp, #24]
  404f6c:	ldr	w1, [x1, #208]
  404f70:	sdiv	w2, w0, w1
  404f74:	mul	w1, w2, w1
  404f78:	sub	w0, w0, w1
  404f7c:	cmp	w0, #0x1
  404f80:	b.eq	404f90 <tigetstr@plt+0x29e0>  // b.none
  404f84:	cmp	w0, #0x2
  404f88:	b.eq	404f94 <tigetstr@plt+0x29e4>  // b.none
  404f8c:	b	404f98 <tigetstr@plt+0x29e8>
  404f90:	str	xzr, [sp, #648]
  404f94:	str	xzr, [sp, #440]
  404f98:	add	x0, sp, #0x1c0
  404f9c:	str	x0, [sp, #680]
  404fa0:	b	404ffc <tigetstr@plt+0x2a4c>
  404fa4:	ldr	w0, [sp, #672]
  404fa8:	add	w1, w0, #0x1
  404fac:	str	w1, [sp, #672]
  404fb0:	ldr	x1, [sp, #680]
  404fb4:	str	w0, [x1, #192]
  404fb8:	ldr	x0, [sp, #680]
  404fbc:	ldr	w1, [sp, #668]
  404fc0:	str	w1, [x0, #196]
  404fc4:	ldr	w0, [sp, #672]
  404fc8:	cmp	w0, #0xc
  404fcc:	b.le	404fe4 <tigetstr@plt+0x2a34>
  404fd0:	ldr	w0, [sp, #668]
  404fd4:	add	w0, w0, #0x1
  404fd8:	str	w0, [sp, #668]
  404fdc:	mov	w0, #0x1                   	// #1
  404fe0:	str	w0, [sp, #672]
  404fe4:	ldr	x1, [sp, #24]
  404fe8:	ldr	x0, [sp, #680]
  404fec:	bl	4042e0 <tigetstr@plt+0x1d30>
  404ff0:	ldr	x0, [sp, #680]
  404ff4:	ldr	x0, [x0, #200]
  404ff8:	str	x0, [sp, #680]
  404ffc:	ldr	x0, [sp, #680]
  405000:	cmp	x0, #0x0
  405004:	b.ne	404fa4 <tigetstr@plt+0x29f4>  // b.any
  405008:	add	x0, sp, #0x1c0
  40500c:	ldr	x1, [sp, #24]
  405010:	bl	404634 <tigetstr@plt+0x2084>
  405014:	add	x0, sp, #0x1c0
  405018:	ldr	x1, [sp, #24]
  40501c:	bl	404994 <tigetstr@plt+0x23e4>
  405020:	ldr	w0, [sp, #676]
  405024:	add	w0, w0, #0x1
  405028:	str	w0, [sp, #676]
  40502c:	ldr	w1, [sp, #660]
  405030:	ldr	w0, [sp, #676]
  405034:	cmp	w1, w0
  405038:	b.ge	404f50 <tigetstr@plt+0x29a0>  // b.tcont
  40503c:	nop
  405040:	nop
  405044:	ldp	x29, x30, [sp]
  405048:	add	sp, sp, #0x2b0
  40504c:	ret
  405050:	stp	x29, x30, [sp, #-336]!
  405054:	mov	x29, sp
  405058:	str	x0, [sp, #24]
  40505c:	str	wzr, [sp, #332]
  405060:	ldr	x0, [sp, #24]
  405064:	ldr	x0, [x0, #232]
  405068:	add	x0, x0, #0x1
  40506c:	mov	w1, w0
  405070:	ldr	x0, [sp, #24]
  405074:	ldrb	w0, [x0, #264]
  405078:	and	w0, w0, #0x1
  40507c:	and	w0, w0, #0xff
  405080:	cmp	w0, #0x0
  405084:	b.eq	405090 <tigetstr@plt+0x2ae0>  // b.none
  405088:	mov	w0, #0x2                   	// #2
  40508c:	b	405094 <tigetstr@plt+0x2ae4>
  405090:	mov	w0, #0x3                   	// #3
  405094:	mul	w1, w0, w1
  405098:	ldr	w0, [sp, #332]
  40509c:	add	w0, w1, w0
  4050a0:	str	w0, [sp, #332]
  4050a4:	ldr	x0, [sp, #24]
  4050a8:	ldrb	w0, [x0, #264]
  4050ac:	and	w0, w0, #0x1
  4050b0:	and	w0, w0, #0xff
  4050b4:	cmp	w0, #0x0
  4050b8:	b.eq	4050c8 <tigetstr@plt+0x2b18>  // b.none
  4050bc:	ldr	w0, [sp, #332]
  4050c0:	sub	w0, w0, #0x1
  4050c4:	str	w0, [sp, #332]
  4050c8:	ldr	x0, [sp, #24]
  4050cc:	ldrb	w0, [x0, #264]
  4050d0:	and	w0, w0, #0x2
  4050d4:	and	w0, w0, #0xff
  4050d8:	cmp	w0, #0x0
  4050dc:	b.eq	405120 <tigetstr@plt+0x2b70>  // b.none
  4050e0:	ldr	x0, [sp, #24]
  4050e4:	ldr	w0, [x0, #252]
  4050e8:	add	x4, sp, #0x20
  4050ec:	mov	w3, w0
  4050f0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4050f4:	add	x2, x0, #0x7f8
  4050f8:	mov	x1, #0x12c                 	// #300
  4050fc:	mov	x0, x4
  405100:	bl	402120 <snprintf@plt>
  405104:	ldrsw	x1, [sp, #332]
  405108:	add	x0, sp, #0x20
  40510c:	mov	w2, #0x0                   	// #0
  405110:	bl	405764 <tigetstr@plt+0x31b4>
  405114:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405118:	add	x0, x0, #0x858
  40511c:	bl	402c54 <tigetstr@plt+0x6a4>
  405120:	ldr	x0, [sp, #24]
  405124:	bl	404dc4 <tigetstr@plt+0x2814>
  405128:	nop
  40512c:	ldp	x29, x30, [sp], #336
  405130:	ret
  405134:	stp	x29, x30, [sp, #-64]!
  405138:	mov	x29, sp
  40513c:	str	x0, [sp, #40]
  405140:	str	w1, [sp, #36]
  405144:	str	w2, [sp, #32]
  405148:	str	w3, [sp, #28]
  40514c:	ldr	w1, [sp, #28]
  405150:	ldr	x0, [sp, #40]
  405154:	bl	403e80 <tigetstr@plt+0x18d0>
  405158:	str	w0, [sp, #56]
  40515c:	mov	w0, #0x1                   	// #1
  405160:	str	w0, [sp, #60]
  405164:	b	4051ac <tigetstr@plt+0x2bfc>
  405168:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40516c:	add	x2, x0, #0x548
  405170:	ldrsw	x3, [sp, #60]
  405174:	ldrsw	x1, [sp, #56]
  405178:	mov	x0, x1
  40517c:	lsl	x0, x0, #1
  405180:	add	x0, x0, x1
  405184:	lsl	x0, x0, #2
  405188:	add	x0, x0, x1
  40518c:	add	x0, x0, x3
  405190:	ldr	w0, [x2, x0, lsl #2]
  405194:	ldr	w1, [sp, #36]
  405198:	add	w0, w1, w0
  40519c:	str	w0, [sp, #36]
  4051a0:	ldr	w0, [sp, #60]
  4051a4:	add	w0, w0, #0x1
  4051a8:	str	w0, [sp, #60]
  4051ac:	ldr	w1, [sp, #60]
  4051b0:	ldr	w0, [sp, #32]
  4051b4:	cmp	w1, w0
  4051b8:	b.lt	405168 <tigetstr@plt+0x2bb8>  // b.tstop
  4051bc:	ldr	w0, [sp, #36]
  4051c0:	ldp	x29, x30, [sp], #64
  4051c4:	ret
  4051c8:	sub	sp, sp, #0x20
  4051cc:	str	x0, [sp, #24]
  4051d0:	str	w1, [sp, #20]
  4051d4:	str	w2, [sp, #16]
  4051d8:	str	w3, [sp, #12]
  4051dc:	ldr	x0, [sp, #24]
  4051e0:	ldr	w0, [x0, #192]
  4051e4:	add	w0, w0, #0x1
  4051e8:	ldr	w1, [sp, #12]
  4051ec:	cmp	w1, w0
  4051f0:	b.eq	405218 <tigetstr@plt+0x2c68>  // b.none
  4051f4:	ldr	w0, [sp, #16]
  4051f8:	cmp	w0, #0x2
  4051fc:	cset	w0, le
  405200:	and	w0, w0, #0xff
  405204:	mov	w1, w0
  405208:	ldr	w0, [sp, #12]
  40520c:	sub	w0, w0, w1
  405210:	str	w0, [sp, #12]
  405214:	b	40523c <tigetstr@plt+0x2c8c>
  405218:	ldr	w0, [sp, #16]
  40521c:	cmp	w0, #0x2
  405220:	b.gt	40522c <tigetstr@plt+0x2c7c>
  405224:	mov	w0, #0xf                   	// #15
  405228:	b	405230 <tigetstr@plt+0x2c80>
  40522c:	mov	w0, #0xe                   	// #14
  405230:	ldr	w1, [sp, #12]
  405234:	sub	w0, w1, w0
  405238:	str	w0, [sp, #12]
  40523c:	ldr	x0, [sp, #24]
  405240:	ldr	w0, [x0, #192]
  405244:	ldr	w1, [sp, #12]
  405248:	cmp	w1, w0
  40524c:	b.gt	40529c <tigetstr@plt+0x2cec>
  405250:	ldr	x0, [sp, #24]
  405254:	ldr	w0, [x0, #192]
  405258:	ldr	w1, [sp, #12]
  40525c:	cmp	w1, w0
  405260:	b.ne	405270 <tigetstr@plt+0x2cc0>  // b.any
  405264:	ldr	w0, [sp, #16]
  405268:	cmp	w0, #0x9
  40526c:	b.gt	40529c <tigetstr@plt+0x2cec>
  405270:	ldr	x0, [sp, #24]
  405274:	ldr	w0, [x0, #192]
  405278:	ldr	w1, [sp, #12]
  40527c:	cmp	w1, w0
  405280:	b.ne	40536c <tigetstr@plt+0x2dbc>  // b.any
  405284:	ldr	w0, [sp, #16]
  405288:	cmp	w0, #0x9
  40528c:	b.ne	40536c <tigetstr@plt+0x2dbc>  // b.any
  405290:	ldr	w0, [sp, #20]
  405294:	cmp	w0, #0xd
  405298:	b.le	40536c <tigetstr@plt+0x2dbc>
  40529c:	ldrsw	x1, [sp, #12]
  4052a0:	ldr	w0, [sp, #12]
  4052a4:	add	w2, w0, #0x3
  4052a8:	cmp	w0, #0x0
  4052ac:	csel	w0, w2, w0, lt  // lt = tstop
  4052b0:	asr	w0, w0, #2
  4052b4:	sxtw	x0, w0
  4052b8:	add	x1, x1, x0
  4052bc:	ldr	w0, [sp, #12]
  4052c0:	mov	w2, #0x851f                	// #34079
  4052c4:	movk	w2, #0x51eb, lsl #16
  4052c8:	smull	x2, w0, w2
  4052cc:	lsr	x2, x2, #32
  4052d0:	asr	w2, w2, #5
  4052d4:	asr	w0, w0, #31
  4052d8:	sub	w0, w2, w0
  4052dc:	sxtw	x0, w0
  4052e0:	sub	x1, x1, x0
  4052e4:	ldr	w0, [sp, #12]
  4052e8:	mov	w2, #0x851f                	// #34079
  4052ec:	movk	w2, #0x51eb, lsl #16
  4052f0:	smull	x2, w0, w2
  4052f4:	lsr	x2, x2, #32
  4052f8:	asr	w2, w2, #7
  4052fc:	asr	w0, w0, #31
  405300:	sub	w0, w2, w0
  405304:	sxtw	x0, w0
  405308:	add	x1, x1, x0
  40530c:	ldr	w0, [sp, #16]
  405310:	sub	w2, w0, #0x1
  405314:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  405318:	add	x0, x0, #0xa0
  40531c:	sxtw	x2, w2
  405320:	ldr	w0, [x0, x2, lsl #2]
  405324:	sxtw	x0, w0
  405328:	add	x1, x1, x0
  40532c:	ldrsw	x0, [sp, #20]
  405330:	add	x1, x1, x0
  405334:	mov	x0, #0x4925                	// #18725
  405338:	movk	x0, #0x2492, lsl #16
  40533c:	movk	x0, #0x9249, lsl #32
  405340:	movk	x0, #0x4924, lsl #48
  405344:	smulh	x0, x1, x0
  405348:	asr	x2, x0, #1
  40534c:	asr	x0, x1, #63
  405350:	sub	x2, x2, x0
  405354:	mov	x0, x2
  405358:	lsl	x0, x0, #3
  40535c:	sub	x0, x0, x2
  405360:	sub	x2, x1, x0
  405364:	mov	w0, w2
  405368:	b	405450 <tigetstr@plt+0x2ea0>
  40536c:	ldr	x0, [sp, #24]
  405370:	ldr	w0, [x0, #192]
  405374:	ldr	w1, [sp, #12]
  405378:	cmp	w1, w0
  40537c:	b.lt	4053cc <tigetstr@plt+0x2e1c>  // b.tstop
  405380:	ldr	x0, [sp, #24]
  405384:	ldr	w0, [x0, #192]
  405388:	ldr	w1, [sp, #12]
  40538c:	cmp	w1, w0
  405390:	b.ne	4053a0 <tigetstr@plt+0x2df0>  // b.any
  405394:	ldr	w0, [sp, #16]
  405398:	cmp	w0, #0x8
  40539c:	b.le	4053cc <tigetstr@plt+0x2e1c>
  4053a0:	ldr	x0, [sp, #24]
  4053a4:	ldr	w0, [x0, #192]
  4053a8:	ldr	w1, [sp, #12]
  4053ac:	cmp	w1, w0
  4053b0:	b.ne	40544c <tigetstr@plt+0x2e9c>  // b.any
  4053b4:	ldr	w0, [sp, #16]
  4053b8:	cmp	w0, #0x9
  4053bc:	b.ne	40544c <tigetstr@plt+0x2e9c>  // b.any
  4053c0:	ldr	w0, [sp, #20]
  4053c4:	cmp	w0, #0x2
  4053c8:	b.gt	40544c <tigetstr@plt+0x2e9c>
  4053cc:	ldrsw	x1, [sp, #12]
  4053d0:	ldr	w0, [sp, #12]
  4053d4:	add	w2, w0, #0x3
  4053d8:	cmp	w0, #0x0
  4053dc:	csel	w0, w2, w0, lt  // lt = tstop
  4053e0:	asr	w0, w0, #2
  4053e4:	sxtw	x0, w0
  4053e8:	add	x1, x1, x0
  4053ec:	ldr	w0, [sp, #16]
  4053f0:	sub	w2, w0, #0x1
  4053f4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4053f8:	add	x0, x0, #0xd0
  4053fc:	sxtw	x2, w2
  405400:	ldr	w0, [x0, x2, lsl #2]
  405404:	sxtw	x0, w0
  405408:	add	x1, x1, x0
  40540c:	ldrsw	x0, [sp, #20]
  405410:	add	x1, x1, x0
  405414:	mov	x0, #0x4925                	// #18725
  405418:	movk	x0, #0x2492, lsl #16
  40541c:	movk	x0, #0x9249, lsl #32
  405420:	movk	x0, #0x4924, lsl #48
  405424:	smulh	x0, x1, x0
  405428:	asr	x2, x0, #1
  40542c:	asr	x0, x1, #63
  405430:	sub	x2, x2, x0
  405434:	mov	x0, x2
  405438:	lsl	x0, x0, #3
  40543c:	sub	x0, x0, x2
  405440:	sub	x2, x1, x0
  405444:	mov	w0, w2
  405448:	b	405450 <tigetstr@plt+0x2ea0>
  40544c:	mov	w0, #0x8                   	// #8
  405450:	add	sp, sp, #0x20
  405454:	ret
  405458:	stp	x29, x30, [sp, #-64]!
  40545c:	mov	x29, sp
  405460:	str	w0, [sp, #44]
  405464:	str	w1, [sp, #40]
  405468:	str	w2, [sp, #36]
  40546c:	str	x3, [sp, #24]
  405470:	str	wzr, [sp, #60]
  405474:	ldr	w3, [sp, #36]
  405478:	mov	w2, #0x1                   	// #1
  40547c:	mov	w1, #0x1                   	// #1
  405480:	ldr	x0, [sp, #24]
  405484:	bl	4051c8 <tigetstr@plt+0x2c18>
  405488:	str	w0, [sp, #56]
  40548c:	ldr	x0, [sp, #24]
  405490:	ldr	w0, [x0, #216]
  405494:	and	w0, w0, #0x100
  405498:	cmp	w0, #0x0
  40549c:	b.eq	4054c8 <tigetstr@plt+0x2f18>  // b.none
  4054a0:	ldr	w0, [sp, #56]
  4054a4:	cmp	w0, #0x4
  4054a8:	b.le	4054b4 <tigetstr@plt+0x2f04>
  4054ac:	mov	w0, #0xfffffffe            	// #-2
  4054b0:	b	4054b8 <tigetstr@plt+0x2f08>
  4054b4:	mov	w0, #0x5                   	// #5
  4054b8:	ldr	w1, [sp, #56]
  4054bc:	add	w0, w0, w1
  4054c0:	str	w0, [sp, #60]
  4054c4:	b	4054d4 <tigetstr@plt+0x2f24>
  4054c8:	ldr	w0, [sp, #56]
  4054cc:	add	w0, w0, #0x6
  4054d0:	str	w0, [sp, #60]
  4054d4:	ldr	w0, [sp, #44]
  4054d8:	cmp	w0, #0x1f
  4054dc:	b.le	4054e8 <tigetstr@plt+0x2f38>
  4054e0:	mov	w0, #0x1                   	// #1
  4054e4:	str	w0, [sp, #40]
  4054e8:	ldr	w3, [sp, #36]
  4054ec:	ldr	w2, [sp, #40]
  4054f0:	ldr	w1, [sp, #44]
  4054f4:	ldr	x0, [sp, #24]
  4054f8:	bl	405134 <tigetstr@plt+0x2b84>
  4054fc:	str	w0, [sp, #52]
  405500:	ldr	x0, [sp, #24]
  405504:	ldr	w0, [x0, #192]
  405508:	ldr	w1, [sp, #36]
  40550c:	cmp	w1, w0
  405510:	b.ne	40552c <tigetstr@plt+0x2f7c>  // b.any
  405514:	ldr	w0, [sp, #52]
  405518:	cmp	w0, #0x101
  40551c:	b.le	40552c <tigetstr@plt+0x2f7c>
  405520:	ldr	w0, [sp, #60]
  405524:	sub	w0, w0, #0xb
  405528:	str	w0, [sp, #60]
  40552c:	ldr	w1, [sp, #52]
  405530:	ldr	w0, [sp, #60]
  405534:	add	w0, w1, w0
  405538:	cmp	w0, #0x6
  40553c:	b.gt	405560 <tigetstr@plt+0x2fb0>
  405540:	ldr	w0, [sp, #36]
  405544:	sub	w0, w0, #0x1
  405548:	ldr	x3, [sp, #24]
  40554c:	mov	w2, w0
  405550:	mov	w1, #0xc                   	// #12
  405554:	mov	w0, #0x1f                  	// #31
  405558:	bl	405458 <tigetstr@plt+0x2ea8>
  40555c:	b	405638 <tigetstr@plt+0x3088>
  405560:	ldr	x0, [sp, #24]
  405564:	ldr	w0, [x0, #216]
  405568:	cmp	w0, #0x100
  40556c:	b.ne	40560c <tigetstr@plt+0x305c>  // b.any
  405570:	ldr	w0, [sp, #52]
  405574:	cmp	w0, #0x16a
  405578:	b.le	40560c <tigetstr@plt+0x305c>
  40557c:	ldr	w3, [sp, #36]
  405580:	ldr	w2, [sp, #40]
  405584:	ldr	w1, [sp, #44]
  405588:	ldr	x0, [sp, #24]
  40558c:	bl	4051c8 <tigetstr@plt+0x2c18>
  405590:	cmp	w0, #0x0
  405594:	b.le	40560c <tigetstr@plt+0x305c>
  405598:	ldr	w3, [sp, #36]
  40559c:	ldr	w2, [sp, #40]
  4055a0:	ldr	w1, [sp, #44]
  4055a4:	ldr	x0, [sp, #24]
  4055a8:	bl	4051c8 <tigetstr@plt+0x2c18>
  4055ac:	cmp	w0, #0x3
  4055b0:	b.gt	40560c <tigetstr@plt+0x305c>
  4055b4:	ldr	w3, [sp, #36]
  4055b8:	mov	w2, #0xc                   	// #12
  4055bc:	mov	w1, #0x1f                  	// #31
  4055c0:	ldr	x0, [sp, #24]
  4055c4:	bl	4051c8 <tigetstr@plt+0x2c18>
  4055c8:	cmp	w0, #0x0
  4055cc:	b.le	40560c <tigetstr@plt+0x305c>
  4055d0:	ldr	w3, [sp, #36]
  4055d4:	mov	w2, #0xc                   	// #12
  4055d8:	mov	w1, #0x1f                  	// #31
  4055dc:	ldr	x0, [sp, #24]
  4055e0:	bl	4051c8 <tigetstr@plt+0x2c18>
  4055e4:	cmp	w0, #0x3
  4055e8:	b.gt	40560c <tigetstr@plt+0x305c>
  4055ec:	ldr	w0, [sp, #36]
  4055f0:	add	w0, w0, #0x1
  4055f4:	ldr	x3, [sp, #24]
  4055f8:	mov	w2, w0
  4055fc:	mov	w1, #0x1                   	// #1
  405600:	mov	w0, #0x1                   	// #1
  405604:	bl	405458 <tigetstr@plt+0x2ea8>
  405608:	b	405638 <tigetstr@plt+0x3088>
  40560c:	ldr	w1, [sp, #52]
  405610:	ldr	w0, [sp, #60]
  405614:	add	w0, w1, w0
  405618:	mov	w1, #0x2493                	// #9363
  40561c:	movk	w1, #0x9249, lsl #16
  405620:	smull	x1, w0, w1
  405624:	lsr	x1, x1, #32
  405628:	add	w1, w0, w1
  40562c:	asr	w1, w1, #2
  405630:	asr	w0, w0, #31
  405634:	sub	w0, w1, w0
  405638:	ldp	x29, x30, [sp], #64
  40563c:	ret
  405640:	stp	x29, x30, [sp, #-48]!
  405644:	mov	x29, sp
  405648:	str	x0, [sp, #24]
  40564c:	ldr	x0, [sp, #24]
  405650:	ldr	w0, [x0, #252]
  405654:	mov	w3, w0
  405658:	mov	w2, #0x1                   	// #1
  40565c:	mov	w1, #0x1                   	// #1
  405660:	ldr	x0, [sp, #24]
  405664:	bl	4051c8 <tigetstr@plt+0x2c18>
  405668:	str	w0, [sp, #40]
  40566c:	ldr	x0, [sp, #24]
  405670:	ldr	w1, [x0, #256]
  405674:	mov	w0, w1
  405678:	lsl	w0, w0, #3
  40567c:	sub	w1, w0, w1
  405680:	ldr	w0, [sp, #40]
  405684:	sub	w0, w1, w0
  405688:	str	w0, [sp, #44]
  40568c:	ldr	x0, [sp, #24]
  405690:	ldr	w1, [x0, #252]
  405694:	ldr	x0, [sp, #24]
  405698:	ldr	w0, [x0, #192]
  40569c:	cmp	w1, w0
  4056a0:	b.ne	4056bc <tigetstr@plt+0x310c>  // b.any
  4056a4:	ldr	w0, [sp, #44]
  4056a8:	cmp	w0, #0x101
  4056ac:	b.le	4056bc <tigetstr@plt+0x310c>
  4056b0:	ldr	w0, [sp, #44]
  4056b4:	add	w0, w0, #0xb
  4056b8:	str	w0, [sp, #44]
  4056bc:	ldr	x0, [sp, #24]
  4056c0:	ldr	w0, [x0, #216]
  4056c4:	and	w0, w0, #0x100
  4056c8:	cmp	w0, #0x0
  4056cc:	b.eq	4056f8 <tigetstr@plt+0x3148>  // b.none
  4056d0:	ldr	w0, [sp, #40]
  4056d4:	cmp	w0, #0x4
  4056d8:	b.le	4056e4 <tigetstr@plt+0x3134>
  4056dc:	mov	w0, #0xfffffffe            	// #-2
  4056e0:	b	4056e8 <tigetstr@plt+0x3138>
  4056e4:	mov	w0, #0x5                   	// #5
  4056e8:	ldr	w1, [sp, #44]
  4056ec:	sub	w0, w1, w0
  4056f0:	str	w0, [sp, #44]
  4056f4:	b	405704 <tigetstr@plt+0x3154>
  4056f8:	ldr	w0, [sp, #44]
  4056fc:	sub	w0, w0, #0x6
  405700:	str	w0, [sp, #44]
  405704:	ldr	w0, [sp, #44]
  405708:	cmp	w0, #0x0
  40570c:	b.gt	405718 <tigetstr@plt+0x3168>
  405710:	mov	w0, #0x1                   	// #1
  405714:	b	40571c <tigetstr@plt+0x316c>
  405718:	ldr	w0, [sp, #44]
  40571c:	ldp	x29, x30, [sp], #48
  405720:	ret
  405724:	stp	x29, x30, [sp, #-48]!
  405728:	mov	x29, sp
  40572c:	str	x0, [sp, #40]
  405730:	str	x1, [sp, #32]
  405734:	str	x2, [sp, #24]
  405738:	str	x3, [sp, #16]
  40573c:	add	x0, sp, #0x10
  405740:	mov	w5, #0x1                   	// #1
  405744:	mov	w4, #0x2                   	// #2
  405748:	mov	x3, x0
  40574c:	ldr	x2, [sp, #24]
  405750:	ldr	x1, [sp, #32]
  405754:	ldr	x0, [sp, #40]
  405758:	bl	40682c <tigetstr@plt+0x427c>
  40575c:	ldp	x29, x30, [sp], #48
  405760:	ret
  405764:	stp	x29, x30, [sp, #-352]!
  405768:	mov	x29, sp
  40576c:	str	x0, [sp, #40]
  405770:	str	x1, [sp, #32]
  405774:	str	w2, [sp, #28]
  405778:	add	x0, sp, #0x30
  40577c:	ldr	x3, [sp, #32]
  405780:	mov	x2, #0x12c                 	// #300
  405784:	mov	x1, x0
  405788:	ldr	x0, [sp, #40]
  40578c:	bl	405724 <tigetstr@plt+0x3174>
  405790:	add	x0, sp, #0x30
  405794:	bl	402c54 <tigetstr@plt+0x6a4>
  405798:	ldr	w0, [sp, #28]
  40579c:	cmp	w0, #0x0
  4057a0:	b.eq	4057d0 <tigetstr@plt+0x3220>  // b.none
  4057a4:	add	x5, sp, #0x30
  4057a8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4057ac:	add	x4, x0, #0x540
  4057b0:	ldr	w3, [sp, #28]
  4057b4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4057b8:	add	x2, x0, #0x820
  4057bc:	mov	x1, #0x12c                 	// #300
  4057c0:	mov	x0, x5
  4057c4:	bl	402120 <snprintf@plt>
  4057c8:	add	x0, sp, #0x30
  4057cc:	bl	402c54 <tigetstr@plt+0x6a4>
  4057d0:	nop
  4057d4:	ldp	x29, x30, [sp], #352
  4057d8:	ret
  4057dc:	stp	x29, x30, [sp, #-112]!
  4057e0:	mov	x29, sp
  4057e4:	str	x0, [sp, #24]
  4057e8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4057ec:	add	x1, x0, #0x880
  4057f0:	add	x0, sp, #0x28
  4057f4:	ldp	x2, x3, [x1]
  4057f8:	stp	x2, x3, [x0]
  4057fc:	ldp	x2, x3, [x1, #16]
  405800:	stp	x2, x3, [x0, #16]
  405804:	ldp	x2, x3, [x1, #32]
  405808:	stp	x2, x3, [x0, #32]
  40580c:	ldp	x2, x3, [x1, #48]
  405810:	stp	x2, x3, [x0, #48]
  405814:	str	xzr, [sp, #104]
  405818:	b	405860 <tigetstr@plt+0x32b0>
  40581c:	ldr	x0, [sp, #104]
  405820:	lsl	x0, x0, #4
  405824:	add	x1, sp, #0x28
  405828:	ldr	x0, [x1, x0]
  40582c:	mov	x1, x0
  405830:	ldr	x0, [sp, #24]
  405834:	bl	402270 <strcasecmp@plt>
  405838:	cmp	w0, #0x0
  40583c:	b.ne	405854 <tigetstr@plt+0x32a4>  // b.any
  405840:	ldr	x0, [sp, #104]
  405844:	lsl	x0, x0, #4
  405848:	add	x1, sp, #0x30
  40584c:	ldr	w0, [x1, x0]
  405850:	b	405880 <tigetstr@plt+0x32d0>
  405854:	ldr	x0, [sp, #104]
  405858:	add	x0, x0, #0x1
  40585c:	str	x0, [sp, #104]
  405860:	ldr	x0, [sp, #104]
  405864:	cmp	x0, #0x3
  405868:	b.ls	40581c <tigetstr@plt+0x326c>  // b.plast
  40586c:	ldr	x2, [sp, #24]
  405870:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405874:	add	x1, x0, #0x860
  405878:	mov	w0, #0x1                   	// #1
  40587c:	bl	4024b0 <errx@plt>
  405880:	ldp	x29, x30, [sp], #112
  405884:	ret
  405888:	stp	x29, x30, [sp, #-48]!
  40588c:	mov	x29, sp
  405890:	str	x19, [sp, #16]
  405894:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  405898:	add	x0, x0, #0x4a8
  40589c:	ldr	x0, [x0]
  4058a0:	str	x0, [sp, #40]
  4058a4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4058a8:	add	x0, x0, #0x8c0
  4058ac:	bl	402540 <gettext@plt>
  4058b0:	ldr	x1, [sp, #40]
  4058b4:	bl	401fc0 <fputs@plt>
  4058b8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4058bc:	add	x0, x0, #0x8d0
  4058c0:	bl	402540 <gettext@plt>
  4058c4:	mov	x1, x0
  4058c8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4058cc:	add	x0, x0, #0x4b0
  4058d0:	ldr	x0, [x0]
  4058d4:	mov	x2, x0
  4058d8:	ldr	x0, [sp, #40]
  4058dc:	bl	402550 <fprintf@plt>
  4058e0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4058e4:	add	x0, x0, #0x8f8
  4058e8:	bl	402540 <gettext@plt>
  4058ec:	mov	x1, x0
  4058f0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4058f4:	add	x0, x0, #0x4b0
  4058f8:	ldr	x0, [x0]
  4058fc:	mov	x2, x0
  405900:	ldr	x0, [sp, #40]
  405904:	bl	402550 <fprintf@plt>
  405908:	ldr	x1, [sp, #40]
  40590c:	mov	w0, #0xa                   	// #10
  405910:	bl	4020e0 <fputc@plt>
  405914:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405918:	add	x0, x0, #0x920
  40591c:	bl	402540 <gettext@plt>
  405920:	ldr	x1, [sp, #40]
  405924:	bl	401fc0 <fputs@plt>
  405928:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40592c:	add	x0, x0, #0x950
  405930:	bl	402540 <gettext@plt>
  405934:	ldr	x1, [sp, #40]
  405938:	bl	401fc0 <fputs@plt>
  40593c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405940:	add	x0, x0, #0x988
  405944:	bl	402540 <gettext@plt>
  405948:	ldr	x1, [sp, #40]
  40594c:	bl	401fc0 <fputs@plt>
  405950:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405954:	add	x0, x0, #0x998
  405958:	bl	402540 <gettext@plt>
  40595c:	ldr	x1, [sp, #40]
  405960:	bl	401fc0 <fputs@plt>
  405964:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405968:	add	x0, x0, #0x9d8
  40596c:	bl	402540 <gettext@plt>
  405970:	ldr	x1, [sp, #40]
  405974:	bl	401fc0 <fputs@plt>
  405978:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40597c:	add	x0, x0, #0xa18
  405980:	bl	402540 <gettext@plt>
  405984:	ldr	x1, [sp, #40]
  405988:	bl	401fc0 <fputs@plt>
  40598c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405990:	add	x0, x0, #0xa60
  405994:	bl	402540 <gettext@plt>
  405998:	ldr	x1, [sp, #40]
  40599c:	bl	401fc0 <fputs@plt>
  4059a0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4059a4:	add	x0, x0, #0xaa8
  4059a8:	bl	402540 <gettext@plt>
  4059ac:	ldr	x1, [sp, #40]
  4059b0:	bl	401fc0 <fputs@plt>
  4059b4:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4059b8:	add	x0, x0, #0xae0
  4059bc:	bl	402540 <gettext@plt>
  4059c0:	ldr	x1, [sp, #40]
  4059c4:	bl	401fc0 <fputs@plt>
  4059c8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4059cc:	add	x0, x0, #0xb18
  4059d0:	bl	402540 <gettext@plt>
  4059d4:	ldr	x1, [sp, #40]
  4059d8:	bl	401fc0 <fputs@plt>
  4059dc:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4059e0:	add	x0, x0, #0xb58
  4059e4:	bl	402540 <gettext@plt>
  4059e8:	ldr	x1, [sp, #40]
  4059ec:	bl	401fc0 <fputs@plt>
  4059f0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  4059f4:	add	x0, x0, #0xba8
  4059f8:	bl	402540 <gettext@plt>
  4059fc:	ldr	x1, [sp, #40]
  405a00:	bl	401fc0 <fputs@plt>
  405a04:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405a08:	add	x0, x0, #0xbd8
  405a0c:	bl	402540 <gettext@plt>
  405a10:	ldr	x1, [sp, #40]
  405a14:	bl	401fc0 <fputs@plt>
  405a18:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405a1c:	add	x0, x0, #0xc08
  405a20:	bl	402540 <gettext@plt>
  405a24:	ldr	x1, [sp, #40]
  405a28:	bl	401fc0 <fputs@plt>
  405a2c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405a30:	add	x0, x0, #0xc40
  405a34:	bl	402540 <gettext@plt>
  405a38:	ldr	x1, [sp, #40]
  405a3c:	bl	401fc0 <fputs@plt>
  405a40:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405a44:	add	x0, x0, #0xc80
  405a48:	bl	402540 <gettext@plt>
  405a4c:	mov	x1, x0
  405a50:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405a54:	add	x4, x0, #0xcc0
  405a58:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405a5c:	add	x3, x0, #0xcc8
  405a60:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405a64:	add	x2, x0, #0xcd0
  405a68:	ldr	x0, [sp, #40]
  405a6c:	bl	402550 <fprintf@plt>
  405a70:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405a74:	add	x0, x0, #0xcd8
  405a78:	bl	402540 <gettext@plt>
  405a7c:	mov	x2, x0
  405a80:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405a84:	add	x1, x0, #0xcf8
  405a88:	ldr	x0, [sp, #40]
  405a8c:	bl	402550 <fprintf@plt>
  405a90:	ldr	x1, [sp, #40]
  405a94:	mov	w0, #0xa                   	// #10
  405a98:	bl	4020e0 <fputc@plt>
  405a9c:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405aa0:	add	x0, x0, #0xd18
  405aa4:	bl	402540 <gettext@plt>
  405aa8:	mov	x19, x0
  405aac:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405ab0:	add	x0, x0, #0xd30
  405ab4:	bl	402540 <gettext@plt>
  405ab8:	mov	x4, x0
  405abc:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405ac0:	add	x3, x0, #0xd40
  405ac4:	mov	x2, x19
  405ac8:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405acc:	add	x1, x0, #0xd50
  405ad0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405ad4:	add	x0, x0, #0xd60
  405ad8:	bl	4024f0 <printf@plt>
  405adc:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405ae0:	add	x0, x0, #0xd78
  405ae4:	bl	402540 <gettext@plt>
  405ae8:	mov	x2, x0
  405aec:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  405af0:	add	x1, x0, #0xd98
  405af4:	mov	x0, x2
  405af8:	bl	4024f0 <printf@plt>
  405afc:	mov	w0, #0x0                   	// #0
  405b00:	bl	401fe0 <exit@plt>
  405b04:	stp	x29, x30, [sp, #-112]!
  405b08:	mov	x29, sp
  405b0c:	str	x0, [sp, #40]
  405b10:	str	x1, [sp, #32]
  405b14:	str	x2, [sp, #24]
  405b18:	ldr	x0, [sp, #40]
  405b1c:	str	x0, [sp, #104]
  405b20:	ldr	x0, [sp, #40]
  405b24:	str	x0, [sp, #96]
  405b28:	str	xzr, [sp, #88]
  405b2c:	str	xzr, [sp, #80]
  405b30:	add	x0, sp, #0x40
  405b34:	mov	x2, #0x8                   	// #8
  405b38:	mov	w1, #0x0                   	// #0
  405b3c:	bl	402220 <memset@plt>
  405b40:	ldr	x0, [sp, #104]
  405b44:	cmp	x0, #0x0
  405b48:	b.eq	405d34 <tigetstr@plt+0x3784>  // b.none
  405b4c:	ldr	x0, [sp, #104]
  405b50:	ldrsb	w0, [x0]
  405b54:	cmp	w0, #0x0
  405b58:	b.eq	405d34 <tigetstr@plt+0x3784>  // b.none
  405b5c:	ldr	x0, [sp, #32]
  405b60:	cmp	x0, #0x0
  405b64:	b.eq	405d34 <tigetstr@plt+0x3784>  // b.none
  405b68:	ldr	x0, [sp, #32]
  405b6c:	sub	x0, x0, #0x1
  405b70:	ldr	x1, [sp, #104]
  405b74:	add	x0, x1, x0
  405b78:	str	x0, [sp, #96]
  405b7c:	b	405d34 <tigetstr@plt+0x3784>
  405b80:	ldr	x1, [sp, #104]
  405b84:	ldr	x0, [sp, #96]
  405b88:	cmp	x1, x0
  405b8c:	b.cs	405bb4 <tigetstr@plt+0x3604>  // b.hs, b.nlast
  405b90:	ldr	x0, [sp, #104]
  405b94:	ldrsb	w0, [x0]
  405b98:	cmp	w0, #0x5c
  405b9c:	b.ne	405bb4 <tigetstr@plt+0x3604>  // b.any
  405ba0:	ldr	x0, [sp, #104]
  405ba4:	add	x0, x0, #0x1
  405ba8:	ldrsb	w0, [x0]
  405bac:	cmp	w0, #0x78
  405bb0:	b.eq	405be4 <tigetstr@plt+0x3634>  // b.none
  405bb4:	bl	402390 <__ctype_b_loc@plt>
  405bb8:	ldr	x1, [x0]
  405bbc:	ldr	x0, [sp, #104]
  405bc0:	ldrsb	w0, [x0]
  405bc4:	and	w0, w0, #0xff
  405bc8:	and	x0, x0, #0xff
  405bcc:	lsl	x0, x0, #1
  405bd0:	add	x0, x1, x0
  405bd4:	ldrh	w0, [x0]
  405bd8:	and	w0, w0, #0x2
  405bdc:	cmp	w0, #0x0
  405be0:	b.eq	405c0c <tigetstr@plt+0x365c>  // b.none
  405be4:	ldr	x0, [sp, #88]
  405be8:	add	x0, x0, #0x4
  405bec:	str	x0, [sp, #88]
  405bf0:	ldr	x0, [sp, #80]
  405bf4:	add	x0, x0, #0x4
  405bf8:	str	x0, [sp, #80]
  405bfc:	ldr	x0, [sp, #104]
  405c00:	add	x0, x0, #0x1
  405c04:	str	x0, [sp, #104]
  405c08:	b	405d34 <tigetstr@plt+0x3784>
  405c0c:	bl	4023c0 <__ctype_get_mb_cur_max@plt>
  405c10:	mov	x2, x0
  405c14:	add	x1, sp, #0x40
  405c18:	add	x0, sp, #0x3c
  405c1c:	mov	x3, x1
  405c20:	ldr	x1, [sp, #104]
  405c24:	bl	401f70 <mbrtowc@plt>
  405c28:	str	x0, [sp, #72]
  405c2c:	ldr	x0, [sp, #72]
  405c30:	cmp	x0, #0x0
  405c34:	b.eq	405d64 <tigetstr@plt+0x37b4>  // b.none
  405c38:	ldr	x0, [sp, #72]
  405c3c:	cmn	x0, #0x1
  405c40:	b.eq	405c50 <tigetstr@plt+0x36a0>  // b.none
  405c44:	ldr	x0, [sp, #72]
  405c48:	cmn	x0, #0x2
  405c4c:	b.ne	405cc0 <tigetstr@plt+0x3710>  // b.any
  405c50:	mov	x0, #0x1                   	// #1
  405c54:	str	x0, [sp, #72]
  405c58:	bl	402390 <__ctype_b_loc@plt>
  405c5c:	ldr	x1, [x0]
  405c60:	ldr	x0, [sp, #104]
  405c64:	ldrsb	w0, [x0]
  405c68:	and	w0, w0, #0xff
  405c6c:	and	x0, x0, #0xff
  405c70:	lsl	x0, x0, #1
  405c74:	add	x0, x1, x0
  405c78:	ldrh	w0, [x0]
  405c7c:	and	w0, w0, #0x4000
  405c80:	cmp	w0, #0x0
  405c84:	b.eq	405ca4 <tigetstr@plt+0x36f4>  // b.none
  405c88:	ldr	x0, [sp, #88]
  405c8c:	add	x0, x0, #0x1
  405c90:	str	x0, [sp, #88]
  405c94:	ldr	x0, [sp, #80]
  405c98:	add	x0, x0, #0x1
  405c9c:	str	x0, [sp, #80]
  405ca0:	b	405d24 <tigetstr@plt+0x3774>
  405ca4:	ldr	x0, [sp, #88]
  405ca8:	add	x0, x0, #0x4
  405cac:	str	x0, [sp, #88]
  405cb0:	ldr	x0, [sp, #80]
  405cb4:	add	x0, x0, #0x4
  405cb8:	str	x0, [sp, #80]
  405cbc:	b	405d24 <tigetstr@plt+0x3774>
  405cc0:	ldr	w0, [sp, #60]
  405cc4:	bl	4024c0 <iswprint@plt>
  405cc8:	cmp	w0, #0x0
  405ccc:	b.ne	405cfc <tigetstr@plt+0x374c>  // b.any
  405cd0:	ldr	x0, [sp, #72]
  405cd4:	lsl	x0, x0, #2
  405cd8:	ldr	x1, [sp, #88]
  405cdc:	add	x0, x1, x0
  405ce0:	str	x0, [sp, #88]
  405ce4:	ldr	x0, [sp, #72]
  405ce8:	lsl	x0, x0, #2
  405cec:	ldr	x1, [sp, #80]
  405cf0:	add	x0, x1, x0
  405cf4:	str	x0, [sp, #80]
  405cf8:	b	405d24 <tigetstr@plt+0x3774>
  405cfc:	ldr	w0, [sp, #60]
  405d00:	bl	4021d0 <wcwidth@plt>
  405d04:	sxtw	x0, w0
  405d08:	ldr	x1, [sp, #88]
  405d0c:	add	x0, x1, x0
  405d10:	str	x0, [sp, #88]
  405d14:	ldr	x1, [sp, #80]
  405d18:	ldr	x0, [sp, #72]
  405d1c:	add	x0, x1, x0
  405d20:	str	x0, [sp, #80]
  405d24:	ldr	x1, [sp, #104]
  405d28:	ldr	x0, [sp, #72]
  405d2c:	add	x0, x1, x0
  405d30:	str	x0, [sp, #104]
  405d34:	ldr	x0, [sp, #104]
  405d38:	cmp	x0, #0x0
  405d3c:	b.eq	405d68 <tigetstr@plt+0x37b8>  // b.none
  405d40:	ldr	x0, [sp, #104]
  405d44:	ldrsb	w0, [x0]
  405d48:	cmp	w0, #0x0
  405d4c:	b.eq	405d68 <tigetstr@plt+0x37b8>  // b.none
  405d50:	ldr	x1, [sp, #104]
  405d54:	ldr	x0, [sp, #96]
  405d58:	cmp	x1, x0
  405d5c:	b.ls	405b80 <tigetstr@plt+0x35d0>  // b.plast
  405d60:	b	405d68 <tigetstr@plt+0x37b8>
  405d64:	nop
  405d68:	ldr	x0, [sp, #24]
  405d6c:	cmp	x0, #0x0
  405d70:	b.eq	405d80 <tigetstr@plt+0x37d0>  // b.none
  405d74:	ldr	x0, [sp, #24]
  405d78:	ldr	x1, [sp, #80]
  405d7c:	str	x1, [x0]
  405d80:	ldr	x0, [sp, #88]
  405d84:	ldp	x29, x30, [sp], #112
  405d88:	ret
  405d8c:	stp	x29, x30, [sp, #-32]!
  405d90:	mov	x29, sp
  405d94:	str	x0, [sp, #24]
  405d98:	ldr	x0, [sp, #24]
  405d9c:	cmp	x0, #0x0
  405da0:	b.eq	405db4 <tigetstr@plt+0x3804>  // b.none
  405da4:	ldr	x0, [sp, #24]
  405da8:	ldrsb	w0, [x0]
  405dac:	cmp	w0, #0x0
  405db0:	b.ne	405dbc <tigetstr@plt+0x380c>  // b.any
  405db4:	mov	x0, #0x0                   	// #0
  405db8:	b	405dd4 <tigetstr@plt+0x3824>
  405dbc:	ldr	x0, [sp, #24]
  405dc0:	bl	401fb0 <strlen@plt>
  405dc4:	mov	x2, #0x0                   	// #0
  405dc8:	mov	x1, x0
  405dcc:	ldr	x0, [sp, #24]
  405dd0:	bl	405b04 <tigetstr@plt+0x3554>
  405dd4:	ldp	x29, x30, [sp], #32
  405dd8:	ret
  405ddc:	stp	x29, x30, [sp, #-112]!
  405de0:	mov	x29, sp
  405de4:	str	x0, [sp, #40]
  405de8:	str	x1, [sp, #32]
  405dec:	str	x2, [sp, #24]
  405df0:	str	x3, [sp, #16]
  405df4:	ldr	x0, [sp, #40]
  405df8:	str	x0, [sp, #104]
  405dfc:	ldr	x0, [sp, #40]
  405e00:	cmp	x0, #0x0
  405e04:	b.eq	405e14 <tigetstr@plt+0x3864>  // b.none
  405e08:	ldr	x0, [sp, #40]
  405e0c:	bl	401fb0 <strlen@plt>
  405e10:	b	405e18 <tigetstr@plt+0x3868>
  405e14:	mov	x0, #0x0                   	// #0
  405e18:	str	x0, [sp, #72]
  405e1c:	add	x0, sp, #0x40
  405e20:	mov	x2, #0x8                   	// #8
  405e24:	mov	w1, #0x0                   	// #0
  405e28:	bl	402220 <memset@plt>
  405e2c:	ldr	x0, [sp, #72]
  405e30:	cmp	x0, #0x0
  405e34:	b.eq	405e44 <tigetstr@plt+0x3894>  // b.none
  405e38:	ldr	x0, [sp, #24]
  405e3c:	cmp	x0, #0x0
  405e40:	b.ne	405e4c <tigetstr@plt+0x389c>  // b.any
  405e44:	mov	x0, #0x0                   	// #0
  405e48:	b	406144 <tigetstr@plt+0x3b94>
  405e4c:	ldr	x0, [sp, #24]
  405e50:	str	x0, [sp, #96]
  405e54:	ldr	x0, [sp, #32]
  405e58:	str	xzr, [x0]
  405e5c:	b	406114 <tigetstr@plt+0x3b64>
  405e60:	ldr	x0, [sp, #16]
  405e64:	cmp	x0, #0x0
  405e68:	b.eq	405eac <tigetstr@plt+0x38fc>  // b.none
  405e6c:	ldr	x0, [sp, #104]
  405e70:	ldrsb	w0, [x0]
  405e74:	mov	w1, w0
  405e78:	ldr	x0, [sp, #16]
  405e7c:	bl	402430 <strchr@plt>
  405e80:	cmp	x0, #0x0
  405e84:	b.eq	405eac <tigetstr@plt+0x38fc>  // b.none
  405e88:	ldr	x1, [sp, #104]
  405e8c:	add	x0, x1, #0x1
  405e90:	str	x0, [sp, #104]
  405e94:	ldr	x0, [sp, #96]
  405e98:	add	x2, x0, #0x1
  405e9c:	str	x2, [sp, #96]
  405ea0:	ldrsb	w1, [x1]
  405ea4:	strb	w1, [x0]
  405ea8:	b	406114 <tigetstr@plt+0x3b64>
  405eac:	ldr	x0, [sp, #104]
  405eb0:	ldrsb	w0, [x0]
  405eb4:	cmp	w0, #0x5c
  405eb8:	b.ne	405ed0 <tigetstr@plt+0x3920>  // b.any
  405ebc:	ldr	x0, [sp, #104]
  405ec0:	add	x0, x0, #0x1
  405ec4:	ldrsb	w0, [x0]
  405ec8:	cmp	w0, #0x78
  405ecc:	b.eq	405f00 <tigetstr@plt+0x3950>  // b.none
  405ed0:	bl	402390 <__ctype_b_loc@plt>
  405ed4:	ldr	x1, [x0]
  405ed8:	ldr	x0, [sp, #104]
  405edc:	ldrsb	w0, [x0]
  405ee0:	and	w0, w0, #0xff
  405ee4:	and	x0, x0, #0xff
  405ee8:	lsl	x0, x0, #1
  405eec:	add	x0, x1, x0
  405ef0:	ldrh	w0, [x0]
  405ef4:	and	w0, w0, #0x2
  405ef8:	cmp	w0, #0x0
  405efc:	b.eq	405f50 <tigetstr@plt+0x39a0>  // b.none
  405f00:	ldr	x0, [sp, #104]
  405f04:	ldrsb	w0, [x0]
  405f08:	and	w0, w0, #0xff
  405f0c:	mov	w2, w0
  405f10:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  405f14:	add	x1, x0, #0x100
  405f18:	ldr	x0, [sp, #96]
  405f1c:	bl	402090 <sprintf@plt>
  405f20:	ldr	x0, [sp, #96]
  405f24:	add	x0, x0, #0x4
  405f28:	str	x0, [sp, #96]
  405f2c:	ldr	x0, [sp, #32]
  405f30:	ldr	x0, [x0]
  405f34:	add	x1, x0, #0x4
  405f38:	ldr	x0, [sp, #32]
  405f3c:	str	x1, [x0]
  405f40:	ldr	x0, [sp, #104]
  405f44:	add	x0, x0, #0x1
  405f48:	str	x0, [sp, #104]
  405f4c:	b	406114 <tigetstr@plt+0x3b64>
  405f50:	bl	4023c0 <__ctype_get_mb_cur_max@plt>
  405f54:	mov	x2, x0
  405f58:	add	x1, sp, #0x40
  405f5c:	add	x0, sp, #0x3c
  405f60:	mov	x3, x1
  405f64:	ldr	x1, [sp, #104]
  405f68:	bl	401f70 <mbrtowc@plt>
  405f6c:	str	x0, [sp, #88]
  405f70:	ldr	x0, [sp, #88]
  405f74:	cmp	x0, #0x0
  405f78:	b.eq	406134 <tigetstr@plt+0x3b84>  // b.none
  405f7c:	ldr	x0, [sp, #88]
  405f80:	cmn	x0, #0x1
  405f84:	b.eq	405f94 <tigetstr@plt+0x39e4>  // b.none
  405f88:	ldr	x0, [sp, #88]
  405f8c:	cmn	x0, #0x2
  405f90:	b.ne	406040 <tigetstr@plt+0x3a90>  // b.any
  405f94:	mov	x0, #0x1                   	// #1
  405f98:	str	x0, [sp, #88]
  405f9c:	bl	402390 <__ctype_b_loc@plt>
  405fa0:	ldr	x1, [x0]
  405fa4:	ldr	x0, [sp, #104]
  405fa8:	ldrsb	w0, [x0]
  405fac:	and	w0, w0, #0xff
  405fb0:	and	x0, x0, #0xff
  405fb4:	lsl	x0, x0, #1
  405fb8:	add	x0, x1, x0
  405fbc:	ldrh	w0, [x0]
  405fc0:	and	w0, w0, #0x4000
  405fc4:	cmp	w0, #0x0
  405fc8:	b.ne	406010 <tigetstr@plt+0x3a60>  // b.any
  405fcc:	ldr	x0, [sp, #104]
  405fd0:	ldrsb	w0, [x0]
  405fd4:	and	w0, w0, #0xff
  405fd8:	mov	w2, w0
  405fdc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  405fe0:	add	x1, x0, #0x100
  405fe4:	ldr	x0, [sp, #96]
  405fe8:	bl	402090 <sprintf@plt>
  405fec:	ldr	x0, [sp, #96]
  405ff0:	add	x0, x0, #0x4
  405ff4:	str	x0, [sp, #96]
  405ff8:	ldr	x0, [sp, #32]
  405ffc:	ldr	x0, [x0]
  406000:	add	x1, x0, #0x4
  406004:	ldr	x0, [sp, #32]
  406008:	str	x1, [x0]
  40600c:	b	406104 <tigetstr@plt+0x3b54>
  406010:	ldr	x0, [sp, #32]
  406014:	ldr	x0, [x0]
  406018:	add	x1, x0, #0x1
  40601c:	ldr	x0, [sp, #32]
  406020:	str	x1, [x0]
  406024:	ldr	x0, [sp, #96]
  406028:	add	x1, x0, #0x1
  40602c:	str	x1, [sp, #96]
  406030:	ldr	x1, [sp, #104]
  406034:	ldrsb	w1, [x1]
  406038:	strb	w1, [x0]
  40603c:	b	406104 <tigetstr@plt+0x3b54>
  406040:	ldr	w0, [sp, #60]
  406044:	bl	4024c0 <iswprint@plt>
  406048:	cmp	w0, #0x0
  40604c:	b.ne	4060c0 <tigetstr@plt+0x3b10>  // b.any
  406050:	str	xzr, [sp, #80]
  406054:	b	4060ac <tigetstr@plt+0x3afc>
  406058:	ldr	x1, [sp, #104]
  40605c:	ldr	x0, [sp, #80]
  406060:	add	x0, x1, x0
  406064:	ldrsb	w0, [x0]
  406068:	and	w0, w0, #0xff
  40606c:	mov	w2, w0
  406070:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  406074:	add	x1, x0, #0x100
  406078:	ldr	x0, [sp, #96]
  40607c:	bl	402090 <sprintf@plt>
  406080:	ldr	x0, [sp, #96]
  406084:	add	x0, x0, #0x4
  406088:	str	x0, [sp, #96]
  40608c:	ldr	x0, [sp, #32]
  406090:	ldr	x0, [x0]
  406094:	add	x1, x0, #0x4
  406098:	ldr	x0, [sp, #32]
  40609c:	str	x1, [x0]
  4060a0:	ldr	x0, [sp, #80]
  4060a4:	add	x0, x0, #0x1
  4060a8:	str	x0, [sp, #80]
  4060ac:	ldr	x1, [sp, #80]
  4060b0:	ldr	x0, [sp, #88]
  4060b4:	cmp	x1, x0
  4060b8:	b.cc	406058 <tigetstr@plt+0x3aa8>  // b.lo, b.ul, b.last
  4060bc:	b	406104 <tigetstr@plt+0x3b54>
  4060c0:	ldr	x2, [sp, #88]
  4060c4:	ldr	x1, [sp, #104]
  4060c8:	ldr	x0, [sp, #96]
  4060cc:	bl	401f80 <memcpy@plt>
  4060d0:	ldr	x1, [sp, #96]
  4060d4:	ldr	x0, [sp, #88]
  4060d8:	add	x0, x1, x0
  4060dc:	str	x0, [sp, #96]
  4060e0:	ldr	w0, [sp, #60]
  4060e4:	bl	4021d0 <wcwidth@plt>
  4060e8:	mov	w2, w0
  4060ec:	ldr	x0, [sp, #32]
  4060f0:	ldr	x1, [x0]
  4060f4:	sxtw	x0, w2
  4060f8:	add	x1, x1, x0
  4060fc:	ldr	x0, [sp, #32]
  406100:	str	x1, [x0]
  406104:	ldr	x1, [sp, #104]
  406108:	ldr	x0, [sp, #88]
  40610c:	add	x0, x1, x0
  406110:	str	x0, [sp, #104]
  406114:	ldr	x0, [sp, #104]
  406118:	cmp	x0, #0x0
  40611c:	b.eq	406138 <tigetstr@plt+0x3b88>  // b.none
  406120:	ldr	x0, [sp, #104]
  406124:	ldrsb	w0, [x0]
  406128:	cmp	w0, #0x0
  40612c:	b.ne	405e60 <tigetstr@plt+0x38b0>  // b.any
  406130:	b	406138 <tigetstr@plt+0x3b88>
  406134:	nop
  406138:	ldr	x0, [sp, #96]
  40613c:	strb	wzr, [x0]
  406140:	ldr	x0, [sp, #24]
  406144:	ldp	x29, x30, [sp], #112
  406148:	ret
  40614c:	stp	x29, x30, [sp, #-96]!
  406150:	mov	x29, sp
  406154:	str	x0, [sp, #40]
  406158:	str	x1, [sp, #32]
  40615c:	str	x2, [sp, #24]
  406160:	ldr	x0, [sp, #40]
  406164:	str	x0, [sp, #88]
  406168:	ldr	x0, [sp, #40]
  40616c:	cmp	x0, #0x0
  406170:	b.eq	406180 <tigetstr@plt+0x3bd0>  // b.none
  406174:	ldr	x0, [sp, #40]
  406178:	bl	401fb0 <strlen@plt>
  40617c:	b	406184 <tigetstr@plt+0x3bd4>
  406180:	mov	x0, #0x0                   	// #0
  406184:	str	x0, [sp, #64]
  406188:	add	x0, sp, #0x38
  40618c:	mov	x2, #0x8                   	// #8
  406190:	mov	w1, #0x0                   	// #0
  406194:	bl	402220 <memset@plt>
  406198:	ldr	x0, [sp, #64]
  40619c:	cmp	x0, #0x0
  4061a0:	b.eq	4061b0 <tigetstr@plt+0x3c00>  // b.none
  4061a4:	ldr	x0, [sp, #24]
  4061a8:	cmp	x0, #0x0
  4061ac:	b.ne	4061b8 <tigetstr@plt+0x3c08>  // b.any
  4061b0:	mov	x0, #0x0                   	// #0
  4061b4:	b	4063a8 <tigetstr@plt+0x3df8>
  4061b8:	ldr	x0, [sp, #24]
  4061bc:	str	x0, [sp, #80]
  4061c0:	ldr	x0, [sp, #32]
  4061c4:	str	xzr, [x0]
  4061c8:	b	406378 <tigetstr@plt+0x3dc8>
  4061cc:	bl	4023c0 <__ctype_get_mb_cur_max@plt>
  4061d0:	mov	x2, x0
  4061d4:	add	x1, sp, #0x38
  4061d8:	add	x0, sp, #0x34
  4061dc:	mov	x3, x1
  4061e0:	ldr	x1, [sp, #88]
  4061e4:	bl	401f70 <mbrtowc@plt>
  4061e8:	str	x0, [sp, #72]
  4061ec:	ldr	x0, [sp, #72]
  4061f0:	cmp	x0, #0x0
  4061f4:	b.eq	406398 <tigetstr@plt+0x3de8>  // b.none
  4061f8:	ldr	x0, [sp, #72]
  4061fc:	cmn	x0, #0x1
  406200:	b.eq	406210 <tigetstr@plt+0x3c60>  // b.none
  406204:	ldr	x0, [sp, #72]
  406208:	cmn	x0, #0x2
  40620c:	b.ne	4062bc <tigetstr@plt+0x3d0c>  // b.any
  406210:	mov	x0, #0x1                   	// #1
  406214:	str	x0, [sp, #72]
  406218:	bl	402390 <__ctype_b_loc@plt>
  40621c:	ldr	x1, [x0]
  406220:	ldr	x0, [sp, #88]
  406224:	ldrsb	w0, [x0]
  406228:	and	w0, w0, #0xff
  40622c:	and	x0, x0, #0xff
  406230:	lsl	x0, x0, #1
  406234:	add	x0, x1, x0
  406238:	ldrh	w0, [x0]
  40623c:	and	w0, w0, #0x4000
  406240:	cmp	w0, #0x0
  406244:	b.ne	40628c <tigetstr@plt+0x3cdc>  // b.any
  406248:	ldr	x0, [sp, #88]
  40624c:	ldrsb	w0, [x0]
  406250:	and	w0, w0, #0xff
  406254:	mov	w2, w0
  406258:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40625c:	add	x1, x0, #0x100
  406260:	ldr	x0, [sp, #80]
  406264:	bl	402090 <sprintf@plt>
  406268:	ldr	x0, [sp, #80]
  40626c:	add	x0, x0, #0x4
  406270:	str	x0, [sp, #80]
  406274:	ldr	x0, [sp, #32]
  406278:	ldr	x0, [x0]
  40627c:	add	x1, x0, #0x4
  406280:	ldr	x0, [sp, #32]
  406284:	str	x1, [x0]
  406288:	b	406368 <tigetstr@plt+0x3db8>
  40628c:	ldr	x0, [sp, #32]
  406290:	ldr	x0, [x0]
  406294:	add	x1, x0, #0x1
  406298:	ldr	x0, [sp, #32]
  40629c:	str	x1, [x0]
  4062a0:	ldr	x0, [sp, #80]
  4062a4:	add	x1, x0, #0x1
  4062a8:	str	x1, [sp, #80]
  4062ac:	ldr	x1, [sp, #88]
  4062b0:	ldrsb	w1, [x1]
  4062b4:	strb	w1, [x0]
  4062b8:	b	406368 <tigetstr@plt+0x3db8>
  4062bc:	ldr	x0, [sp, #88]
  4062c0:	ldrsb	w0, [x0]
  4062c4:	cmp	w0, #0x5c
  4062c8:	b.ne	406324 <tigetstr@plt+0x3d74>  // b.any
  4062cc:	ldr	x0, [sp, #88]
  4062d0:	add	x0, x0, #0x1
  4062d4:	ldrsb	w0, [x0]
  4062d8:	cmp	w0, #0x78
  4062dc:	b.ne	406324 <tigetstr@plt+0x3d74>  // b.any
  4062e0:	ldr	x0, [sp, #88]
  4062e4:	ldrsb	w0, [x0]
  4062e8:	and	w0, w0, #0xff
  4062ec:	mov	w2, w0
  4062f0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4062f4:	add	x1, x0, #0x100
  4062f8:	ldr	x0, [sp, #80]
  4062fc:	bl	402090 <sprintf@plt>
  406300:	ldr	x0, [sp, #80]
  406304:	add	x0, x0, #0x4
  406308:	str	x0, [sp, #80]
  40630c:	ldr	x0, [sp, #32]
  406310:	ldr	x0, [x0]
  406314:	add	x1, x0, #0x4
  406318:	ldr	x0, [sp, #32]
  40631c:	str	x1, [x0]
  406320:	b	406368 <tigetstr@plt+0x3db8>
  406324:	ldr	x2, [sp, #72]
  406328:	ldr	x1, [sp, #88]
  40632c:	ldr	x0, [sp, #80]
  406330:	bl	401f80 <memcpy@plt>
  406334:	ldr	x1, [sp, #80]
  406338:	ldr	x0, [sp, #72]
  40633c:	add	x0, x1, x0
  406340:	str	x0, [sp, #80]
  406344:	ldr	w0, [sp, #52]
  406348:	bl	4021d0 <wcwidth@plt>
  40634c:	mov	w2, w0
  406350:	ldr	x0, [sp, #32]
  406354:	ldr	x1, [x0]
  406358:	sxtw	x0, w2
  40635c:	add	x1, x1, x0
  406360:	ldr	x0, [sp, #32]
  406364:	str	x1, [x0]
  406368:	ldr	x1, [sp, #88]
  40636c:	ldr	x0, [sp, #72]
  406370:	add	x0, x1, x0
  406374:	str	x0, [sp, #88]
  406378:	ldr	x0, [sp, #88]
  40637c:	cmp	x0, #0x0
  406380:	b.eq	40639c <tigetstr@plt+0x3dec>  // b.none
  406384:	ldr	x0, [sp, #88]
  406388:	ldrsb	w0, [x0]
  40638c:	cmp	w0, #0x0
  406390:	b.ne	4061cc <tigetstr@plt+0x3c1c>  // b.any
  406394:	b	40639c <tigetstr@plt+0x3dec>
  406398:	nop
  40639c:	ldr	x0, [sp, #80]
  4063a0:	strb	wzr, [x0]
  4063a4:	ldr	x0, [sp, #24]
  4063a8:	ldp	x29, x30, [sp], #96
  4063ac:	ret
  4063b0:	sub	sp, sp, #0x10
  4063b4:	str	x0, [sp, #8]
  4063b8:	ldr	x0, [sp, #8]
  4063bc:	lsl	x0, x0, #2
  4063c0:	add	x0, x0, #0x1
  4063c4:	add	sp, sp, #0x10
  4063c8:	ret
  4063cc:	stp	x29, x30, [sp, #-64]!
  4063d0:	mov	x29, sp
  4063d4:	str	x0, [sp, #24]
  4063d8:	str	x1, [sp, #16]
  4063dc:	ldr	x0, [sp, #24]
  4063e0:	cmp	x0, #0x0
  4063e4:	b.eq	4063f4 <tigetstr@plt+0x3e44>  // b.none
  4063e8:	ldr	x0, [sp, #24]
  4063ec:	bl	401fb0 <strlen@plt>
  4063f0:	b	4063f8 <tigetstr@plt+0x3e48>
  4063f4:	mov	x0, #0x0                   	// #0
  4063f8:	str	x0, [sp, #48]
  4063fc:	str	xzr, [sp, #56]
  406400:	ldr	x0, [sp, #48]
  406404:	cmp	x0, #0x0
  406408:	b.ne	406414 <tigetstr@plt+0x3e64>  // b.any
  40640c:	mov	x0, #0x0                   	// #0
  406410:	b	406460 <tigetstr@plt+0x3eb0>
  406414:	ldr	x0, [sp, #48]
  406418:	bl	4063b0 <tigetstr@plt+0x3e00>
  40641c:	bl	4021c0 <malloc@plt>
  406420:	str	x0, [sp, #40]
  406424:	ldr	x0, [sp, #40]
  406428:	cmp	x0, #0x0
  40642c:	b.eq	406448 <tigetstr@plt+0x3e98>  // b.none
  406430:	mov	x3, #0x0                   	// #0
  406434:	ldr	x2, [sp, #40]
  406438:	ldr	x1, [sp, #16]
  40643c:	ldr	x0, [sp, #24]
  406440:	bl	405ddc <tigetstr@plt+0x382c>
  406444:	str	x0, [sp, #56]
  406448:	ldr	x0, [sp, #56]
  40644c:	cmp	x0, #0x0
  406450:	b.ne	40645c <tigetstr@plt+0x3eac>  // b.any
  406454:	ldr	x0, [sp, #40]
  406458:	bl	4023b0 <free@plt>
  40645c:	ldr	x0, [sp, #56]
  406460:	ldp	x29, x30, [sp], #64
  406464:	ret
  406468:	stp	x29, x30, [sp, #-64]!
  40646c:	mov	x29, sp
  406470:	str	x0, [sp, #24]
  406474:	str	x1, [sp, #16]
  406478:	ldr	x0, [sp, #24]
  40647c:	cmp	x0, #0x0
  406480:	b.eq	406490 <tigetstr@plt+0x3ee0>  // b.none
  406484:	ldr	x0, [sp, #24]
  406488:	bl	401fb0 <strlen@plt>
  40648c:	b	406494 <tigetstr@plt+0x3ee4>
  406490:	mov	x0, #0x0                   	// #0
  406494:	str	x0, [sp, #48]
  406498:	str	xzr, [sp, #56]
  40649c:	ldr	x0, [sp, #48]
  4064a0:	cmp	x0, #0x0
  4064a4:	b.ne	4064b0 <tigetstr@plt+0x3f00>  // b.any
  4064a8:	mov	x0, #0x0                   	// #0
  4064ac:	b	4064f8 <tigetstr@plt+0x3f48>
  4064b0:	ldr	x0, [sp, #48]
  4064b4:	bl	4063b0 <tigetstr@plt+0x3e00>
  4064b8:	bl	4021c0 <malloc@plt>
  4064bc:	str	x0, [sp, #40]
  4064c0:	ldr	x0, [sp, #40]
  4064c4:	cmp	x0, #0x0
  4064c8:	b.eq	4064e0 <tigetstr@plt+0x3f30>  // b.none
  4064cc:	ldr	x2, [sp, #40]
  4064d0:	ldr	x1, [sp, #16]
  4064d4:	ldr	x0, [sp, #24]
  4064d8:	bl	40614c <tigetstr@plt+0x3b9c>
  4064dc:	str	x0, [sp, #56]
  4064e0:	ldr	x0, [sp, #56]
  4064e4:	cmp	x0, #0x0
  4064e8:	b.ne	4064f4 <tigetstr@plt+0x3f44>  // b.any
  4064ec:	ldr	x0, [sp, #40]
  4064f0:	bl	4023b0 <free@plt>
  4064f4:	ldr	x0, [sp, #56]
  4064f8:	ldp	x29, x30, [sp], #64
  4064fc:	ret
  406500:	stp	x29, x30, [sp, #-48]!
  406504:	mov	x29, sp
  406508:	str	x0, [sp, #24]
  40650c:	strb	wzr, [sp, #47]
  406510:	ldr	x0, [sp, #24]
  406514:	str	x0, [sp, #32]
  406518:	b	406550 <tigetstr@plt+0x3fa0>
  40651c:	ldr	x0, [sp, #32]
  406520:	ldr	w0, [x0]
  406524:	bl	4024c0 <iswprint@plt>
  406528:	cmp	w0, #0x0
  40652c:	b.ne	406544 <tigetstr@plt+0x3f94>  // b.any
  406530:	ldr	x0, [sp, #32]
  406534:	mov	w1, #0xfffd                	// #65533
  406538:	str	w1, [x0]
  40653c:	mov	w0, #0x1                   	// #1
  406540:	strb	w0, [sp, #47]
  406544:	ldr	x0, [sp, #32]
  406548:	add	x0, x0, #0x4
  40654c:	str	x0, [sp, #32]
  406550:	ldr	x0, [sp, #32]
  406554:	ldr	w0, [x0]
  406558:	cmp	w0, #0x0
  40655c:	b.ne	40651c <tigetstr@plt+0x3f6c>  // b.any
  406560:	ldrb	w0, [sp, #47]
  406564:	ldp	x29, x30, [sp], #48
  406568:	ret
  40656c:	stp	x29, x30, [sp, #-48]!
  406570:	mov	x29, sp
  406574:	str	x0, [sp, #24]
  406578:	str	x1, [sp, #16]
  40657c:	str	xzr, [sp, #40]
  406580:	str	wzr, [sp, #36]
  406584:	b	4065ec <tigetstr@plt+0x403c>
  406588:	ldr	x0, [sp, #24]
  40658c:	ldr	w0, [x0]
  406590:	bl	4021d0 <wcwidth@plt>
  406594:	str	w0, [sp, #36]
  406598:	ldr	w0, [sp, #36]
  40659c:	cmn	w0, #0x1
  4065a0:	b.ne	4065b8 <tigetstr@plt+0x4008>  // b.any
  4065a4:	ldr	x0, [sp, #24]
  4065a8:	mov	w1, #0xfffd                	// #65533
  4065ac:	str	w1, [x0]
  4065b0:	mov	w0, #0x1                   	// #1
  4065b4:	str	w0, [sp, #36]
  4065b8:	ldrsw	x1, [sp, #36]
  4065bc:	ldr	x0, [sp, #40]
  4065c0:	add	x0, x1, x0
  4065c4:	ldr	x1, [sp, #16]
  4065c8:	cmp	x1, x0
  4065cc:	b.cc	406600 <tigetstr@plt+0x4050>  // b.lo, b.ul, b.last
  4065d0:	ldrsw	x0, [sp, #36]
  4065d4:	ldr	x1, [sp, #40]
  4065d8:	add	x0, x1, x0
  4065dc:	str	x0, [sp, #40]
  4065e0:	ldr	x0, [sp, #24]
  4065e4:	add	x0, x0, #0x4
  4065e8:	str	x0, [sp, #24]
  4065ec:	ldr	x0, [sp, #24]
  4065f0:	ldr	w0, [x0]
  4065f4:	cmp	w0, #0x0
  4065f8:	b.ne	406588 <tigetstr@plt+0x3fd8>  // b.any
  4065fc:	b	406604 <tigetstr@plt+0x4054>
  406600:	nop
  406604:	ldr	x0, [sp, #24]
  406608:	str	wzr, [x0]
  40660c:	ldr	x0, [sp, #40]
  406610:	ldp	x29, x30, [sp], #48
  406614:	ret
  406618:	stp	x29, x30, [sp, #-48]!
  40661c:	mov	x29, sp
  406620:	str	x0, [sp, #24]
  406624:	str	x1, [sp, #16]
  406628:	str	wzr, [sp, #44]
  40662c:	b	40668c <tigetstr@plt+0x40dc>
  406630:	ldr	x0, [sp, #24]
  406634:	add	x1, x0, #0x4
  406638:	str	x1, [sp, #24]
  40663c:	ldr	w0, [x0]
  406640:	bl	4021d0 <wcwidth@plt>
  406644:	str	w0, [sp, #40]
  406648:	ldr	w0, [sp, #40]
  40664c:	cmn	w0, #0x1
  406650:	b.ne	40665c <tigetstr@plt+0x40ac>  // b.any
  406654:	mov	w0, #0xffffffff            	// #-1
  406658:	b	4066b4 <tigetstr@plt+0x4104>
  40665c:	mov	w1, #0x7fffffff            	// #2147483647
  406660:	ldr	w0, [sp, #40]
  406664:	sub	w0, w1, w0
  406668:	ldr	w1, [sp, #44]
  40666c:	cmp	w1, w0
  406670:	b.le	40667c <tigetstr@plt+0x40cc>
  406674:	mov	w0, #0xffffffff            	// #-1
  406678:	b	4066b4 <tigetstr@plt+0x4104>
  40667c:	ldr	w1, [sp, #44]
  406680:	ldr	w0, [sp, #40]
  406684:	add	w0, w1, w0
  406688:	str	w0, [sp, #44]
  40668c:	ldr	x0, [sp, #16]
  406690:	sub	x1, x0, #0x1
  406694:	str	x1, [sp, #16]
  406698:	cmp	x0, #0x0
  40669c:	b.eq	4066b0 <tigetstr@plt+0x4100>  // b.none
  4066a0:	ldr	x0, [sp, #24]
  4066a4:	ldr	w0, [x0]
  4066a8:	cmp	w0, #0x0
  4066ac:	b.ne	406630 <tigetstr@plt+0x4080>  // b.any
  4066b0:	ldr	w0, [sp, #44]
  4066b4:	ldp	x29, x30, [sp], #48
  4066b8:	ret
  4066bc:	stp	x29, x30, [sp, #-64]!
  4066c0:	mov	x29, sp
  4066c4:	str	x0, [sp, #24]
  4066c8:	str	x1, [sp, #16]
  4066cc:	ldr	x0, [sp, #24]
  4066d0:	bl	401fb0 <strlen@plt>
  4066d4:	str	x0, [sp, #56]
  4066d8:	mov	x2, #0x0                   	// #0
  4066dc:	ldr	x1, [sp, #24]
  4066e0:	mov	x0, #0x0                   	// #0
  4066e4:	bl	401fd0 <mbstowcs@plt>
  4066e8:	str	x0, [sp, #40]
  4066ec:	str	xzr, [sp, #48]
  4066f0:	ldr	x0, [sp, #40]
  4066f4:	cmn	x0, #0x1
  4066f8:	b.eq	40677c <tigetstr@plt+0x41cc>  // b.none
  4066fc:	ldr	x0, [sp, #40]
  406700:	add	x0, x0, #0x1
  406704:	lsl	x0, x0, #2
  406708:	mov	x1, x0
  40670c:	mov	x0, #0x1                   	// #1
  406710:	bl	402250 <calloc@plt>
  406714:	str	x0, [sp, #48]
  406718:	ldr	x0, [sp, #48]
  40671c:	cmp	x0, #0x0
  406720:	b.eq	406784 <tigetstr@plt+0x41d4>  // b.none
  406724:	ldr	x0, [sp, #40]
  406728:	mov	x2, x0
  40672c:	ldr	x1, [sp, #24]
  406730:	ldr	x0, [sp, #48]
  406734:	bl	401fd0 <mbstowcs@plt>
  406738:	cmp	x0, #0x0
  40673c:	b.eq	40678c <tigetstr@plt+0x41dc>  // b.none
  406740:	ldr	x0, [sp, #16]
  406744:	ldr	x0, [x0]
  406748:	mov	x1, x0
  40674c:	ldr	x0, [sp, #48]
  406750:	bl	40656c <tigetstr@plt+0x3fbc>
  406754:	mov	x1, x0
  406758:	ldr	x0, [sp, #16]
  40675c:	str	x1, [x0]
  406760:	ldr	x0, [sp, #56]
  406764:	mov	x2, x0
  406768:	ldr	x1, [sp, #48]
  40676c:	ldr	x0, [sp, #24]
  406770:	bl	402480 <wcstombs@plt>
  406774:	str	x0, [sp, #56]
  406778:	b	406790 <tigetstr@plt+0x41e0>
  40677c:	nop
  406780:	b	406790 <tigetstr@plt+0x41e0>
  406784:	nop
  406788:	b	406790 <tigetstr@plt+0x41e0>
  40678c:	nop
  406790:	ldr	x0, [sp, #48]
  406794:	bl	4023b0 <free@plt>
  406798:	ldr	x0, [sp, #56]
  40679c:	cmp	x0, #0x0
  4067a0:	b.lt	4067b4 <tigetstr@plt+0x4204>  // b.tstop
  4067a4:	ldr	x0, [sp, #56]
  4067a8:	ldr	x1, [sp, #24]
  4067ac:	add	x0, x1, x0
  4067b0:	strb	wzr, [x0]
  4067b4:	ldr	x0, [sp, #56]
  4067b8:	ldp	x29, x30, [sp], #64
  4067bc:	ret
  4067c0:	sub	sp, sp, #0x20
  4067c4:	str	x0, [sp, #24]
  4067c8:	str	x1, [sp, #16]
  4067cc:	str	x2, [sp, #8]
  4067d0:	str	w3, [sp, #4]
  4067d4:	b	4067fc <tigetstr@plt+0x424c>
  4067d8:	ldr	x0, [sp, #24]
  4067dc:	add	x1, x0, #0x1
  4067e0:	str	x1, [sp, #24]
  4067e4:	ldr	w1, [sp, #4]
  4067e8:	sxtb	w1, w1
  4067ec:	strb	w1, [x0]
  4067f0:	ldr	x0, [sp, #8]
  4067f4:	sub	x0, x0, #0x1
  4067f8:	str	x0, [sp, #8]
  4067fc:	ldr	x0, [sp, #8]
  406800:	cmp	x0, #0x0
  406804:	b.eq	406818 <tigetstr@plt+0x4268>  // b.none
  406808:	ldr	x1, [sp, #24]
  40680c:	ldr	x0, [sp, #16]
  406810:	cmp	x1, x0
  406814:	b.cc	4067d8 <tigetstr@plt+0x4228>  // b.lo, b.ul, b.last
  406818:	ldr	x0, [sp, #24]
  40681c:	strb	wzr, [x0]
  406820:	ldr	x0, [sp, #24]
  406824:	add	sp, sp, #0x20
  406828:	ret
  40682c:	stp	x29, x30, [sp, #-64]!
  406830:	mov	x29, sp
  406834:	str	x0, [sp, #56]
  406838:	str	x1, [sp, #48]
  40683c:	str	x2, [sp, #40]
  406840:	str	x3, [sp, #32]
  406844:	str	w4, [sp, #28]
  406848:	str	w5, [sp, #24]
  40684c:	mov	w6, #0x20                  	// #32
  406850:	ldr	w5, [sp, #24]
  406854:	ldr	w4, [sp, #28]
  406858:	ldr	x3, [sp, #32]
  40685c:	ldr	x2, [sp, #40]
  406860:	ldr	x1, [sp, #48]
  406864:	ldr	x0, [sp, #56]
  406868:	bl	406874 <tigetstr@plt+0x42c4>
  40686c:	ldp	x29, x30, [sp], #64
  406870:	ret
  406874:	stp	x29, x30, [sp, #-192]!
  406878:	mov	x29, sp
  40687c:	str	x0, [sp, #56]
  406880:	str	x1, [sp, #48]
  406884:	str	x2, [sp, #40]
  406888:	str	x3, [sp, #32]
  40688c:	str	w4, [sp, #28]
  406890:	str	w5, [sp, #24]
  406894:	str	w6, [sp, #20]
  406898:	mov	x0, #0xffffffffffffffff    	// #-1
  40689c:	str	x0, [sp, #184]
  4068a0:	ldr	x0, [sp, #56]
  4068a4:	bl	401fb0 <strlen@plt>
  4068a8:	add	x0, x0, #0x1
  4068ac:	str	x0, [sp, #176]
  4068b0:	str	xzr, [sp, #168]
  4068b4:	str	xzr, [sp, #160]
  4068b8:	ldr	x0, [sp, #56]
  4068bc:	str	x0, [sp, #152]
  4068c0:	ldr	x0, [sp, #176]
  4068c4:	sub	x0, x0, #0x1
  4068c8:	str	x0, [sp, #144]
  4068cc:	ldr	x0, [sp, #144]
  4068d0:	str	x0, [sp, #136]
  4068d4:	str	xzr, [sp, #128]
  4068d8:	strb	wzr, [sp, #127]
  4068dc:	strb	wzr, [sp, #126]
  4068e0:	bl	4023c0 <__ctype_get_mb_cur_max@plt>
  4068e4:	cmp	x0, #0x1
  4068e8:	b.ls	4069b4 <tigetstr@plt+0x4404>  // b.plast
  4068ec:	mov	x2, #0x0                   	// #0
  4068f0:	ldr	x1, [sp, #56]
  4068f4:	mov	x0, #0x0                   	// #0
  4068f8:	bl	401fd0 <mbstowcs@plt>
  4068fc:	str	x0, [sp, #96]
  406900:	ldr	x0, [sp, #96]
  406904:	cmn	x0, #0x1
  406908:	b.ne	406920 <tigetstr@plt+0x4370>  // b.any
  40690c:	ldr	w0, [sp, #24]
  406910:	and	w0, w0, #0x1
  406914:	cmp	w0, #0x0
  406918:	b.eq	406bec <tigetstr@plt+0x463c>  // b.none
  40691c:	b	406a6c <tigetstr@plt+0x44bc>
  406920:	ldr	x0, [sp, #96]
  406924:	add	x0, x0, #0x1
  406928:	str	x0, [sp, #96]
  40692c:	ldr	x0, [sp, #96]
  406930:	lsl	x0, x0, #2
  406934:	bl	4021c0 <malloc@plt>
  406938:	str	x0, [sp, #160]
  40693c:	ldr	x0, [sp, #160]
  406940:	cmp	x0, #0x0
  406944:	b.ne	40695c <tigetstr@plt+0x43ac>  // b.any
  406948:	ldr	w0, [sp, #24]
  40694c:	and	w0, w0, #0x1
  406950:	cmp	w0, #0x0
  406954:	b.eq	406bf4 <tigetstr@plt+0x4644>  // b.none
  406958:	b	406a6c <tigetstr@plt+0x44bc>
  40695c:	ldr	x2, [sp, #96]
  406960:	ldr	x1, [sp, #56]
  406964:	ldr	x0, [sp, #160]
  406968:	bl	401fd0 <mbstowcs@plt>
  40696c:	cmp	x0, #0x0
  406970:	b.eq	4069b4 <tigetstr@plt+0x4404>  // b.none
  406974:	ldr	x0, [sp, #96]
  406978:	lsl	x0, x0, #2
  40697c:	sub	x0, x0, #0x4
  406980:	ldr	x1, [sp, #160]
  406984:	add	x0, x1, x0
  406988:	str	wzr, [x0]
  40698c:	mov	w0, #0x1                   	// #1
  406990:	strb	w0, [sp, #126]
  406994:	ldr	x0, [sp, #160]
  406998:	bl	406500 <tigetstr@plt+0x3f50>
  40699c:	strb	w0, [sp, #127]
  4069a0:	ldr	x1, [sp, #96]
  4069a4:	ldr	x0, [sp, #160]
  4069a8:	bl	406618 <tigetstr@plt+0x4068>
  4069ac:	sxtw	x0, w0
  4069b0:	str	x0, [sp, #144]
  4069b4:	ldrb	w0, [sp, #126]
  4069b8:	cmp	w0, #0x0
  4069bc:	b.eq	406a68 <tigetstr@plt+0x44b8>  // b.none
  4069c0:	ldrb	w0, [sp, #127]
  4069c4:	cmp	w0, #0x0
  4069c8:	b.ne	4069e0 <tigetstr@plt+0x4430>  // b.any
  4069cc:	ldr	x0, [sp, #32]
  4069d0:	ldr	x0, [x0]
  4069d4:	ldr	x1, [sp, #144]
  4069d8:	cmp	x1, x0
  4069dc:	b.ls	406a68 <tigetstr@plt+0x44b8>  // b.plast
  4069e0:	ldrb	w0, [sp, #127]
  4069e4:	cmp	w0, #0x0
  4069e8:	b.eq	406a04 <tigetstr@plt+0x4454>  // b.none
  4069ec:	mov	x2, #0x0                   	// #0
  4069f0:	ldr	x1, [sp, #160]
  4069f4:	mov	x0, #0x0                   	// #0
  4069f8:	bl	402480 <wcstombs@plt>
  4069fc:	add	x0, x0, #0x1
  406a00:	str	x0, [sp, #176]
  406a04:	ldr	x0, [sp, #176]
  406a08:	bl	4021c0 <malloc@plt>
  406a0c:	str	x0, [sp, #168]
  406a10:	ldr	x0, [sp, #168]
  406a14:	cmp	x0, #0x0
  406a18:	b.ne	406a30 <tigetstr@plt+0x4480>  // b.any
  406a1c:	ldr	w0, [sp, #24]
  406a20:	and	w0, w0, #0x1
  406a24:	cmp	w0, #0x0
  406a28:	b.eq	406bfc <tigetstr@plt+0x464c>  // b.none
  406a2c:	b	406a6c <tigetstr@plt+0x44bc>
  406a30:	ldr	x0, [sp, #168]
  406a34:	str	x0, [sp, #152]
  406a38:	ldr	x0, [sp, #32]
  406a3c:	ldr	x0, [x0]
  406a40:	mov	x1, x0
  406a44:	ldr	x0, [sp, #160]
  406a48:	bl	40656c <tigetstr@plt+0x3fbc>
  406a4c:	str	x0, [sp, #144]
  406a50:	ldr	x2, [sp, #176]
  406a54:	ldr	x1, [sp, #160]
  406a58:	ldr	x0, [sp, #168]
  406a5c:	bl	402480 <wcstombs@plt>
  406a60:	str	x0, [sp, #136]
  406a64:	b	406a6c <tigetstr@plt+0x44bc>
  406a68:	nop
  406a6c:	ldr	x0, [sp, #32]
  406a70:	ldr	x0, [x0]
  406a74:	ldr	x1, [sp, #144]
  406a78:	cmp	x1, x0
  406a7c:	b.ls	406a94 <tigetstr@plt+0x44e4>  // b.plast
  406a80:	ldr	x0, [sp, #32]
  406a84:	ldr	x0, [x0]
  406a88:	str	x0, [sp, #144]
  406a8c:	ldr	x0, [sp, #144]
  406a90:	str	x0, [sp, #136]
  406a94:	ldr	x0, [sp, #32]
  406a98:	ldr	x0, [x0]
  406a9c:	ldr	x1, [sp, #144]
  406aa0:	cmp	x1, x0
  406aa4:	b.cs	406abc <tigetstr@plt+0x450c>  // b.hs, b.nlast
  406aa8:	ldr	x0, [sp, #32]
  406aac:	ldr	x1, [x0]
  406ab0:	ldr	x0, [sp, #144]
  406ab4:	sub	x0, x1, x0
  406ab8:	str	x0, [sp, #128]
  406abc:	ldr	x0, [sp, #32]
  406ac0:	ldr	x1, [sp, #144]
  406ac4:	str	x1, [x0]
  406ac8:	ldr	x1, [sp, #136]
  406acc:	ldr	x0, [sp, #128]
  406ad0:	add	x0, x1, x0
  406ad4:	str	x0, [sp, #184]
  406ad8:	ldr	x0, [sp, #40]
  406adc:	cmp	x0, #0x0
  406ae0:	b.eq	406c04 <tigetstr@plt+0x4654>  // b.none
  406ae4:	ldr	x0, [sp, #40]
  406ae8:	sub	x0, x0, #0x1
  406aec:	ldr	x1, [sp, #48]
  406af0:	add	x0, x1, x0
  406af4:	str	x0, [sp, #88]
  406af8:	ldr	w0, [sp, #28]
  406afc:	cmp	w0, #0x2
  406b00:	b.eq	406b2c <tigetstr@plt+0x457c>  // b.none
  406b04:	ldr	w0, [sp, #28]
  406b08:	cmp	w0, #0x2
  406b0c:	b.hi	406b74 <tigetstr@plt+0x45c4>  // b.pmore
  406b10:	ldr	w0, [sp, #28]
  406b14:	cmp	w0, #0x0
  406b18:	b.eq	406b54 <tigetstr@plt+0x45a4>  // b.none
  406b1c:	ldr	w0, [sp, #28]
  406b20:	cmp	w0, #0x1
  406b24:	b.eq	406b64 <tigetstr@plt+0x45b4>  // b.none
  406b28:	b	406b74 <tigetstr@plt+0x45c4>
  406b2c:	ldr	x0, [sp, #128]
  406b30:	lsr	x1, x0, #1
  406b34:	ldr	x0, [sp, #128]
  406b38:	and	x0, x0, #0x1
  406b3c:	add	x0, x1, x0
  406b40:	str	x0, [sp, #112]
  406b44:	ldr	x0, [sp, #128]
  406b48:	lsr	x0, x0, #1
  406b4c:	str	x0, [sp, #104]
  406b50:	b	406b78 <tigetstr@plt+0x45c8>
  406b54:	str	xzr, [sp, #112]
  406b58:	ldr	x0, [sp, #128]
  406b5c:	str	x0, [sp, #104]
  406b60:	b	406b78 <tigetstr@plt+0x45c8>
  406b64:	ldr	x0, [sp, #128]
  406b68:	str	x0, [sp, #112]
  406b6c:	str	xzr, [sp, #104]
  406b70:	b	406b78 <tigetstr@plt+0x45c8>
  406b74:	bl	402310 <abort@plt>
  406b78:	ldr	w3, [sp, #20]
  406b7c:	ldr	x2, [sp, #112]
  406b80:	ldr	x1, [sp, #88]
  406b84:	ldr	x0, [sp, #48]
  406b88:	bl	4067c0 <tigetstr@plt+0x4210>
  406b8c:	str	x0, [sp, #48]
  406b90:	ldr	x1, [sp, #88]
  406b94:	ldr	x0, [sp, #48]
  406b98:	sub	x0, x1, x0
  406b9c:	str	x0, [sp, #80]
  406ba0:	ldr	x0, [sp, #136]
  406ba4:	str	x0, [sp, #72]
  406ba8:	ldr	x0, [sp, #80]
  406bac:	str	x0, [sp, #64]
  406bb0:	ldr	x1, [sp, #64]
  406bb4:	ldr	x0, [sp, #72]
  406bb8:	cmp	x1, x0
  406bbc:	csel	x0, x1, x0, ls  // ls = plast
  406bc0:	mov	x2, x0
  406bc4:	ldr	x1, [sp, #152]
  406bc8:	ldr	x0, [sp, #48]
  406bcc:	bl	4023e0 <mempcpy@plt>
  406bd0:	str	x0, [sp, #48]
  406bd4:	ldr	w3, [sp, #20]
  406bd8:	ldr	x2, [sp, #104]
  406bdc:	ldr	x1, [sp, #88]
  406be0:	ldr	x0, [sp, #48]
  406be4:	bl	4067c0 <tigetstr@plt+0x4210>
  406be8:	b	406c08 <tigetstr@plt+0x4658>
  406bec:	nop
  406bf0:	b	406c08 <tigetstr@plt+0x4658>
  406bf4:	nop
  406bf8:	b	406c08 <tigetstr@plt+0x4658>
  406bfc:	nop
  406c00:	b	406c08 <tigetstr@plt+0x4658>
  406c04:	nop
  406c08:	ldr	x0, [sp, #160]
  406c0c:	bl	4023b0 <free@plt>
  406c10:	ldr	x0, [sp, #168]
  406c14:	bl	4023b0 <free@plt>
  406c18:	ldr	x0, [sp, #184]
  406c1c:	ldp	x29, x30, [sp], #192
  406c20:	ret
  406c24:	sub	sp, sp, #0x10
  406c28:	str	w0, [sp, #12]
  406c2c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  406c30:	add	x0, x0, #0x458
  406c34:	ldr	w1, [sp, #12]
  406c38:	str	w1, [x0]
  406c3c:	nop
  406c40:	add	sp, sp, #0x10
  406c44:	ret
  406c48:	sub	sp, sp, #0x10
  406c4c:	str	x0, [sp, #8]
  406c50:	str	w1, [sp, #4]
  406c54:	str	w2, [sp]
  406c58:	b	406ca8 <tigetstr@plt+0x46f8>
  406c5c:	ldr	x0, [sp, #8]
  406c60:	ldr	x1, [x0]
  406c64:	ldrsw	x0, [sp, #4]
  406c68:	mov	x2, #0x0                   	// #0
  406c6c:	umulh	x0, x1, x0
  406c70:	cmp	x0, #0x0
  406c74:	b.eq	406c7c <tigetstr@plt+0x46cc>  // b.none
  406c78:	mov	x2, #0x1                   	// #1
  406c7c:	mov	x0, x2
  406c80:	cmp	x0, #0x0
  406c84:	b.eq	406c90 <tigetstr@plt+0x46e0>  // b.none
  406c88:	mov	w0, #0xffffffde            	// #-34
  406c8c:	b	406cc0 <tigetstr@plt+0x4710>
  406c90:	ldr	x0, [sp, #8]
  406c94:	ldr	x1, [x0]
  406c98:	ldrsw	x0, [sp, #4]
  406c9c:	mul	x1, x1, x0
  406ca0:	ldr	x0, [sp, #8]
  406ca4:	str	x1, [x0]
  406ca8:	ldr	w0, [sp]
  406cac:	sub	w1, w0, #0x1
  406cb0:	str	w1, [sp]
  406cb4:	cmp	w0, #0x0
  406cb8:	b.ne	406c5c <tigetstr@plt+0x46ac>  // b.any
  406cbc:	mov	w0, #0x0                   	// #0
  406cc0:	add	sp, sp, #0x10
  406cc4:	ret
  406cc8:	stp	x29, x30, [sp, #-192]!
  406ccc:	mov	x29, sp
  406cd0:	str	x0, [sp, #40]
  406cd4:	str	x1, [sp, #32]
  406cd8:	str	x2, [sp, #24]
  406cdc:	str	xzr, [sp, #176]
  406ce0:	mov	w0, #0x400                 	// #1024
  406ce4:	str	w0, [sp, #172]
  406ce8:	str	wzr, [sp, #168]
  406cec:	str	wzr, [sp, #164]
  406cf0:	str	wzr, [sp, #160]
  406cf4:	ldr	x0, [sp, #32]
  406cf8:	str	xzr, [x0]
  406cfc:	ldr	x0, [sp, #40]
  406d00:	cmp	x0, #0x0
  406d04:	b.eq	406d18 <tigetstr@plt+0x4768>  // b.none
  406d08:	ldr	x0, [sp, #40]
  406d0c:	ldrsb	w0, [x0]
  406d10:	cmp	w0, #0x0
  406d14:	b.ne	406d24 <tigetstr@plt+0x4774>  // b.any
  406d18:	mov	w0, #0xffffffea            	// #-22
  406d1c:	str	w0, [sp, #168]
  406d20:	b	40730c <tigetstr@plt+0x4d5c>
  406d24:	ldr	x0, [sp, #40]
  406d28:	str	x0, [sp, #184]
  406d2c:	b	406d3c <tigetstr@plt+0x478c>
  406d30:	ldr	x0, [sp, #184]
  406d34:	add	x0, x0, #0x1
  406d38:	str	x0, [sp, #184]
  406d3c:	bl	402390 <__ctype_b_loc@plt>
  406d40:	ldr	x1, [x0]
  406d44:	ldr	x0, [sp, #184]
  406d48:	ldrsb	w0, [x0]
  406d4c:	and	w0, w0, #0xff
  406d50:	and	x0, x0, #0xff
  406d54:	lsl	x0, x0, #1
  406d58:	add	x0, x1, x0
  406d5c:	ldrh	w0, [x0]
  406d60:	and	w0, w0, #0x2000
  406d64:	cmp	w0, #0x0
  406d68:	b.ne	406d30 <tigetstr@plt+0x4780>  // b.any
  406d6c:	ldr	x0, [sp, #184]
  406d70:	ldrsb	w0, [x0]
  406d74:	cmp	w0, #0x2d
  406d78:	b.ne	406d88 <tigetstr@plt+0x47d8>  // b.any
  406d7c:	mov	w0, #0xffffffea            	// #-22
  406d80:	str	w0, [sp, #168]
  406d84:	b	40730c <tigetstr@plt+0x4d5c>
  406d88:	bl	402510 <__errno_location@plt>
  406d8c:	str	wzr, [x0]
  406d90:	str	xzr, [sp, #72]
  406d94:	add	x0, sp, #0x48
  406d98:	mov	w2, #0x0                   	// #0
  406d9c:	mov	x1, x0
  406da0:	ldr	x0, [sp, #40]
  406da4:	bl	402300 <strtoumax@plt>
  406da8:	str	x0, [sp, #64]
  406dac:	ldr	x0, [sp, #72]
  406db0:	ldr	x1, [sp, #40]
  406db4:	cmp	x1, x0
  406db8:	b.eq	406de4 <tigetstr@plt+0x4834>  // b.none
  406dbc:	bl	402510 <__errno_location@plt>
  406dc0:	ldr	w0, [x0]
  406dc4:	cmp	w0, #0x0
  406dc8:	b.eq	406e10 <tigetstr@plt+0x4860>  // b.none
  406dcc:	ldr	x0, [sp, #64]
  406dd0:	cmn	x0, #0x1
  406dd4:	b.eq	406de4 <tigetstr@plt+0x4834>  // b.none
  406dd8:	ldr	x0, [sp, #64]
  406ddc:	cmp	x0, #0x0
  406de0:	b.ne	406e10 <tigetstr@plt+0x4860>  // b.any
  406de4:	bl	402510 <__errno_location@plt>
  406de8:	ldr	w0, [x0]
  406dec:	cmp	w0, #0x0
  406df0:	b.eq	406e04 <tigetstr@plt+0x4854>  // b.none
  406df4:	bl	402510 <__errno_location@plt>
  406df8:	ldr	w0, [x0]
  406dfc:	neg	w0, w0
  406e00:	b	406e08 <tigetstr@plt+0x4858>
  406e04:	mov	w0, #0xffffffea            	// #-22
  406e08:	str	w0, [sp, #168]
  406e0c:	b	40730c <tigetstr@plt+0x4d5c>
  406e10:	ldr	x0, [sp, #72]
  406e14:	cmp	x0, #0x0
  406e18:	b.eq	4072f4 <tigetstr@plt+0x4d44>  // b.none
  406e1c:	ldr	x0, [sp, #72]
  406e20:	ldrsb	w0, [x0]
  406e24:	cmp	w0, #0x0
  406e28:	b.eq	4072f4 <tigetstr@plt+0x4d44>  // b.none
  406e2c:	ldr	x0, [sp, #72]
  406e30:	str	x0, [sp, #184]
  406e34:	ldr	x0, [sp, #184]
  406e38:	add	x0, x0, #0x1
  406e3c:	ldrsb	w0, [x0]
  406e40:	cmp	w0, #0x69
  406e44:	b.ne	406e90 <tigetstr@plt+0x48e0>  // b.any
  406e48:	ldr	x0, [sp, #184]
  406e4c:	add	x0, x0, #0x2
  406e50:	ldrsb	w0, [x0]
  406e54:	cmp	w0, #0x42
  406e58:	b.eq	406e70 <tigetstr@plt+0x48c0>  // b.none
  406e5c:	ldr	x0, [sp, #184]
  406e60:	add	x0, x0, #0x2
  406e64:	ldrsb	w0, [x0]
  406e68:	cmp	w0, #0x62
  406e6c:	b.ne	406e90 <tigetstr@plt+0x48e0>  // b.any
  406e70:	ldr	x0, [sp, #184]
  406e74:	add	x0, x0, #0x3
  406e78:	ldrsb	w0, [x0]
  406e7c:	cmp	w0, #0x0
  406e80:	b.ne	406e90 <tigetstr@plt+0x48e0>  // b.any
  406e84:	mov	w0, #0x400                 	// #1024
  406e88:	str	w0, [sp, #172]
  406e8c:	b	4070c8 <tigetstr@plt+0x4b18>
  406e90:	ldr	x0, [sp, #184]
  406e94:	add	x0, x0, #0x1
  406e98:	ldrsb	w0, [x0]
  406e9c:	cmp	w0, #0x42
  406ea0:	b.eq	406eb8 <tigetstr@plt+0x4908>  // b.none
  406ea4:	ldr	x0, [sp, #184]
  406ea8:	add	x0, x0, #0x1
  406eac:	ldrsb	w0, [x0]
  406eb0:	cmp	w0, #0x62
  406eb4:	b.ne	406ed8 <tigetstr@plt+0x4928>  // b.any
  406eb8:	ldr	x0, [sp, #184]
  406ebc:	add	x0, x0, #0x2
  406ec0:	ldrsb	w0, [x0]
  406ec4:	cmp	w0, #0x0
  406ec8:	b.ne	406ed8 <tigetstr@plt+0x4928>  // b.any
  406ecc:	mov	w0, #0x3e8                 	// #1000
  406ed0:	str	w0, [sp, #172]
  406ed4:	b	4070c8 <tigetstr@plt+0x4b18>
  406ed8:	ldr	x0, [sp, #184]
  406edc:	add	x0, x0, #0x1
  406ee0:	ldrsb	w0, [x0]
  406ee4:	cmp	w0, #0x0
  406ee8:	b.eq	4070c8 <tigetstr@plt+0x4b18>  // b.none
  406eec:	bl	402130 <localeconv@plt>
  406ef0:	str	x0, [sp, #128]
  406ef4:	ldr	x0, [sp, #128]
  406ef8:	cmp	x0, #0x0
  406efc:	b.eq	406f0c <tigetstr@plt+0x495c>  // b.none
  406f00:	ldr	x0, [sp, #128]
  406f04:	ldr	x0, [x0]
  406f08:	b	406f10 <tigetstr@plt+0x4960>
  406f0c:	mov	x0, #0x0                   	// #0
  406f10:	str	x0, [sp, #120]
  406f14:	ldr	x0, [sp, #120]
  406f18:	cmp	x0, #0x0
  406f1c:	b.eq	406f2c <tigetstr@plt+0x497c>  // b.none
  406f20:	ldr	x0, [sp, #120]
  406f24:	bl	401fb0 <strlen@plt>
  406f28:	b	406f30 <tigetstr@plt+0x4980>
  406f2c:	mov	x0, #0x0                   	// #0
  406f30:	str	x0, [sp, #112]
  406f34:	ldr	x0, [sp, #176]
  406f38:	cmp	x0, #0x0
  406f3c:	b.ne	4070bc <tigetstr@plt+0x4b0c>  // b.any
  406f40:	ldr	x0, [sp, #184]
  406f44:	ldrsb	w0, [x0]
  406f48:	cmp	w0, #0x0
  406f4c:	b.eq	4070bc <tigetstr@plt+0x4b0c>  // b.none
  406f50:	ldr	x0, [sp, #120]
  406f54:	cmp	x0, #0x0
  406f58:	b.eq	4070bc <tigetstr@plt+0x4b0c>  // b.none
  406f5c:	ldr	x2, [sp, #112]
  406f60:	ldr	x1, [sp, #184]
  406f64:	ldr	x0, [sp, #120]
  406f68:	bl	4021e0 <strncmp@plt>
  406f6c:	cmp	w0, #0x0
  406f70:	b.ne	4070bc <tigetstr@plt+0x4b0c>  // b.any
  406f74:	ldr	x1, [sp, #184]
  406f78:	ldr	x0, [sp, #112]
  406f7c:	add	x0, x1, x0
  406f80:	str	x0, [sp, #104]
  406f84:	ldr	x0, [sp, #104]
  406f88:	str	x0, [sp, #184]
  406f8c:	b	406fa8 <tigetstr@plt+0x49f8>
  406f90:	ldr	w0, [sp, #160]
  406f94:	add	w0, w0, #0x1
  406f98:	str	w0, [sp, #160]
  406f9c:	ldr	x0, [sp, #184]
  406fa0:	add	x0, x0, #0x1
  406fa4:	str	x0, [sp, #184]
  406fa8:	ldr	x0, [sp, #184]
  406fac:	ldrsb	w0, [x0]
  406fb0:	cmp	w0, #0x30
  406fb4:	b.eq	406f90 <tigetstr@plt+0x49e0>  // b.none
  406fb8:	ldr	x0, [sp, #184]
  406fbc:	str	x0, [sp, #104]
  406fc0:	bl	402390 <__ctype_b_loc@plt>
  406fc4:	ldr	x1, [x0]
  406fc8:	ldr	x0, [sp, #104]
  406fcc:	ldrsb	w0, [x0]
  406fd0:	sxtb	x0, w0
  406fd4:	lsl	x0, x0, #1
  406fd8:	add	x0, x1, x0
  406fdc:	ldrh	w0, [x0]
  406fe0:	and	w0, w0, #0x800
  406fe4:	cmp	w0, #0x0
  406fe8:	b.eq	407074 <tigetstr@plt+0x4ac4>  // b.none
  406fec:	bl	402510 <__errno_location@plt>
  406ff0:	str	wzr, [x0]
  406ff4:	str	xzr, [sp, #72]
  406ff8:	add	x0, sp, #0x48
  406ffc:	mov	w2, #0x0                   	// #0
  407000:	mov	x1, x0
  407004:	ldr	x0, [sp, #104]
  407008:	bl	402300 <strtoumax@plt>
  40700c:	str	x0, [sp, #176]
  407010:	ldr	x0, [sp, #72]
  407014:	ldr	x1, [sp, #104]
  407018:	cmp	x1, x0
  40701c:	b.eq	407048 <tigetstr@plt+0x4a98>  // b.none
  407020:	bl	402510 <__errno_location@plt>
  407024:	ldr	w0, [x0]
  407028:	cmp	w0, #0x0
  40702c:	b.eq	40707c <tigetstr@plt+0x4acc>  // b.none
  407030:	ldr	x0, [sp, #176]
  407034:	cmn	x0, #0x1
  407038:	b.eq	407048 <tigetstr@plt+0x4a98>  // b.none
  40703c:	ldr	x0, [sp, #176]
  407040:	cmp	x0, #0x0
  407044:	b.ne	40707c <tigetstr@plt+0x4acc>  // b.any
  407048:	bl	402510 <__errno_location@plt>
  40704c:	ldr	w0, [x0]
  407050:	cmp	w0, #0x0
  407054:	b.eq	407068 <tigetstr@plt+0x4ab8>  // b.none
  407058:	bl	402510 <__errno_location@plt>
  40705c:	ldr	w0, [x0]
  407060:	neg	w0, w0
  407064:	b	40706c <tigetstr@plt+0x4abc>
  407068:	mov	w0, #0xffffffea            	// #-22
  40706c:	str	w0, [sp, #168]
  407070:	b	40730c <tigetstr@plt+0x4d5c>
  407074:	ldr	x0, [sp, #184]
  407078:	str	x0, [sp, #72]
  40707c:	ldr	x0, [sp, #176]
  407080:	cmp	x0, #0x0
  407084:	b.eq	4070b0 <tigetstr@plt+0x4b00>  // b.none
  407088:	ldr	x0, [sp, #72]
  40708c:	cmp	x0, #0x0
  407090:	b.eq	4070a4 <tigetstr@plt+0x4af4>  // b.none
  407094:	ldr	x0, [sp, #72]
  407098:	ldrsb	w0, [x0]
  40709c:	cmp	w0, #0x0
  4070a0:	b.ne	4070b0 <tigetstr@plt+0x4b00>  // b.any
  4070a4:	mov	w0, #0xffffffea            	// #-22
  4070a8:	str	w0, [sp, #168]
  4070ac:	b	40730c <tigetstr@plt+0x4d5c>
  4070b0:	ldr	x0, [sp, #72]
  4070b4:	str	x0, [sp, #184]
  4070b8:	b	406e34 <tigetstr@plt+0x4884>
  4070bc:	mov	w0, #0xffffffea            	// #-22
  4070c0:	str	w0, [sp, #168]
  4070c4:	b	40730c <tigetstr@plt+0x4d5c>
  4070c8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4070cc:	add	x0, x0, #0x460
  4070d0:	ldr	x2, [x0]
  4070d4:	ldr	x0, [sp, #184]
  4070d8:	ldrsb	w0, [x0]
  4070dc:	mov	w1, w0
  4070e0:	mov	x0, x2
  4070e4:	bl	402430 <strchr@plt>
  4070e8:	str	x0, [sp, #96]
  4070ec:	ldr	x0, [sp, #96]
  4070f0:	cmp	x0, #0x0
  4070f4:	b.eq	407118 <tigetstr@plt+0x4b68>  // b.none
  4070f8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4070fc:	add	x0, x0, #0x460
  407100:	ldr	x0, [x0]
  407104:	ldr	x1, [sp, #96]
  407108:	sub	x0, x1, x0
  40710c:	add	w0, w0, #0x1
  407110:	str	w0, [sp, #164]
  407114:	b	407174 <tigetstr@plt+0x4bc4>
  407118:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40711c:	add	x0, x0, #0x468
  407120:	ldr	x2, [x0]
  407124:	ldr	x0, [sp, #184]
  407128:	ldrsb	w0, [x0]
  40712c:	mov	w1, w0
  407130:	mov	x0, x2
  407134:	bl	402430 <strchr@plt>
  407138:	str	x0, [sp, #96]
  40713c:	ldr	x0, [sp, #96]
  407140:	cmp	x0, #0x0
  407144:	b.eq	407168 <tigetstr@plt+0x4bb8>  // b.none
  407148:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40714c:	add	x0, x0, #0x468
  407150:	ldr	x0, [x0]
  407154:	ldr	x1, [sp, #96]
  407158:	sub	x0, x1, x0
  40715c:	add	w0, w0, #0x1
  407160:	str	w0, [sp, #164]
  407164:	b	407174 <tigetstr@plt+0x4bc4>
  407168:	mov	w0, #0xffffffea            	// #-22
  40716c:	str	w0, [sp, #168]
  407170:	b	40730c <tigetstr@plt+0x4d5c>
  407174:	add	x0, sp, #0x40
  407178:	ldr	w2, [sp, #164]
  40717c:	ldr	w1, [sp, #172]
  407180:	bl	406c48 <tigetstr@plt+0x4698>
  407184:	str	w0, [sp, #168]
  407188:	ldr	x0, [sp, #24]
  40718c:	cmp	x0, #0x0
  407190:	b.eq	4071a0 <tigetstr@plt+0x4bf0>  // b.none
  407194:	ldr	x0, [sp, #24]
  407198:	ldr	w1, [sp, #164]
  40719c:	str	w1, [x0]
  4071a0:	ldr	x0, [sp, #176]
  4071a4:	cmp	x0, #0x0
  4071a8:	b.eq	4072fc <tigetstr@plt+0x4d4c>  // b.none
  4071ac:	ldr	w0, [sp, #164]
  4071b0:	cmp	w0, #0x0
  4071b4:	b.eq	4072fc <tigetstr@plt+0x4d4c>  // b.none
  4071b8:	mov	x0, #0xa                   	// #10
  4071bc:	str	x0, [sp, #144]
  4071c0:	mov	x0, #0x1                   	// #1
  4071c4:	str	x0, [sp, #136]
  4071c8:	mov	x0, #0x1                   	// #1
  4071cc:	str	x0, [sp, #56]
  4071d0:	add	x0, sp, #0x38
  4071d4:	ldr	w2, [sp, #164]
  4071d8:	ldr	w1, [sp, #172]
  4071dc:	bl	406c48 <tigetstr@plt+0x4698>
  4071e0:	b	4071fc <tigetstr@plt+0x4c4c>
  4071e4:	ldr	x1, [sp, #144]
  4071e8:	mov	x0, x1
  4071ec:	lsl	x0, x0, #2
  4071f0:	add	x0, x0, x1
  4071f4:	lsl	x0, x0, #1
  4071f8:	str	x0, [sp, #144]
  4071fc:	ldr	x1, [sp, #144]
  407200:	ldr	x0, [sp, #176]
  407204:	cmp	x1, x0
  407208:	b.cc	4071e4 <tigetstr@plt+0x4c34>  // b.lo, b.ul, b.last
  40720c:	str	wzr, [sp, #156]
  407210:	b	407238 <tigetstr@plt+0x4c88>
  407214:	ldr	x1, [sp, #144]
  407218:	mov	x0, x1
  40721c:	lsl	x0, x0, #2
  407220:	add	x0, x0, x1
  407224:	lsl	x0, x0, #1
  407228:	str	x0, [sp, #144]
  40722c:	ldr	w0, [sp, #156]
  407230:	add	w0, w0, #0x1
  407234:	str	w0, [sp, #156]
  407238:	ldr	w1, [sp, #156]
  40723c:	ldr	w0, [sp, #160]
  407240:	cmp	w1, w0
  407244:	b.lt	407214 <tigetstr@plt+0x4c64>  // b.tstop
  407248:	ldr	x2, [sp, #176]
  40724c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407250:	movk	x0, #0xcccd
  407254:	umulh	x0, x2, x0
  407258:	lsr	x1, x0, #3
  40725c:	mov	x0, x1
  407260:	lsl	x0, x0, #2
  407264:	add	x0, x0, x1
  407268:	lsl	x0, x0, #1
  40726c:	sub	x1, x2, x0
  407270:	mov	w0, w1
  407274:	str	w0, [sp, #92]
  407278:	ldr	x1, [sp, #144]
  40727c:	ldr	x0, [sp, #136]
  407280:	udiv	x0, x1, x0
  407284:	str	x0, [sp, #80]
  407288:	ldr	x1, [sp, #176]
  40728c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407290:	movk	x0, #0xcccd
  407294:	umulh	x0, x1, x0
  407298:	lsr	x0, x0, #3
  40729c:	str	x0, [sp, #176]
  4072a0:	ldr	x1, [sp, #136]
  4072a4:	mov	x0, x1
  4072a8:	lsl	x0, x0, #2
  4072ac:	add	x0, x0, x1
  4072b0:	lsl	x0, x0, #1
  4072b4:	str	x0, [sp, #136]
  4072b8:	ldr	w0, [sp, #92]
  4072bc:	cmp	w0, #0x0
  4072c0:	b.eq	4072e4 <tigetstr@plt+0x4d34>  // b.none
  4072c4:	ldr	x1, [sp, #56]
  4072c8:	ldr	w0, [sp, #92]
  4072cc:	ldr	x2, [sp, #80]
  4072d0:	udiv	x0, x2, x0
  4072d4:	udiv	x1, x1, x0
  4072d8:	ldr	x0, [sp, #64]
  4072dc:	add	x0, x1, x0
  4072e0:	str	x0, [sp, #64]
  4072e4:	ldr	x0, [sp, #176]
  4072e8:	cmp	x0, #0x0
  4072ec:	b.ne	407248 <tigetstr@plt+0x4c98>  // b.any
  4072f0:	b	407300 <tigetstr@plt+0x4d50>
  4072f4:	nop
  4072f8:	b	407300 <tigetstr@plt+0x4d50>
  4072fc:	nop
  407300:	ldr	x1, [sp, #64]
  407304:	ldr	x0, [sp, #32]
  407308:	str	x1, [x0]
  40730c:	ldr	w0, [sp, #168]
  407310:	cmp	w0, #0x0
  407314:	b.ge	40732c <tigetstr@plt+0x4d7c>  // b.tcont
  407318:	bl	402510 <__errno_location@plt>
  40731c:	mov	x1, x0
  407320:	ldr	w0, [sp, #168]
  407324:	neg	w0, w0
  407328:	str	w0, [x1]
  40732c:	ldr	w0, [sp, #168]
  407330:	ldp	x29, x30, [sp], #192
  407334:	ret
  407338:	stp	x29, x30, [sp, #-32]!
  40733c:	mov	x29, sp
  407340:	str	x0, [sp, #24]
  407344:	str	x1, [sp, #16]
  407348:	mov	x2, #0x0                   	// #0
  40734c:	ldr	x1, [sp, #16]
  407350:	ldr	x0, [sp, #24]
  407354:	bl	406cc8 <tigetstr@plt+0x4718>
  407358:	ldp	x29, x30, [sp], #32
  40735c:	ret
  407360:	stp	x29, x30, [sp, #-48]!
  407364:	mov	x29, sp
  407368:	str	x0, [sp, #24]
  40736c:	str	x1, [sp, #16]
  407370:	ldr	x0, [sp, #24]
  407374:	str	x0, [sp, #40]
  407378:	b	407388 <tigetstr@plt+0x4dd8>
  40737c:	ldr	x0, [sp, #40]
  407380:	add	x0, x0, #0x1
  407384:	str	x0, [sp, #40]
  407388:	ldr	x0, [sp, #40]
  40738c:	cmp	x0, #0x0
  407390:	b.eq	4073d4 <tigetstr@plt+0x4e24>  // b.none
  407394:	ldr	x0, [sp, #40]
  407398:	ldrsb	w0, [x0]
  40739c:	cmp	w0, #0x0
  4073a0:	b.eq	4073d4 <tigetstr@plt+0x4e24>  // b.none
  4073a4:	bl	402390 <__ctype_b_loc@plt>
  4073a8:	ldr	x1, [x0]
  4073ac:	ldr	x0, [sp, #40]
  4073b0:	ldrsb	w0, [x0]
  4073b4:	and	w0, w0, #0xff
  4073b8:	and	x0, x0, #0xff
  4073bc:	lsl	x0, x0, #1
  4073c0:	add	x0, x1, x0
  4073c4:	ldrh	w0, [x0]
  4073c8:	and	w0, w0, #0x800
  4073cc:	cmp	w0, #0x0
  4073d0:	b.ne	40737c <tigetstr@plt+0x4dcc>  // b.any
  4073d4:	ldr	x0, [sp, #16]
  4073d8:	cmp	x0, #0x0
  4073dc:	b.eq	4073ec <tigetstr@plt+0x4e3c>  // b.none
  4073e0:	ldr	x0, [sp, #16]
  4073e4:	ldr	x1, [sp, #40]
  4073e8:	str	x1, [x0]
  4073ec:	ldr	x0, [sp, #40]
  4073f0:	cmp	x0, #0x0
  4073f4:	b.eq	407420 <tigetstr@plt+0x4e70>  // b.none
  4073f8:	ldr	x1, [sp, #40]
  4073fc:	ldr	x0, [sp, #24]
  407400:	cmp	x1, x0
  407404:	b.ls	407420 <tigetstr@plt+0x4e70>  // b.plast
  407408:	ldr	x0, [sp, #40]
  40740c:	ldrsb	w0, [x0]
  407410:	cmp	w0, #0x0
  407414:	b.ne	407420 <tigetstr@plt+0x4e70>  // b.any
  407418:	mov	w0, #0x1                   	// #1
  40741c:	b	407424 <tigetstr@plt+0x4e74>
  407420:	mov	w0, #0x0                   	// #0
  407424:	ldp	x29, x30, [sp], #48
  407428:	ret
  40742c:	stp	x29, x30, [sp, #-48]!
  407430:	mov	x29, sp
  407434:	str	x0, [sp, #24]
  407438:	str	x1, [sp, #16]
  40743c:	ldr	x0, [sp, #24]
  407440:	str	x0, [sp, #40]
  407444:	b	407454 <tigetstr@plt+0x4ea4>
  407448:	ldr	x0, [sp, #40]
  40744c:	add	x0, x0, #0x1
  407450:	str	x0, [sp, #40]
  407454:	ldr	x0, [sp, #40]
  407458:	cmp	x0, #0x0
  40745c:	b.eq	4074a0 <tigetstr@plt+0x4ef0>  // b.none
  407460:	ldr	x0, [sp, #40]
  407464:	ldrsb	w0, [x0]
  407468:	cmp	w0, #0x0
  40746c:	b.eq	4074a0 <tigetstr@plt+0x4ef0>  // b.none
  407470:	bl	402390 <__ctype_b_loc@plt>
  407474:	ldr	x1, [x0]
  407478:	ldr	x0, [sp, #40]
  40747c:	ldrsb	w0, [x0]
  407480:	and	w0, w0, #0xff
  407484:	and	x0, x0, #0xff
  407488:	lsl	x0, x0, #1
  40748c:	add	x0, x1, x0
  407490:	ldrh	w0, [x0]
  407494:	and	w0, w0, #0x1000
  407498:	cmp	w0, #0x0
  40749c:	b.ne	407448 <tigetstr@plt+0x4e98>  // b.any
  4074a0:	ldr	x0, [sp, #16]
  4074a4:	cmp	x0, #0x0
  4074a8:	b.eq	4074b8 <tigetstr@plt+0x4f08>  // b.none
  4074ac:	ldr	x0, [sp, #16]
  4074b0:	ldr	x1, [sp, #40]
  4074b4:	str	x1, [x0]
  4074b8:	ldr	x0, [sp, #40]
  4074bc:	cmp	x0, #0x0
  4074c0:	b.eq	4074ec <tigetstr@plt+0x4f3c>  // b.none
  4074c4:	ldr	x1, [sp, #40]
  4074c8:	ldr	x0, [sp, #24]
  4074cc:	cmp	x1, x0
  4074d0:	b.ls	4074ec <tigetstr@plt+0x4f3c>  // b.plast
  4074d4:	ldr	x0, [sp, #40]
  4074d8:	ldrsb	w0, [x0]
  4074dc:	cmp	w0, #0x0
  4074e0:	b.ne	4074ec <tigetstr@plt+0x4f3c>  // b.any
  4074e4:	mov	w0, #0x1                   	// #1
  4074e8:	b	4074f0 <tigetstr@plt+0x4f40>
  4074ec:	mov	w0, #0x0                   	// #0
  4074f0:	ldp	x29, x30, [sp], #48
  4074f4:	ret
  4074f8:	stp	x29, x30, [sp, #-256]!
  4074fc:	mov	x29, sp
  407500:	str	x0, [sp, #24]
  407504:	str	x1, [sp, #16]
  407508:	str	x2, [sp, #208]
  40750c:	str	x3, [sp, #216]
  407510:	str	x4, [sp, #224]
  407514:	str	x5, [sp, #232]
  407518:	str	x6, [sp, #240]
  40751c:	str	x7, [sp, #248]
  407520:	str	q0, [sp, #80]
  407524:	str	q1, [sp, #96]
  407528:	str	q2, [sp, #112]
  40752c:	str	q3, [sp, #128]
  407530:	str	q4, [sp, #144]
  407534:	str	q5, [sp, #160]
  407538:	str	q6, [sp, #176]
  40753c:	str	q7, [sp, #192]
  407540:	add	x0, sp, #0x100
  407544:	str	x0, [sp, #32]
  407548:	add	x0, sp, #0x100
  40754c:	str	x0, [sp, #40]
  407550:	add	x0, sp, #0xd0
  407554:	str	x0, [sp, #48]
  407558:	mov	w0, #0xffffffd0            	// #-48
  40755c:	str	w0, [sp, #56]
  407560:	mov	w0, #0xffffff80            	// #-128
  407564:	str	w0, [sp, #60]
  407568:	ldr	w1, [sp, #56]
  40756c:	ldr	x0, [sp, #32]
  407570:	cmp	w1, #0x0
  407574:	b.lt	407588 <tigetstr@plt+0x4fd8>  // b.tstop
  407578:	add	x1, x0, #0xf
  40757c:	and	x1, x1, #0xfffffffffffffff8
  407580:	str	x1, [sp, #32]
  407584:	b	4075b8 <tigetstr@plt+0x5008>
  407588:	add	w2, w1, #0x8
  40758c:	str	w2, [sp, #56]
  407590:	ldr	w2, [sp, #56]
  407594:	cmp	w2, #0x0
  407598:	b.le	4075ac <tigetstr@plt+0x4ffc>
  40759c:	add	x1, x0, #0xf
  4075a0:	and	x1, x1, #0xfffffffffffffff8
  4075a4:	str	x1, [sp, #32]
  4075a8:	b	4075b8 <tigetstr@plt+0x5008>
  4075ac:	ldr	x2, [sp, #40]
  4075b0:	sxtw	x0, w1
  4075b4:	add	x0, x2, x0
  4075b8:	ldr	x0, [x0]
  4075bc:	str	x0, [sp, #72]
  4075c0:	ldr	x0, [sp, #72]
  4075c4:	cmp	x0, #0x0
  4075c8:	b.eq	407668 <tigetstr@plt+0x50b8>  // b.none
  4075cc:	ldr	w1, [sp, #56]
  4075d0:	ldr	x0, [sp, #32]
  4075d4:	cmp	w1, #0x0
  4075d8:	b.lt	4075ec <tigetstr@plt+0x503c>  // b.tstop
  4075dc:	add	x1, x0, #0xf
  4075e0:	and	x1, x1, #0xfffffffffffffff8
  4075e4:	str	x1, [sp, #32]
  4075e8:	b	40761c <tigetstr@plt+0x506c>
  4075ec:	add	w2, w1, #0x8
  4075f0:	str	w2, [sp, #56]
  4075f4:	ldr	w2, [sp, #56]
  4075f8:	cmp	w2, #0x0
  4075fc:	b.le	407610 <tigetstr@plt+0x5060>
  407600:	add	x1, x0, #0xf
  407604:	and	x1, x1, #0xfffffffffffffff8
  407608:	str	x1, [sp, #32]
  40760c:	b	40761c <tigetstr@plt+0x506c>
  407610:	ldr	x2, [sp, #40]
  407614:	sxtw	x0, w1
  407618:	add	x0, x2, x0
  40761c:	ldr	x0, [x0]
  407620:	str	x0, [sp, #64]
  407624:	ldr	x0, [sp, #64]
  407628:	cmp	x0, #0x0
  40762c:	b.eq	407670 <tigetstr@plt+0x50c0>  // b.none
  407630:	ldr	x1, [sp, #72]
  407634:	ldr	x0, [sp, #24]
  407638:	bl	402370 <strcmp@plt>
  40763c:	cmp	w0, #0x0
  407640:	b.ne	40764c <tigetstr@plt+0x509c>  // b.any
  407644:	mov	w0, #0x1                   	// #1
  407648:	b	407698 <tigetstr@plt+0x50e8>
  40764c:	ldr	x1, [sp, #64]
  407650:	ldr	x0, [sp, #24]
  407654:	bl	402370 <strcmp@plt>
  407658:	cmp	w0, #0x0
  40765c:	b.ne	407568 <tigetstr@plt+0x4fb8>  // b.any
  407660:	mov	w0, #0x0                   	// #0
  407664:	b	407698 <tigetstr@plt+0x50e8>
  407668:	nop
  40766c:	b	407674 <tigetstr@plt+0x50c4>
  407670:	nop
  407674:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407678:	add	x0, x0, #0x458
  40767c:	ldr	w4, [x0]
  407680:	ldr	x3, [sp, #24]
  407684:	ldr	x2, [sp, #16]
  407688:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40768c:	add	x1, x0, #0x108
  407690:	mov	w0, w4
  407694:	bl	4024b0 <errx@plt>
  407698:	ldp	x29, x30, [sp], #256
  40769c:	ret
  4076a0:	sub	sp, sp, #0x20
  4076a4:	str	x0, [sp, #24]
  4076a8:	str	x1, [sp, #16]
  4076ac:	str	w2, [sp, #12]
  4076b0:	b	4076e0 <tigetstr@plt+0x5130>
  4076b4:	ldr	x0, [sp, #24]
  4076b8:	ldrsb	w1, [x0]
  4076bc:	ldr	w0, [sp, #12]
  4076c0:	sxtb	w0, w0
  4076c4:	cmp	w1, w0
  4076c8:	b.ne	4076d4 <tigetstr@plt+0x5124>  // b.any
  4076cc:	ldr	x0, [sp, #24]
  4076d0:	b	407708 <tigetstr@plt+0x5158>
  4076d4:	ldr	x0, [sp, #24]
  4076d8:	add	x0, x0, #0x1
  4076dc:	str	x0, [sp, #24]
  4076e0:	ldr	x0, [sp, #16]
  4076e4:	sub	x1, x0, #0x1
  4076e8:	str	x1, [sp, #16]
  4076ec:	cmp	x0, #0x0
  4076f0:	b.eq	407704 <tigetstr@plt+0x5154>  // b.none
  4076f4:	ldr	x0, [sp, #24]
  4076f8:	ldrsb	w0, [x0]
  4076fc:	cmp	w0, #0x0
  407700:	b.ne	4076b4 <tigetstr@plt+0x5104>  // b.any
  407704:	mov	x0, #0x0                   	// #0
  407708:	add	sp, sp, #0x20
  40770c:	ret
  407710:	stp	x29, x30, [sp, #-48]!
  407714:	mov	x29, sp
  407718:	str	x0, [sp, #24]
  40771c:	str	x1, [sp, #16]
  407720:	ldr	x1, [sp, #16]
  407724:	ldr	x0, [sp, #24]
  407728:	bl	407864 <tigetstr@plt+0x52b4>
  40772c:	str	w0, [sp, #44]
  407730:	ldr	w0, [sp, #44]
  407734:	cmn	w0, #0x8, lsl #12
  407738:	b.lt	40774c <tigetstr@plt+0x519c>  // b.tstop
  40773c:	ldr	w1, [sp, #44]
  407740:	mov	w0, #0x7fff                	// #32767
  407744:	cmp	w1, w0
  407748:	b.le	407780 <tigetstr@plt+0x51d0>
  40774c:	bl	402510 <__errno_location@plt>
  407750:	mov	x1, x0
  407754:	mov	w0, #0x22                  	// #34
  407758:	str	w0, [x1]
  40775c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407760:	add	x0, x0, #0x458
  407764:	ldr	w4, [x0]
  407768:	ldr	x3, [sp, #24]
  40776c:	ldr	x2, [sp, #16]
  407770:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407774:	add	x1, x0, #0x108
  407778:	mov	w0, w4
  40777c:	bl	402570 <err@plt>
  407780:	ldr	w0, [sp, #44]
  407784:	sxth	w0, w0
  407788:	ldp	x29, x30, [sp], #48
  40778c:	ret
  407790:	stp	x29, x30, [sp, #-64]!
  407794:	mov	x29, sp
  407798:	str	x0, [sp, #40]
  40779c:	str	x1, [sp, #32]
  4077a0:	str	w2, [sp, #28]
  4077a4:	ldr	w2, [sp, #28]
  4077a8:	ldr	x1, [sp, #32]
  4077ac:	ldr	x0, [sp, #40]
  4077b0:	bl	4078e4 <tigetstr@plt+0x5334>
  4077b4:	str	w0, [sp, #60]
  4077b8:	ldr	w1, [sp, #60]
  4077bc:	mov	w0, #0xffff                	// #65535
  4077c0:	cmp	w1, w0
  4077c4:	b.ls	4077fc <tigetstr@plt+0x524c>  // b.plast
  4077c8:	bl	402510 <__errno_location@plt>
  4077cc:	mov	x1, x0
  4077d0:	mov	w0, #0x22                  	// #34
  4077d4:	str	w0, [x1]
  4077d8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4077dc:	add	x0, x0, #0x458
  4077e0:	ldr	w4, [x0]
  4077e4:	ldr	x3, [sp, #40]
  4077e8:	ldr	x2, [sp, #32]
  4077ec:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4077f0:	add	x1, x0, #0x108
  4077f4:	mov	w0, w4
  4077f8:	bl	402570 <err@plt>
  4077fc:	ldr	w0, [sp, #60]
  407800:	and	w0, w0, #0xffff
  407804:	ldp	x29, x30, [sp], #64
  407808:	ret
  40780c:	stp	x29, x30, [sp, #-32]!
  407810:	mov	x29, sp
  407814:	str	x0, [sp, #24]
  407818:	str	x1, [sp, #16]
  40781c:	mov	w2, #0xa                   	// #10
  407820:	ldr	x1, [sp, #16]
  407824:	ldr	x0, [sp, #24]
  407828:	bl	407790 <tigetstr@plt+0x51e0>
  40782c:	and	w0, w0, #0xffff
  407830:	ldp	x29, x30, [sp], #32
  407834:	ret
  407838:	stp	x29, x30, [sp, #-32]!
  40783c:	mov	x29, sp
  407840:	str	x0, [sp, #24]
  407844:	str	x1, [sp, #16]
  407848:	mov	w2, #0x10                  	// #16
  40784c:	ldr	x1, [sp, #16]
  407850:	ldr	x0, [sp, #24]
  407854:	bl	407790 <tigetstr@plt+0x51e0>
  407858:	and	w0, w0, #0xffff
  40785c:	ldp	x29, x30, [sp], #32
  407860:	ret
  407864:	stp	x29, x30, [sp, #-48]!
  407868:	mov	x29, sp
  40786c:	str	x0, [sp, #24]
  407870:	str	x1, [sp, #16]
  407874:	ldr	x1, [sp, #16]
  407878:	ldr	x0, [sp, #24]
  40787c:	bl	4079ac <tigetstr@plt+0x53fc>
  407880:	str	x0, [sp, #40]
  407884:	ldr	x1, [sp, #40]
  407888:	mov	x0, #0xffffffff80000000    	// #-2147483648
  40788c:	cmp	x1, x0
  407890:	b.lt	4078a4 <tigetstr@plt+0x52f4>  // b.tstop
  407894:	ldr	x1, [sp, #40]
  407898:	mov	x0, #0x7fffffff            	// #2147483647
  40789c:	cmp	x1, x0
  4078a0:	b.le	4078d8 <tigetstr@plt+0x5328>
  4078a4:	bl	402510 <__errno_location@plt>
  4078a8:	mov	x1, x0
  4078ac:	mov	w0, #0x22                  	// #34
  4078b0:	str	w0, [x1]
  4078b4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  4078b8:	add	x0, x0, #0x458
  4078bc:	ldr	w4, [x0]
  4078c0:	ldr	x3, [sp, #24]
  4078c4:	ldr	x2, [sp, #16]
  4078c8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4078cc:	add	x1, x0, #0x108
  4078d0:	mov	w0, w4
  4078d4:	bl	402570 <err@plt>
  4078d8:	ldr	x0, [sp, #40]
  4078dc:	ldp	x29, x30, [sp], #48
  4078e0:	ret
  4078e4:	stp	x29, x30, [sp, #-64]!
  4078e8:	mov	x29, sp
  4078ec:	str	x0, [sp, #40]
  4078f0:	str	x1, [sp, #32]
  4078f4:	str	w2, [sp, #28]
  4078f8:	ldr	w2, [sp, #28]
  4078fc:	ldr	x1, [sp, #32]
  407900:	ldr	x0, [sp, #40]
  407904:	bl	407aac <tigetstr@plt+0x54fc>
  407908:	str	x0, [sp, #56]
  40790c:	ldr	x1, [sp, #56]
  407910:	mov	x0, #0xffffffff            	// #4294967295
  407914:	cmp	x1, x0
  407918:	b.ls	407950 <tigetstr@plt+0x53a0>  // b.plast
  40791c:	bl	402510 <__errno_location@plt>
  407920:	mov	x1, x0
  407924:	mov	w0, #0x22                  	// #34
  407928:	str	w0, [x1]
  40792c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407930:	add	x0, x0, #0x458
  407934:	ldr	w4, [x0]
  407938:	ldr	x3, [sp, #40]
  40793c:	ldr	x2, [sp, #32]
  407940:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407944:	add	x1, x0, #0x108
  407948:	mov	w0, w4
  40794c:	bl	402570 <err@plt>
  407950:	ldr	x0, [sp, #56]
  407954:	ldp	x29, x30, [sp], #64
  407958:	ret
  40795c:	stp	x29, x30, [sp, #-32]!
  407960:	mov	x29, sp
  407964:	str	x0, [sp, #24]
  407968:	str	x1, [sp, #16]
  40796c:	mov	w2, #0xa                   	// #10
  407970:	ldr	x1, [sp, #16]
  407974:	ldr	x0, [sp, #24]
  407978:	bl	4078e4 <tigetstr@plt+0x5334>
  40797c:	ldp	x29, x30, [sp], #32
  407980:	ret
  407984:	stp	x29, x30, [sp, #-32]!
  407988:	mov	x29, sp
  40798c:	str	x0, [sp, #24]
  407990:	str	x1, [sp, #16]
  407994:	mov	w2, #0x10                  	// #16
  407998:	ldr	x1, [sp, #16]
  40799c:	ldr	x0, [sp, #24]
  4079a0:	bl	4078e4 <tigetstr@plt+0x5334>
  4079a4:	ldp	x29, x30, [sp], #32
  4079a8:	ret
  4079ac:	stp	x29, x30, [sp, #-48]!
  4079b0:	mov	x29, sp
  4079b4:	str	x0, [sp, #24]
  4079b8:	str	x1, [sp, #16]
  4079bc:	str	xzr, [sp, #32]
  4079c0:	bl	402510 <__errno_location@plt>
  4079c4:	str	wzr, [x0]
  4079c8:	ldr	x0, [sp, #24]
  4079cc:	cmp	x0, #0x0
  4079d0:	b.eq	407a40 <tigetstr@plt+0x5490>  // b.none
  4079d4:	ldr	x0, [sp, #24]
  4079d8:	ldrsb	w0, [x0]
  4079dc:	cmp	w0, #0x0
  4079e0:	b.eq	407a40 <tigetstr@plt+0x5490>  // b.none
  4079e4:	add	x0, sp, #0x20
  4079e8:	mov	w2, #0xa                   	// #10
  4079ec:	mov	x1, x0
  4079f0:	ldr	x0, [sp, #24]
  4079f4:	bl	402010 <strtoimax@plt>
  4079f8:	str	x0, [sp, #40]
  4079fc:	bl	402510 <__errno_location@plt>
  407a00:	ldr	w0, [x0]
  407a04:	cmp	w0, #0x0
  407a08:	b.ne	407a48 <tigetstr@plt+0x5498>  // b.any
  407a0c:	ldr	x0, [sp, #32]
  407a10:	ldr	x1, [sp, #24]
  407a14:	cmp	x1, x0
  407a18:	b.eq	407a48 <tigetstr@plt+0x5498>  // b.none
  407a1c:	ldr	x0, [sp, #32]
  407a20:	cmp	x0, #0x0
  407a24:	b.eq	407a38 <tigetstr@plt+0x5488>  // b.none
  407a28:	ldr	x0, [sp, #32]
  407a2c:	ldrsb	w0, [x0]
  407a30:	cmp	w0, #0x0
  407a34:	b.ne	407a48 <tigetstr@plt+0x5498>  // b.any
  407a38:	ldr	x0, [sp, #40]
  407a3c:	b	407aa4 <tigetstr@plt+0x54f4>
  407a40:	nop
  407a44:	b	407a4c <tigetstr@plt+0x549c>
  407a48:	nop
  407a4c:	bl	402510 <__errno_location@plt>
  407a50:	ldr	w0, [x0]
  407a54:	cmp	w0, #0x22
  407a58:	b.ne	407a80 <tigetstr@plt+0x54d0>  // b.any
  407a5c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407a60:	add	x0, x0, #0x458
  407a64:	ldr	w4, [x0]
  407a68:	ldr	x3, [sp, #24]
  407a6c:	ldr	x2, [sp, #16]
  407a70:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407a74:	add	x1, x0, #0x108
  407a78:	mov	w0, w4
  407a7c:	bl	402570 <err@plt>
  407a80:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407a84:	add	x0, x0, #0x458
  407a88:	ldr	w4, [x0]
  407a8c:	ldr	x3, [sp, #24]
  407a90:	ldr	x2, [sp, #16]
  407a94:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407a98:	add	x1, x0, #0x108
  407a9c:	mov	w0, w4
  407aa0:	bl	4024b0 <errx@plt>
  407aa4:	ldp	x29, x30, [sp], #48
  407aa8:	ret
  407aac:	stp	x29, x30, [sp, #-64]!
  407ab0:	mov	x29, sp
  407ab4:	str	x0, [sp, #40]
  407ab8:	str	x1, [sp, #32]
  407abc:	str	w2, [sp, #28]
  407ac0:	str	xzr, [sp, #48]
  407ac4:	bl	402510 <__errno_location@plt>
  407ac8:	str	wzr, [x0]
  407acc:	ldr	x0, [sp, #40]
  407ad0:	cmp	x0, #0x0
  407ad4:	b.eq	407b44 <tigetstr@plt+0x5594>  // b.none
  407ad8:	ldr	x0, [sp, #40]
  407adc:	ldrsb	w0, [x0]
  407ae0:	cmp	w0, #0x0
  407ae4:	b.eq	407b44 <tigetstr@plt+0x5594>  // b.none
  407ae8:	add	x0, sp, #0x30
  407aec:	ldr	w2, [sp, #28]
  407af0:	mov	x1, x0
  407af4:	ldr	x0, [sp, #40]
  407af8:	bl	402300 <strtoumax@plt>
  407afc:	str	x0, [sp, #56]
  407b00:	bl	402510 <__errno_location@plt>
  407b04:	ldr	w0, [x0]
  407b08:	cmp	w0, #0x0
  407b0c:	b.ne	407b4c <tigetstr@plt+0x559c>  // b.any
  407b10:	ldr	x0, [sp, #48]
  407b14:	ldr	x1, [sp, #40]
  407b18:	cmp	x1, x0
  407b1c:	b.eq	407b4c <tigetstr@plt+0x559c>  // b.none
  407b20:	ldr	x0, [sp, #48]
  407b24:	cmp	x0, #0x0
  407b28:	b.eq	407b3c <tigetstr@plt+0x558c>  // b.none
  407b2c:	ldr	x0, [sp, #48]
  407b30:	ldrsb	w0, [x0]
  407b34:	cmp	w0, #0x0
  407b38:	b.ne	407b4c <tigetstr@plt+0x559c>  // b.any
  407b3c:	ldr	x0, [sp, #56]
  407b40:	b	407ba8 <tigetstr@plt+0x55f8>
  407b44:	nop
  407b48:	b	407b50 <tigetstr@plt+0x55a0>
  407b4c:	nop
  407b50:	bl	402510 <__errno_location@plt>
  407b54:	ldr	w0, [x0]
  407b58:	cmp	w0, #0x22
  407b5c:	b.ne	407b84 <tigetstr@plt+0x55d4>  // b.any
  407b60:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407b64:	add	x0, x0, #0x458
  407b68:	ldr	w4, [x0]
  407b6c:	ldr	x3, [sp, #40]
  407b70:	ldr	x2, [sp, #32]
  407b74:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407b78:	add	x1, x0, #0x108
  407b7c:	mov	w0, w4
  407b80:	bl	402570 <err@plt>
  407b84:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407b88:	add	x0, x0, #0x458
  407b8c:	ldr	w4, [x0]
  407b90:	ldr	x3, [sp, #40]
  407b94:	ldr	x2, [sp, #32]
  407b98:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407b9c:	add	x1, x0, #0x108
  407ba0:	mov	w0, w4
  407ba4:	bl	4024b0 <errx@plt>
  407ba8:	ldp	x29, x30, [sp], #64
  407bac:	ret
  407bb0:	stp	x29, x30, [sp, #-32]!
  407bb4:	mov	x29, sp
  407bb8:	str	x0, [sp, #24]
  407bbc:	str	x1, [sp, #16]
  407bc0:	mov	w2, #0xa                   	// #10
  407bc4:	ldr	x1, [sp, #16]
  407bc8:	ldr	x0, [sp, #24]
  407bcc:	bl	407aac <tigetstr@plt+0x54fc>
  407bd0:	ldp	x29, x30, [sp], #32
  407bd4:	ret
  407bd8:	stp	x29, x30, [sp, #-32]!
  407bdc:	mov	x29, sp
  407be0:	str	x0, [sp, #24]
  407be4:	str	x1, [sp, #16]
  407be8:	mov	w2, #0x10                  	// #16
  407bec:	ldr	x1, [sp, #16]
  407bf0:	ldr	x0, [sp, #24]
  407bf4:	bl	407aac <tigetstr@plt+0x54fc>
  407bf8:	ldp	x29, x30, [sp], #32
  407bfc:	ret
  407c00:	stp	x29, x30, [sp, #-48]!
  407c04:	mov	x29, sp
  407c08:	str	x0, [sp, #24]
  407c0c:	str	x1, [sp, #16]
  407c10:	str	xzr, [sp, #32]
  407c14:	bl	402510 <__errno_location@plt>
  407c18:	str	wzr, [x0]
  407c1c:	ldr	x0, [sp, #24]
  407c20:	cmp	x0, #0x0
  407c24:	b.eq	407c90 <tigetstr@plt+0x56e0>  // b.none
  407c28:	ldr	x0, [sp, #24]
  407c2c:	ldrsb	w0, [x0]
  407c30:	cmp	w0, #0x0
  407c34:	b.eq	407c90 <tigetstr@plt+0x56e0>  // b.none
  407c38:	add	x0, sp, #0x20
  407c3c:	mov	x1, x0
  407c40:	ldr	x0, [sp, #24]
  407c44:	bl	402040 <strtod@plt>
  407c48:	str	d0, [sp, #40]
  407c4c:	bl	402510 <__errno_location@plt>
  407c50:	ldr	w0, [x0]
  407c54:	cmp	w0, #0x0
  407c58:	b.ne	407c98 <tigetstr@plt+0x56e8>  // b.any
  407c5c:	ldr	x0, [sp, #32]
  407c60:	ldr	x1, [sp, #24]
  407c64:	cmp	x1, x0
  407c68:	b.eq	407c98 <tigetstr@plt+0x56e8>  // b.none
  407c6c:	ldr	x0, [sp, #32]
  407c70:	cmp	x0, #0x0
  407c74:	b.eq	407c88 <tigetstr@plt+0x56d8>  // b.none
  407c78:	ldr	x0, [sp, #32]
  407c7c:	ldrsb	w0, [x0]
  407c80:	cmp	w0, #0x0
  407c84:	b.ne	407c98 <tigetstr@plt+0x56e8>  // b.any
  407c88:	ldr	d0, [sp, #40]
  407c8c:	b	407cf4 <tigetstr@plt+0x5744>
  407c90:	nop
  407c94:	b	407c9c <tigetstr@plt+0x56ec>
  407c98:	nop
  407c9c:	bl	402510 <__errno_location@plt>
  407ca0:	ldr	w0, [x0]
  407ca4:	cmp	w0, #0x22
  407ca8:	b.ne	407cd0 <tigetstr@plt+0x5720>  // b.any
  407cac:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407cb0:	add	x0, x0, #0x458
  407cb4:	ldr	w4, [x0]
  407cb8:	ldr	x3, [sp, #24]
  407cbc:	ldr	x2, [sp, #16]
  407cc0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407cc4:	add	x1, x0, #0x108
  407cc8:	mov	w0, w4
  407ccc:	bl	402570 <err@plt>
  407cd0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407cd4:	add	x0, x0, #0x458
  407cd8:	ldr	w4, [x0]
  407cdc:	ldr	x3, [sp, #24]
  407ce0:	ldr	x2, [sp, #16]
  407ce4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407ce8:	add	x1, x0, #0x108
  407cec:	mov	w0, w4
  407cf0:	bl	4024b0 <errx@plt>
  407cf4:	ldp	x29, x30, [sp], #48
  407cf8:	ret
  407cfc:	stp	x29, x30, [sp, #-48]!
  407d00:	mov	x29, sp
  407d04:	str	x0, [sp, #24]
  407d08:	str	x1, [sp, #16]
  407d0c:	str	xzr, [sp, #32]
  407d10:	bl	402510 <__errno_location@plt>
  407d14:	str	wzr, [x0]
  407d18:	ldr	x0, [sp, #24]
  407d1c:	cmp	x0, #0x0
  407d20:	b.eq	407d90 <tigetstr@plt+0x57e0>  // b.none
  407d24:	ldr	x0, [sp, #24]
  407d28:	ldrsb	w0, [x0]
  407d2c:	cmp	w0, #0x0
  407d30:	b.eq	407d90 <tigetstr@plt+0x57e0>  // b.none
  407d34:	add	x0, sp, #0x20
  407d38:	mov	w2, #0xa                   	// #10
  407d3c:	mov	x1, x0
  407d40:	ldr	x0, [sp, #24]
  407d44:	bl	4023a0 <strtol@plt>
  407d48:	str	x0, [sp, #40]
  407d4c:	bl	402510 <__errno_location@plt>
  407d50:	ldr	w0, [x0]
  407d54:	cmp	w0, #0x0
  407d58:	b.ne	407d98 <tigetstr@plt+0x57e8>  // b.any
  407d5c:	ldr	x0, [sp, #32]
  407d60:	ldr	x1, [sp, #24]
  407d64:	cmp	x1, x0
  407d68:	b.eq	407d98 <tigetstr@plt+0x57e8>  // b.none
  407d6c:	ldr	x0, [sp, #32]
  407d70:	cmp	x0, #0x0
  407d74:	b.eq	407d88 <tigetstr@plt+0x57d8>  // b.none
  407d78:	ldr	x0, [sp, #32]
  407d7c:	ldrsb	w0, [x0]
  407d80:	cmp	w0, #0x0
  407d84:	b.ne	407d98 <tigetstr@plt+0x57e8>  // b.any
  407d88:	ldr	x0, [sp, #40]
  407d8c:	b	407df4 <tigetstr@plt+0x5844>
  407d90:	nop
  407d94:	b	407d9c <tigetstr@plt+0x57ec>
  407d98:	nop
  407d9c:	bl	402510 <__errno_location@plt>
  407da0:	ldr	w0, [x0]
  407da4:	cmp	w0, #0x22
  407da8:	b.ne	407dd0 <tigetstr@plt+0x5820>  // b.any
  407dac:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407db0:	add	x0, x0, #0x458
  407db4:	ldr	w4, [x0]
  407db8:	ldr	x3, [sp, #24]
  407dbc:	ldr	x2, [sp, #16]
  407dc0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407dc4:	add	x1, x0, #0x108
  407dc8:	mov	w0, w4
  407dcc:	bl	402570 <err@plt>
  407dd0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407dd4:	add	x0, x0, #0x458
  407dd8:	ldr	w4, [x0]
  407ddc:	ldr	x3, [sp, #24]
  407de0:	ldr	x2, [sp, #16]
  407de4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407de8:	add	x1, x0, #0x108
  407dec:	mov	w0, w4
  407df0:	bl	4024b0 <errx@plt>
  407df4:	ldp	x29, x30, [sp], #48
  407df8:	ret
  407dfc:	stp	x29, x30, [sp, #-48]!
  407e00:	mov	x29, sp
  407e04:	str	x0, [sp, #24]
  407e08:	str	x1, [sp, #16]
  407e0c:	str	xzr, [sp, #32]
  407e10:	bl	402510 <__errno_location@plt>
  407e14:	str	wzr, [x0]
  407e18:	ldr	x0, [sp, #24]
  407e1c:	cmp	x0, #0x0
  407e20:	b.eq	407e90 <tigetstr@plt+0x58e0>  // b.none
  407e24:	ldr	x0, [sp, #24]
  407e28:	ldrsb	w0, [x0]
  407e2c:	cmp	w0, #0x0
  407e30:	b.eq	407e90 <tigetstr@plt+0x58e0>  // b.none
  407e34:	add	x0, sp, #0x20
  407e38:	mov	w2, #0xa                   	// #10
  407e3c:	mov	x1, x0
  407e40:	ldr	x0, [sp, #24]
  407e44:	bl	401fa0 <strtoul@plt>
  407e48:	str	x0, [sp, #40]
  407e4c:	bl	402510 <__errno_location@plt>
  407e50:	ldr	w0, [x0]
  407e54:	cmp	w0, #0x0
  407e58:	b.ne	407e98 <tigetstr@plt+0x58e8>  // b.any
  407e5c:	ldr	x0, [sp, #32]
  407e60:	ldr	x1, [sp, #24]
  407e64:	cmp	x1, x0
  407e68:	b.eq	407e98 <tigetstr@plt+0x58e8>  // b.none
  407e6c:	ldr	x0, [sp, #32]
  407e70:	cmp	x0, #0x0
  407e74:	b.eq	407e88 <tigetstr@plt+0x58d8>  // b.none
  407e78:	ldr	x0, [sp, #32]
  407e7c:	ldrsb	w0, [x0]
  407e80:	cmp	w0, #0x0
  407e84:	b.ne	407e98 <tigetstr@plt+0x58e8>  // b.any
  407e88:	ldr	x0, [sp, #40]
  407e8c:	b	407ef4 <tigetstr@plt+0x5944>
  407e90:	nop
  407e94:	b	407e9c <tigetstr@plt+0x58ec>
  407e98:	nop
  407e9c:	bl	402510 <__errno_location@plt>
  407ea0:	ldr	w0, [x0]
  407ea4:	cmp	w0, #0x22
  407ea8:	b.ne	407ed0 <tigetstr@plt+0x5920>  // b.any
  407eac:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407eb0:	add	x0, x0, #0x458
  407eb4:	ldr	w4, [x0]
  407eb8:	ldr	x3, [sp, #24]
  407ebc:	ldr	x2, [sp, #16]
  407ec0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407ec4:	add	x1, x0, #0x108
  407ec8:	mov	w0, w4
  407ecc:	bl	402570 <err@plt>
  407ed0:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407ed4:	add	x0, x0, #0x458
  407ed8:	ldr	w4, [x0]
  407edc:	ldr	x3, [sp, #24]
  407ee0:	ldr	x2, [sp, #16]
  407ee4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407ee8:	add	x1, x0, #0x108
  407eec:	mov	w0, w4
  407ef0:	bl	4024b0 <errx@plt>
  407ef4:	ldp	x29, x30, [sp], #48
  407ef8:	ret
  407efc:	stp	x29, x30, [sp, #-48]!
  407f00:	mov	x29, sp
  407f04:	str	x0, [sp, #24]
  407f08:	str	x1, [sp, #16]
  407f0c:	add	x0, sp, #0x28
  407f10:	mov	x1, x0
  407f14:	ldr	x0, [sp, #24]
  407f18:	bl	407338 <tigetstr@plt+0x4d88>
  407f1c:	cmp	w0, #0x0
  407f20:	b.ne	407f2c <tigetstr@plt+0x597c>  // b.any
  407f24:	ldr	x0, [sp, #40]
  407f28:	b	407f84 <tigetstr@plt+0x59d4>
  407f2c:	bl	402510 <__errno_location@plt>
  407f30:	ldr	w0, [x0]
  407f34:	cmp	w0, #0x0
  407f38:	b.eq	407f60 <tigetstr@plt+0x59b0>  // b.none
  407f3c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407f40:	add	x0, x0, #0x458
  407f44:	ldr	w4, [x0]
  407f48:	ldr	x3, [sp, #24]
  407f4c:	ldr	x2, [sp, #16]
  407f50:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407f54:	add	x1, x0, #0x108
  407f58:	mov	w0, w4
  407f5c:	bl	402570 <err@plt>
  407f60:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  407f64:	add	x0, x0, #0x458
  407f68:	ldr	w4, [x0]
  407f6c:	ldr	x3, [sp, #24]
  407f70:	ldr	x2, [sp, #16]
  407f74:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  407f78:	add	x1, x0, #0x108
  407f7c:	mov	w0, w4
  407f80:	bl	4024b0 <errx@plt>
  407f84:	ldp	x29, x30, [sp], #48
  407f88:	ret
  407f8c:	stp	x29, x30, [sp, #-64]!
  407f90:	mov	x29, sp
  407f94:	str	x0, [sp, #40]
  407f98:	str	x1, [sp, #32]
  407f9c:	str	x2, [sp, #24]
  407fa0:	ldr	x1, [sp, #24]
  407fa4:	ldr	x0, [sp, #40]
  407fa8:	bl	407c00 <tigetstr@plt+0x5650>
  407fac:	str	d0, [sp, #56]
  407fb0:	ldr	d0, [sp, #56]
  407fb4:	fcvtzs	d0, d0
  407fb8:	ldr	x0, [sp, #32]
  407fbc:	str	d0, [x0]
  407fc0:	ldr	x0, [sp, #32]
  407fc4:	ldr	d0, [x0]
  407fc8:	scvtf	d0, d0
  407fcc:	ldr	d1, [sp, #56]
  407fd0:	fsub	d0, d1, d0
  407fd4:	mov	x0, #0x848000000000        	// #145685290680320
  407fd8:	movk	x0, #0x412e, lsl #48
  407fdc:	fmov	d1, x0
  407fe0:	fmul	d0, d0, d1
  407fe4:	fcvtzs	d0, d0
  407fe8:	ldr	x0, [sp, #32]
  407fec:	str	d0, [x0, #8]
  407ff0:	nop
  407ff4:	ldp	x29, x30, [sp], #64
  407ff8:	ret
  407ffc:	sub	sp, sp, #0x20
  408000:	str	w0, [sp, #12]
  408004:	str	x1, [sp]
  408008:	strh	wzr, [sp, #30]
  40800c:	ldr	w0, [sp, #12]
  408010:	and	w0, w0, #0xf000
  408014:	cmp	w0, #0x4, lsl #12
  408018:	b.ne	408040 <tigetstr@plt+0x5a90>  // b.any
  40801c:	ldrh	w0, [sp, #30]
  408020:	add	w1, w0, #0x1
  408024:	strh	w1, [sp, #30]
  408028:	and	x0, x0, #0xffff
  40802c:	ldr	x1, [sp]
  408030:	add	x0, x1, x0
  408034:	mov	w1, #0x64                  	// #100
  408038:	strb	w1, [x0]
  40803c:	b	408174 <tigetstr@plt+0x5bc4>
  408040:	ldr	w0, [sp, #12]
  408044:	and	w0, w0, #0xf000
  408048:	cmp	w0, #0xa, lsl #12
  40804c:	b.ne	408074 <tigetstr@plt+0x5ac4>  // b.any
  408050:	ldrh	w0, [sp, #30]
  408054:	add	w1, w0, #0x1
  408058:	strh	w1, [sp, #30]
  40805c:	and	x0, x0, #0xffff
  408060:	ldr	x1, [sp]
  408064:	add	x0, x1, x0
  408068:	mov	w1, #0x6c                  	// #108
  40806c:	strb	w1, [x0]
  408070:	b	408174 <tigetstr@plt+0x5bc4>
  408074:	ldr	w0, [sp, #12]
  408078:	and	w0, w0, #0xf000
  40807c:	cmp	w0, #0x2, lsl #12
  408080:	b.ne	4080a8 <tigetstr@plt+0x5af8>  // b.any
  408084:	ldrh	w0, [sp, #30]
  408088:	add	w1, w0, #0x1
  40808c:	strh	w1, [sp, #30]
  408090:	and	x0, x0, #0xffff
  408094:	ldr	x1, [sp]
  408098:	add	x0, x1, x0
  40809c:	mov	w1, #0x63                  	// #99
  4080a0:	strb	w1, [x0]
  4080a4:	b	408174 <tigetstr@plt+0x5bc4>
  4080a8:	ldr	w0, [sp, #12]
  4080ac:	and	w0, w0, #0xf000
  4080b0:	cmp	w0, #0x6, lsl #12
  4080b4:	b.ne	4080dc <tigetstr@plt+0x5b2c>  // b.any
  4080b8:	ldrh	w0, [sp, #30]
  4080bc:	add	w1, w0, #0x1
  4080c0:	strh	w1, [sp, #30]
  4080c4:	and	x0, x0, #0xffff
  4080c8:	ldr	x1, [sp]
  4080cc:	add	x0, x1, x0
  4080d0:	mov	w1, #0x62                  	// #98
  4080d4:	strb	w1, [x0]
  4080d8:	b	408174 <tigetstr@plt+0x5bc4>
  4080dc:	ldr	w0, [sp, #12]
  4080e0:	and	w0, w0, #0xf000
  4080e4:	cmp	w0, #0xc, lsl #12
  4080e8:	b.ne	408110 <tigetstr@plt+0x5b60>  // b.any
  4080ec:	ldrh	w0, [sp, #30]
  4080f0:	add	w1, w0, #0x1
  4080f4:	strh	w1, [sp, #30]
  4080f8:	and	x0, x0, #0xffff
  4080fc:	ldr	x1, [sp]
  408100:	add	x0, x1, x0
  408104:	mov	w1, #0x73                  	// #115
  408108:	strb	w1, [x0]
  40810c:	b	408174 <tigetstr@plt+0x5bc4>
  408110:	ldr	w0, [sp, #12]
  408114:	and	w0, w0, #0xf000
  408118:	cmp	w0, #0x1, lsl #12
  40811c:	b.ne	408144 <tigetstr@plt+0x5b94>  // b.any
  408120:	ldrh	w0, [sp, #30]
  408124:	add	w1, w0, #0x1
  408128:	strh	w1, [sp, #30]
  40812c:	and	x0, x0, #0xffff
  408130:	ldr	x1, [sp]
  408134:	add	x0, x1, x0
  408138:	mov	w1, #0x70                  	// #112
  40813c:	strb	w1, [x0]
  408140:	b	408174 <tigetstr@plt+0x5bc4>
  408144:	ldr	w0, [sp, #12]
  408148:	and	w0, w0, #0xf000
  40814c:	cmp	w0, #0x8, lsl #12
  408150:	b.ne	408174 <tigetstr@plt+0x5bc4>  // b.any
  408154:	ldrh	w0, [sp, #30]
  408158:	add	w1, w0, #0x1
  40815c:	strh	w1, [sp, #30]
  408160:	and	x0, x0, #0xffff
  408164:	ldr	x1, [sp]
  408168:	add	x0, x1, x0
  40816c:	mov	w1, #0x2d                  	// #45
  408170:	strb	w1, [x0]
  408174:	ldr	w0, [sp, #12]
  408178:	and	w0, w0, #0x100
  40817c:	cmp	w0, #0x0
  408180:	b.eq	40818c <tigetstr@plt+0x5bdc>  // b.none
  408184:	mov	w0, #0x72                  	// #114
  408188:	b	408190 <tigetstr@plt+0x5be0>
  40818c:	mov	w0, #0x2d                  	// #45
  408190:	ldrh	w1, [sp, #30]
  408194:	add	w2, w1, #0x1
  408198:	strh	w2, [sp, #30]
  40819c:	and	x1, x1, #0xffff
  4081a0:	ldr	x2, [sp]
  4081a4:	add	x1, x2, x1
  4081a8:	strb	w0, [x1]
  4081ac:	ldr	w0, [sp, #12]
  4081b0:	and	w0, w0, #0x80
  4081b4:	cmp	w0, #0x0
  4081b8:	b.eq	4081c4 <tigetstr@plt+0x5c14>  // b.none
  4081bc:	mov	w0, #0x77                  	// #119
  4081c0:	b	4081c8 <tigetstr@plt+0x5c18>
  4081c4:	mov	w0, #0x2d                  	// #45
  4081c8:	ldrh	w1, [sp, #30]
  4081cc:	add	w2, w1, #0x1
  4081d0:	strh	w2, [sp, #30]
  4081d4:	and	x1, x1, #0xffff
  4081d8:	ldr	x2, [sp]
  4081dc:	add	x1, x2, x1
  4081e0:	strb	w0, [x1]
  4081e4:	ldr	w0, [sp, #12]
  4081e8:	and	w0, w0, #0x800
  4081ec:	cmp	w0, #0x0
  4081f0:	b.eq	408214 <tigetstr@plt+0x5c64>  // b.none
  4081f4:	ldr	w0, [sp, #12]
  4081f8:	and	w0, w0, #0x40
  4081fc:	cmp	w0, #0x0
  408200:	b.eq	40820c <tigetstr@plt+0x5c5c>  // b.none
  408204:	mov	w0, #0x73                  	// #115
  408208:	b	408230 <tigetstr@plt+0x5c80>
  40820c:	mov	w0, #0x53                  	// #83
  408210:	b	408230 <tigetstr@plt+0x5c80>
  408214:	ldr	w0, [sp, #12]
  408218:	and	w0, w0, #0x40
  40821c:	cmp	w0, #0x0
  408220:	b.eq	40822c <tigetstr@plt+0x5c7c>  // b.none
  408224:	mov	w0, #0x78                  	// #120
  408228:	b	408230 <tigetstr@plt+0x5c80>
  40822c:	mov	w0, #0x2d                  	// #45
  408230:	ldrh	w1, [sp, #30]
  408234:	add	w2, w1, #0x1
  408238:	strh	w2, [sp, #30]
  40823c:	and	x1, x1, #0xffff
  408240:	ldr	x2, [sp]
  408244:	add	x1, x2, x1
  408248:	strb	w0, [x1]
  40824c:	ldr	w0, [sp, #12]
  408250:	and	w0, w0, #0x20
  408254:	cmp	w0, #0x0
  408258:	b.eq	408264 <tigetstr@plt+0x5cb4>  // b.none
  40825c:	mov	w0, #0x72                  	// #114
  408260:	b	408268 <tigetstr@plt+0x5cb8>
  408264:	mov	w0, #0x2d                  	// #45
  408268:	ldrh	w1, [sp, #30]
  40826c:	add	w2, w1, #0x1
  408270:	strh	w2, [sp, #30]
  408274:	and	x1, x1, #0xffff
  408278:	ldr	x2, [sp]
  40827c:	add	x1, x2, x1
  408280:	strb	w0, [x1]
  408284:	ldr	w0, [sp, #12]
  408288:	and	w0, w0, #0x10
  40828c:	cmp	w0, #0x0
  408290:	b.eq	40829c <tigetstr@plt+0x5cec>  // b.none
  408294:	mov	w0, #0x77                  	// #119
  408298:	b	4082a0 <tigetstr@plt+0x5cf0>
  40829c:	mov	w0, #0x2d                  	// #45
  4082a0:	ldrh	w1, [sp, #30]
  4082a4:	add	w2, w1, #0x1
  4082a8:	strh	w2, [sp, #30]
  4082ac:	and	x1, x1, #0xffff
  4082b0:	ldr	x2, [sp]
  4082b4:	add	x1, x2, x1
  4082b8:	strb	w0, [x1]
  4082bc:	ldr	w0, [sp, #12]
  4082c0:	and	w0, w0, #0x400
  4082c4:	cmp	w0, #0x0
  4082c8:	b.eq	4082ec <tigetstr@plt+0x5d3c>  // b.none
  4082cc:	ldr	w0, [sp, #12]
  4082d0:	and	w0, w0, #0x8
  4082d4:	cmp	w0, #0x0
  4082d8:	b.eq	4082e4 <tigetstr@plt+0x5d34>  // b.none
  4082dc:	mov	w0, #0x73                  	// #115
  4082e0:	b	408308 <tigetstr@plt+0x5d58>
  4082e4:	mov	w0, #0x53                  	// #83
  4082e8:	b	408308 <tigetstr@plt+0x5d58>
  4082ec:	ldr	w0, [sp, #12]
  4082f0:	and	w0, w0, #0x8
  4082f4:	cmp	w0, #0x0
  4082f8:	b.eq	408304 <tigetstr@plt+0x5d54>  // b.none
  4082fc:	mov	w0, #0x78                  	// #120
  408300:	b	408308 <tigetstr@plt+0x5d58>
  408304:	mov	w0, #0x2d                  	// #45
  408308:	ldrh	w1, [sp, #30]
  40830c:	add	w2, w1, #0x1
  408310:	strh	w2, [sp, #30]
  408314:	and	x1, x1, #0xffff
  408318:	ldr	x2, [sp]
  40831c:	add	x1, x2, x1
  408320:	strb	w0, [x1]
  408324:	ldr	w0, [sp, #12]
  408328:	and	w0, w0, #0x4
  40832c:	cmp	w0, #0x0
  408330:	b.eq	40833c <tigetstr@plt+0x5d8c>  // b.none
  408334:	mov	w0, #0x72                  	// #114
  408338:	b	408340 <tigetstr@plt+0x5d90>
  40833c:	mov	w0, #0x2d                  	// #45
  408340:	ldrh	w1, [sp, #30]
  408344:	add	w2, w1, #0x1
  408348:	strh	w2, [sp, #30]
  40834c:	and	x1, x1, #0xffff
  408350:	ldr	x2, [sp]
  408354:	add	x1, x2, x1
  408358:	strb	w0, [x1]
  40835c:	ldr	w0, [sp, #12]
  408360:	and	w0, w0, #0x2
  408364:	cmp	w0, #0x0
  408368:	b.eq	408374 <tigetstr@plt+0x5dc4>  // b.none
  40836c:	mov	w0, #0x77                  	// #119
  408370:	b	408378 <tigetstr@plt+0x5dc8>
  408374:	mov	w0, #0x2d                  	// #45
  408378:	ldrh	w1, [sp, #30]
  40837c:	add	w2, w1, #0x1
  408380:	strh	w2, [sp, #30]
  408384:	and	x1, x1, #0xffff
  408388:	ldr	x2, [sp]
  40838c:	add	x1, x2, x1
  408390:	strb	w0, [x1]
  408394:	ldr	w0, [sp, #12]
  408398:	and	w0, w0, #0x200
  40839c:	cmp	w0, #0x0
  4083a0:	b.eq	4083c4 <tigetstr@plt+0x5e14>  // b.none
  4083a4:	ldr	w0, [sp, #12]
  4083a8:	and	w0, w0, #0x1
  4083ac:	cmp	w0, #0x0
  4083b0:	b.eq	4083bc <tigetstr@plt+0x5e0c>  // b.none
  4083b4:	mov	w0, #0x74                  	// #116
  4083b8:	b	4083e0 <tigetstr@plt+0x5e30>
  4083bc:	mov	w0, #0x54                  	// #84
  4083c0:	b	4083e0 <tigetstr@plt+0x5e30>
  4083c4:	ldr	w0, [sp, #12]
  4083c8:	and	w0, w0, #0x1
  4083cc:	cmp	w0, #0x0
  4083d0:	b.eq	4083dc <tigetstr@plt+0x5e2c>  // b.none
  4083d4:	mov	w0, #0x78                  	// #120
  4083d8:	b	4083e0 <tigetstr@plt+0x5e30>
  4083dc:	mov	w0, #0x2d                  	// #45
  4083e0:	ldrh	w1, [sp, #30]
  4083e4:	add	w2, w1, #0x1
  4083e8:	strh	w2, [sp, #30]
  4083ec:	and	x1, x1, #0xffff
  4083f0:	ldr	x2, [sp]
  4083f4:	add	x1, x2, x1
  4083f8:	strb	w0, [x1]
  4083fc:	ldrh	w0, [sp, #30]
  408400:	ldr	x1, [sp]
  408404:	add	x0, x1, x0
  408408:	strb	wzr, [x0]
  40840c:	ldr	x0, [sp]
  408410:	add	sp, sp, #0x20
  408414:	ret
  408418:	sub	sp, sp, #0x20
  40841c:	str	x0, [sp, #8]
  408420:	mov	w0, #0xa                   	// #10
  408424:	str	w0, [sp, #28]
  408428:	b	408450 <tigetstr@plt+0x5ea0>
  40842c:	ldr	w0, [sp, #28]
  408430:	mov	x1, #0x1                   	// #1
  408434:	lsl	x0, x1, x0
  408438:	ldr	x1, [sp, #8]
  40843c:	cmp	x1, x0
  408440:	b.cc	408460 <tigetstr@plt+0x5eb0>  // b.lo, b.ul, b.last
  408444:	ldr	w0, [sp, #28]
  408448:	add	w0, w0, #0xa
  40844c:	str	w0, [sp, #28]
  408450:	ldr	w0, [sp, #28]
  408454:	cmp	w0, #0x3c
  408458:	b.le	40842c <tigetstr@plt+0x5e7c>
  40845c:	b	408464 <tigetstr@plt+0x5eb4>
  408460:	nop
  408464:	ldr	w0, [sp, #28]
  408468:	sub	w0, w0, #0xa
  40846c:	add	sp, sp, #0x20
  408470:	ret
  408474:	stp	x29, x30, [sp, #-128]!
  408478:	mov	x29, sp
  40847c:	str	w0, [sp, #28]
  408480:	str	x1, [sp, #16]
  408484:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  408488:	add	x0, x0, #0x118
  40848c:	str	x0, [sp, #88]
  408490:	add	x0, sp, #0x20
  408494:	str	x0, [sp, #104]
  408498:	ldr	w0, [sp, #28]
  40849c:	and	w0, w0, #0x2
  4084a0:	cmp	w0, #0x0
  4084a4:	b.eq	4084bc <tigetstr@plt+0x5f0c>  // b.none
  4084a8:	ldr	x0, [sp, #104]
  4084ac:	add	x1, x0, #0x1
  4084b0:	str	x1, [sp, #104]
  4084b4:	mov	w1, #0x20                  	// #32
  4084b8:	strb	w1, [x0]
  4084bc:	ldr	x0, [sp, #16]
  4084c0:	bl	408418 <tigetstr@plt+0x5e68>
  4084c4:	str	w0, [sp, #84]
  4084c8:	ldr	w0, [sp, #84]
  4084cc:	cmp	w0, #0x0
  4084d0:	b.eq	4084fc <tigetstr@plt+0x5f4c>  // b.none
  4084d4:	ldr	w0, [sp, #84]
  4084d8:	mov	w1, #0x6667                	// #26215
  4084dc:	movk	w1, #0x6666, lsl #16
  4084e0:	smull	x1, w0, w1
  4084e4:	lsr	x1, x1, #32
  4084e8:	asr	w1, w1, #2
  4084ec:	asr	w0, w0, #31
  4084f0:	sub	w0, w1, w0
  4084f4:	sxtw	x0, w0
  4084f8:	b	408500 <tigetstr@plt+0x5f50>
  4084fc:	mov	x0, #0x0                   	// #0
  408500:	ldr	x1, [sp, #88]
  408504:	add	x0, x1, x0
  408508:	ldrb	w0, [x0]
  40850c:	strb	w0, [sp, #83]
  408510:	ldr	w0, [sp, #84]
  408514:	cmp	w0, #0x0
  408518:	b.eq	40852c <tigetstr@plt+0x5f7c>  // b.none
  40851c:	ldr	w0, [sp, #84]
  408520:	ldr	x1, [sp, #16]
  408524:	lsr	x0, x1, x0
  408528:	b	408530 <tigetstr@plt+0x5f80>
  40852c:	ldr	x0, [sp, #16]
  408530:	str	w0, [sp, #124]
  408534:	ldr	w0, [sp, #84]
  408538:	cmp	w0, #0x0
  40853c:	b.eq	40855c <tigetstr@plt+0x5fac>  // b.none
  408540:	ldr	w0, [sp, #84]
  408544:	mov	x1, #0xffffffffffffffff    	// #-1
  408548:	lsl	x0, x1, x0
  40854c:	mvn	x1, x0
  408550:	ldr	x0, [sp, #16]
  408554:	and	x0, x1, x0
  408558:	b	408560 <tigetstr@plt+0x5fb0>
  40855c:	mov	x0, #0x0                   	// #0
  408560:	str	x0, [sp, #112]
  408564:	ldr	x0, [sp, #104]
  408568:	add	x1, x0, #0x1
  40856c:	str	x1, [sp, #104]
  408570:	ldrb	w1, [sp, #83]
  408574:	strb	w1, [x0]
  408578:	ldr	w0, [sp, #28]
  40857c:	and	w0, w0, #0x1
  408580:	cmp	w0, #0x0
  408584:	b.eq	4085bc <tigetstr@plt+0x600c>  // b.none
  408588:	ldrsb	w0, [sp, #83]
  40858c:	cmp	w0, #0x42
  408590:	b.eq	4085bc <tigetstr@plt+0x600c>  // b.none
  408594:	ldr	x0, [sp, #104]
  408598:	add	x1, x0, #0x1
  40859c:	str	x1, [sp, #104]
  4085a0:	mov	w1, #0x69                  	// #105
  4085a4:	strb	w1, [x0]
  4085a8:	ldr	x0, [sp, #104]
  4085ac:	add	x1, x0, #0x1
  4085b0:	str	x1, [sp, #104]
  4085b4:	mov	w1, #0x42                  	// #66
  4085b8:	strb	w1, [x0]
  4085bc:	ldr	x0, [sp, #104]
  4085c0:	strb	wzr, [x0]
  4085c4:	ldr	x0, [sp, #112]
  4085c8:	cmp	x0, #0x0
  4085cc:	b.eq	4086a4 <tigetstr@plt+0x60f4>  // b.none
  4085d0:	ldr	w0, [sp, #28]
  4085d4:	and	w0, w0, #0x4
  4085d8:	cmp	w0, #0x0
  4085dc:	b.eq	408654 <tigetstr@plt+0x60a4>  // b.none
  4085e0:	ldr	w0, [sp, #84]
  4085e4:	sub	w0, w0, #0xa
  4085e8:	ldr	x1, [sp, #112]
  4085ec:	lsr	x0, x1, x0
  4085f0:	add	x1, x0, #0x5
  4085f4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4085f8:	movk	x0, #0xcccd
  4085fc:	umulh	x0, x1, x0
  408600:	lsr	x0, x0, #3
  408604:	str	x0, [sp, #112]
  408608:	ldr	x2, [sp, #112]
  40860c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408610:	movk	x0, #0xcccd
  408614:	umulh	x0, x2, x0
  408618:	lsr	x1, x0, #3
  40861c:	mov	x0, x1
  408620:	lsl	x0, x0, #2
  408624:	add	x0, x0, x1
  408628:	lsl	x0, x0, #1
  40862c:	sub	x1, x2, x0
  408630:	cmp	x1, #0x0
  408634:	b.ne	4086a4 <tigetstr@plt+0x60f4>  // b.any
  408638:	ldr	x1, [sp, #112]
  40863c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408640:	movk	x0, #0xcccd
  408644:	umulh	x0, x1, x0
  408648:	lsr	x0, x0, #3
  40864c:	str	x0, [sp, #112]
  408650:	b	4086a4 <tigetstr@plt+0x60f4>
  408654:	ldr	w0, [sp, #84]
  408658:	sub	w0, w0, #0xa
  40865c:	ldr	x1, [sp, #112]
  408660:	lsr	x0, x1, x0
  408664:	add	x0, x0, #0x32
  408668:	lsr	x1, x0, #2
  40866c:	mov	x0, #0xf5c3                	// #62915
  408670:	movk	x0, #0x5c28, lsl #16
  408674:	movk	x0, #0xc28f, lsl #32
  408678:	movk	x0, #0x28f5, lsl #48
  40867c:	umulh	x0, x1, x0
  408680:	lsr	x0, x0, #2
  408684:	str	x0, [sp, #112]
  408688:	ldr	x0, [sp, #112]
  40868c:	cmp	x0, #0xa
  408690:	b.ne	4086a4 <tigetstr@plt+0x60f4>  // b.any
  408694:	ldr	w0, [sp, #124]
  408698:	add	w0, w0, #0x1
  40869c:	str	w0, [sp, #124]
  4086a0:	str	xzr, [sp, #112]
  4086a4:	ldr	x0, [sp, #112]
  4086a8:	cmp	x0, #0x0
  4086ac:	b.eq	408730 <tigetstr@plt+0x6180>  // b.none
  4086b0:	bl	402130 <localeconv@plt>
  4086b4:	str	x0, [sp, #72]
  4086b8:	ldr	x0, [sp, #72]
  4086bc:	cmp	x0, #0x0
  4086c0:	b.eq	4086d0 <tigetstr@plt+0x6120>  // b.none
  4086c4:	ldr	x0, [sp, #72]
  4086c8:	ldr	x0, [x0]
  4086cc:	b	4086d4 <tigetstr@plt+0x6124>
  4086d0:	mov	x0, #0x0                   	// #0
  4086d4:	str	x0, [sp, #96]
  4086d8:	ldr	x0, [sp, #96]
  4086dc:	cmp	x0, #0x0
  4086e0:	b.eq	4086f4 <tigetstr@plt+0x6144>  // b.none
  4086e4:	ldr	x0, [sp, #96]
  4086e8:	ldrsb	w0, [x0]
  4086ec:	cmp	w0, #0x0
  4086f0:	b.ne	408700 <tigetstr@plt+0x6150>  // b.any
  4086f4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4086f8:	add	x0, x0, #0x120
  4086fc:	str	x0, [sp, #96]
  408700:	add	x0, sp, #0x20
  408704:	add	x7, sp, #0x28
  408708:	mov	x6, x0
  40870c:	ldr	x5, [sp, #112]
  408710:	ldr	x4, [sp, #96]
  408714:	ldr	w3, [sp, #124]
  408718:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40871c:	add	x2, x0, #0x128
  408720:	mov	x1, #0x20                  	// #32
  408724:	mov	x0, x7
  408728:	bl	402120 <snprintf@plt>
  40872c:	b	408754 <tigetstr@plt+0x61a4>
  408730:	add	x0, sp, #0x20
  408734:	add	x5, sp, #0x28
  408738:	mov	x4, x0
  40873c:	ldr	w3, [sp, #124]
  408740:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  408744:	add	x2, x0, #0x138
  408748:	mov	x1, #0x20                  	// #32
  40874c:	mov	x0, x5
  408750:	bl	402120 <snprintf@plt>
  408754:	add	x0, sp, #0x28
  408758:	bl	4022a0 <strdup@plt>
  40875c:	ldp	x29, x30, [sp], #128
  408760:	ret
  408764:	stp	x29, x30, [sp, #-96]!
  408768:	mov	x29, sp
  40876c:	str	x0, [sp, #40]
  408770:	str	x1, [sp, #32]
  408774:	str	x2, [sp, #24]
  408778:	str	x3, [sp, #16]
  40877c:	str	xzr, [sp, #88]
  408780:	str	xzr, [sp, #72]
  408784:	ldr	x0, [sp, #40]
  408788:	cmp	x0, #0x0
  40878c:	b.eq	4087c4 <tigetstr@plt+0x6214>  // b.none
  408790:	ldr	x0, [sp, #40]
  408794:	ldrsb	w0, [x0]
  408798:	cmp	w0, #0x0
  40879c:	b.eq	4087c4 <tigetstr@plt+0x6214>  // b.none
  4087a0:	ldr	x0, [sp, #32]
  4087a4:	cmp	x0, #0x0
  4087a8:	b.eq	4087c4 <tigetstr@plt+0x6214>  // b.none
  4087ac:	ldr	x0, [sp, #24]
  4087b0:	cmp	x0, #0x0
  4087b4:	b.eq	4087c4 <tigetstr@plt+0x6214>  // b.none
  4087b8:	ldr	x0, [sp, #16]
  4087bc:	cmp	x0, #0x0
  4087c0:	b.ne	4087cc <tigetstr@plt+0x621c>  // b.any
  4087c4:	mov	w0, #0xffffffff            	// #-1
  4087c8:	b	408920 <tigetstr@plt+0x6370>
  4087cc:	ldr	x0, [sp, #40]
  4087d0:	str	x0, [sp, #80]
  4087d4:	b	4088f8 <tigetstr@plt+0x6348>
  4087d8:	str	xzr, [sp, #64]
  4087dc:	ldr	x1, [sp, #72]
  4087e0:	ldr	x0, [sp, #24]
  4087e4:	cmp	x1, x0
  4087e8:	b.cc	4087f4 <tigetstr@plt+0x6244>  // b.lo, b.ul, b.last
  4087ec:	mov	w0, #0xfffffffe            	// #-2
  4087f0:	b	408920 <tigetstr@plt+0x6370>
  4087f4:	ldr	x0, [sp, #88]
  4087f8:	cmp	x0, #0x0
  4087fc:	b.ne	408808 <tigetstr@plt+0x6258>  // b.any
  408800:	ldr	x0, [sp, #80]
  408804:	str	x0, [sp, #88]
  408808:	ldr	x0, [sp, #80]
  40880c:	ldrsb	w0, [x0]
  408810:	cmp	w0, #0x2c
  408814:	b.ne	408820 <tigetstr@plt+0x6270>  // b.any
  408818:	ldr	x0, [sp, #80]
  40881c:	str	x0, [sp, #64]
  408820:	ldr	x0, [sp, #80]
  408824:	add	x0, x0, #0x1
  408828:	ldrsb	w0, [x0]
  40882c:	cmp	w0, #0x0
  408830:	b.ne	408840 <tigetstr@plt+0x6290>  // b.any
  408834:	ldr	x0, [sp, #80]
  408838:	add	x0, x0, #0x1
  40883c:	str	x0, [sp, #64]
  408840:	ldr	x0, [sp, #88]
  408844:	cmp	x0, #0x0
  408848:	b.eq	4088e8 <tigetstr@plt+0x6338>  // b.none
  40884c:	ldr	x0, [sp, #64]
  408850:	cmp	x0, #0x0
  408854:	b.eq	4088e8 <tigetstr@plt+0x6338>  // b.none
  408858:	ldr	x1, [sp, #64]
  40885c:	ldr	x0, [sp, #88]
  408860:	cmp	x1, x0
  408864:	b.hi	408870 <tigetstr@plt+0x62c0>  // b.pmore
  408868:	mov	w0, #0xffffffff            	// #-1
  40886c:	b	408920 <tigetstr@plt+0x6370>
  408870:	ldr	x1, [sp, #64]
  408874:	ldr	x0, [sp, #88]
  408878:	sub	x0, x1, x0
  40887c:	ldr	x2, [sp, #16]
  408880:	mov	x1, x0
  408884:	ldr	x0, [sp, #88]
  408888:	blr	x2
  40888c:	str	w0, [sp, #60]
  408890:	ldr	w0, [sp, #60]
  408894:	cmn	w0, #0x1
  408898:	b.ne	4088a4 <tigetstr@plt+0x62f4>  // b.any
  40889c:	mov	w0, #0xffffffff            	// #-1
  4088a0:	b	408920 <tigetstr@plt+0x6370>
  4088a4:	ldr	x0, [sp, #72]
  4088a8:	add	x1, x0, #0x1
  4088ac:	str	x1, [sp, #72]
  4088b0:	lsl	x0, x0, #2
  4088b4:	ldr	x1, [sp, #32]
  4088b8:	add	x0, x1, x0
  4088bc:	ldr	w1, [sp, #60]
  4088c0:	str	w1, [x0]
  4088c4:	str	xzr, [sp, #88]
  4088c8:	ldr	x0, [sp, #64]
  4088cc:	cmp	x0, #0x0
  4088d0:	b.eq	4088ec <tigetstr@plt+0x633c>  // b.none
  4088d4:	ldr	x0, [sp, #64]
  4088d8:	ldrsb	w0, [x0]
  4088dc:	cmp	w0, #0x0
  4088e0:	b.eq	408918 <tigetstr@plt+0x6368>  // b.none
  4088e4:	b	4088ec <tigetstr@plt+0x633c>
  4088e8:	nop
  4088ec:	ldr	x0, [sp, #80]
  4088f0:	add	x0, x0, #0x1
  4088f4:	str	x0, [sp, #80]
  4088f8:	ldr	x0, [sp, #80]
  4088fc:	cmp	x0, #0x0
  408900:	b.eq	40891c <tigetstr@plt+0x636c>  // b.none
  408904:	ldr	x0, [sp, #80]
  408908:	ldrsb	w0, [x0]
  40890c:	cmp	w0, #0x0
  408910:	b.ne	4087d8 <tigetstr@plt+0x6228>  // b.any
  408914:	b	40891c <tigetstr@plt+0x636c>
  408918:	nop
  40891c:	ldr	x0, [sp, #72]
  408920:	ldp	x29, x30, [sp], #96
  408924:	ret
  408928:	stp	x29, x30, [sp, #-80]!
  40892c:	mov	x29, sp
  408930:	str	x0, [sp, #56]
  408934:	str	x1, [sp, #48]
  408938:	str	x2, [sp, #40]
  40893c:	str	x3, [sp, #32]
  408940:	str	x4, [sp, #24]
  408944:	ldr	x0, [sp, #56]
  408948:	cmp	x0, #0x0
  40894c:	b.eq	408980 <tigetstr@plt+0x63d0>  // b.none
  408950:	ldr	x0, [sp, #56]
  408954:	ldrsb	w0, [x0]
  408958:	cmp	w0, #0x0
  40895c:	b.eq	408980 <tigetstr@plt+0x63d0>  // b.none
  408960:	ldr	x0, [sp, #32]
  408964:	cmp	x0, #0x0
  408968:	b.eq	408980 <tigetstr@plt+0x63d0>  // b.none
  40896c:	ldr	x0, [sp, #32]
  408970:	ldr	x0, [x0]
  408974:	ldr	x1, [sp, #40]
  408978:	cmp	x1, x0
  40897c:	b.cs	408988 <tigetstr@plt+0x63d8>  // b.hs, b.nlast
  408980:	mov	w0, #0xffffffff            	// #-1
  408984:	b	408a1c <tigetstr@plt+0x646c>
  408988:	ldr	x0, [sp, #56]
  40898c:	ldrsb	w0, [x0]
  408990:	cmp	w0, #0x2b
  408994:	b.ne	4089a8 <tigetstr@plt+0x63f8>  // b.any
  408998:	ldr	x0, [sp, #56]
  40899c:	add	x0, x0, #0x1
  4089a0:	str	x0, [sp, #72]
  4089a4:	b	4089b8 <tigetstr@plt+0x6408>
  4089a8:	ldr	x0, [sp, #56]
  4089ac:	str	x0, [sp, #72]
  4089b0:	ldr	x0, [sp, #32]
  4089b4:	str	xzr, [x0]
  4089b8:	ldr	x0, [sp, #32]
  4089bc:	ldr	x0, [x0]
  4089c0:	lsl	x0, x0, #2
  4089c4:	ldr	x1, [sp, #48]
  4089c8:	add	x4, x1, x0
  4089cc:	ldr	x0, [sp, #32]
  4089d0:	ldr	x0, [x0]
  4089d4:	ldr	x1, [sp, #40]
  4089d8:	sub	x0, x1, x0
  4089dc:	ldr	x3, [sp, #24]
  4089e0:	mov	x2, x0
  4089e4:	mov	x1, x4
  4089e8:	ldr	x0, [sp, #72]
  4089ec:	bl	408764 <tigetstr@plt+0x61b4>
  4089f0:	str	w0, [sp, #68]
  4089f4:	ldr	w0, [sp, #68]
  4089f8:	cmp	w0, #0x0
  4089fc:	b.le	408a18 <tigetstr@plt+0x6468>
  408a00:	ldr	x0, [sp, #32]
  408a04:	ldr	x1, [x0]
  408a08:	ldrsw	x0, [sp, #68]
  408a0c:	add	x1, x1, x0
  408a10:	ldr	x0, [sp, #32]
  408a14:	str	x1, [x0]
  408a18:	ldr	w0, [sp, #68]
  408a1c:	ldp	x29, x30, [sp], #80
  408a20:	ret
  408a24:	stp	x29, x30, [sp, #-80]!
  408a28:	mov	x29, sp
  408a2c:	str	x0, [sp, #40]
  408a30:	str	x1, [sp, #32]
  408a34:	str	x2, [sp, #24]
  408a38:	str	xzr, [sp, #72]
  408a3c:	ldr	x0, [sp, #40]
  408a40:	cmp	x0, #0x0
  408a44:	b.eq	408a60 <tigetstr@plt+0x64b0>  // b.none
  408a48:	ldr	x0, [sp, #24]
  408a4c:	cmp	x0, #0x0
  408a50:	b.eq	408a60 <tigetstr@plt+0x64b0>  // b.none
  408a54:	ldr	x0, [sp, #32]
  408a58:	cmp	x0, #0x0
  408a5c:	b.ne	408a68 <tigetstr@plt+0x64b8>  // b.any
  408a60:	mov	w0, #0xffffffea            	// #-22
  408a64:	b	408be4 <tigetstr@plt+0x6634>
  408a68:	ldr	x0, [sp, #40]
  408a6c:	str	x0, [sp, #64]
  408a70:	b	408bbc <tigetstr@plt+0x660c>
  408a74:	str	xzr, [sp, #56]
  408a78:	ldr	x0, [sp, #72]
  408a7c:	cmp	x0, #0x0
  408a80:	b.ne	408a8c <tigetstr@plt+0x64dc>  // b.any
  408a84:	ldr	x0, [sp, #64]
  408a88:	str	x0, [sp, #72]
  408a8c:	ldr	x0, [sp, #64]
  408a90:	ldrsb	w0, [x0]
  408a94:	cmp	w0, #0x2c
  408a98:	b.ne	408aa4 <tigetstr@plt+0x64f4>  // b.any
  408a9c:	ldr	x0, [sp, #64]
  408aa0:	str	x0, [sp, #56]
  408aa4:	ldr	x0, [sp, #64]
  408aa8:	add	x0, x0, #0x1
  408aac:	ldrsb	w0, [x0]
  408ab0:	cmp	w0, #0x0
  408ab4:	b.ne	408ac4 <tigetstr@plt+0x6514>  // b.any
  408ab8:	ldr	x0, [sp, #64]
  408abc:	add	x0, x0, #0x1
  408ac0:	str	x0, [sp, #56]
  408ac4:	ldr	x0, [sp, #72]
  408ac8:	cmp	x0, #0x0
  408acc:	b.eq	408bac <tigetstr@plt+0x65fc>  // b.none
  408ad0:	ldr	x0, [sp, #56]
  408ad4:	cmp	x0, #0x0
  408ad8:	b.eq	408bac <tigetstr@plt+0x65fc>  // b.none
  408adc:	ldr	x1, [sp, #56]
  408ae0:	ldr	x0, [sp, #72]
  408ae4:	cmp	x1, x0
  408ae8:	b.hi	408af4 <tigetstr@plt+0x6544>  // b.pmore
  408aec:	mov	w0, #0xffffffff            	// #-1
  408af0:	b	408be4 <tigetstr@plt+0x6634>
  408af4:	ldr	x1, [sp, #56]
  408af8:	ldr	x0, [sp, #72]
  408afc:	sub	x0, x1, x0
  408b00:	ldr	x2, [sp, #24]
  408b04:	mov	x1, x0
  408b08:	ldr	x0, [sp, #72]
  408b0c:	blr	x2
  408b10:	str	w0, [sp, #52]
  408b14:	ldr	w0, [sp, #52]
  408b18:	cmp	w0, #0x0
  408b1c:	b.ge	408b28 <tigetstr@plt+0x6578>  // b.tcont
  408b20:	ldr	w0, [sp, #52]
  408b24:	b	408be4 <tigetstr@plt+0x6634>
  408b28:	ldr	w0, [sp, #52]
  408b2c:	add	w1, w0, #0x7
  408b30:	cmp	w0, #0x0
  408b34:	csel	w0, w1, w0, lt  // lt = tstop
  408b38:	asr	w0, w0, #3
  408b3c:	mov	w3, w0
  408b40:	sxtw	x0, w3
  408b44:	ldr	x1, [sp, #32]
  408b48:	add	x0, x1, x0
  408b4c:	ldrsb	w2, [x0]
  408b50:	ldr	w0, [sp, #52]
  408b54:	negs	w1, w0
  408b58:	and	w0, w0, #0x7
  408b5c:	and	w1, w1, #0x7
  408b60:	csneg	w0, w0, w1, mi  // mi = first
  408b64:	mov	w1, #0x1                   	// #1
  408b68:	lsl	w0, w1, w0
  408b6c:	sxtb	w1, w0
  408b70:	sxtw	x0, w3
  408b74:	ldr	x3, [sp, #32]
  408b78:	add	x0, x3, x0
  408b7c:	orr	w1, w2, w1
  408b80:	sxtb	w1, w1
  408b84:	strb	w1, [x0]
  408b88:	str	xzr, [sp, #72]
  408b8c:	ldr	x0, [sp, #56]
  408b90:	cmp	x0, #0x0
  408b94:	b.eq	408bb0 <tigetstr@plt+0x6600>  // b.none
  408b98:	ldr	x0, [sp, #56]
  408b9c:	ldrsb	w0, [x0]
  408ba0:	cmp	w0, #0x0
  408ba4:	b.eq	408bdc <tigetstr@plt+0x662c>  // b.none
  408ba8:	b	408bb0 <tigetstr@plt+0x6600>
  408bac:	nop
  408bb0:	ldr	x0, [sp, #64]
  408bb4:	add	x0, x0, #0x1
  408bb8:	str	x0, [sp, #64]
  408bbc:	ldr	x0, [sp, #64]
  408bc0:	cmp	x0, #0x0
  408bc4:	b.eq	408be0 <tigetstr@plt+0x6630>  // b.none
  408bc8:	ldr	x0, [sp, #64]
  408bcc:	ldrsb	w0, [x0]
  408bd0:	cmp	w0, #0x0
  408bd4:	b.ne	408a74 <tigetstr@plt+0x64c4>  // b.any
  408bd8:	b	408be0 <tigetstr@plt+0x6630>
  408bdc:	nop
  408be0:	mov	w0, #0x0                   	// #0
  408be4:	ldp	x29, x30, [sp], #80
  408be8:	ret
  408bec:	stp	x29, x30, [sp, #-80]!
  408bf0:	mov	x29, sp
  408bf4:	str	x0, [sp, #40]
  408bf8:	str	x1, [sp, #32]
  408bfc:	str	x2, [sp, #24]
  408c00:	str	xzr, [sp, #72]
  408c04:	ldr	x0, [sp, #40]
  408c08:	cmp	x0, #0x0
  408c0c:	b.eq	408c28 <tigetstr@plt+0x6678>  // b.none
  408c10:	ldr	x0, [sp, #24]
  408c14:	cmp	x0, #0x0
  408c18:	b.eq	408c28 <tigetstr@plt+0x6678>  // b.none
  408c1c:	ldr	x0, [sp, #32]
  408c20:	cmp	x0, #0x0
  408c24:	b.ne	408c30 <tigetstr@plt+0x6680>  // b.any
  408c28:	mov	w0, #0xffffffea            	// #-22
  408c2c:	b	408d64 <tigetstr@plt+0x67b4>
  408c30:	ldr	x0, [sp, #40]
  408c34:	str	x0, [sp, #64]
  408c38:	b	408d3c <tigetstr@plt+0x678c>
  408c3c:	str	xzr, [sp, #56]
  408c40:	ldr	x0, [sp, #72]
  408c44:	cmp	x0, #0x0
  408c48:	b.ne	408c54 <tigetstr@plt+0x66a4>  // b.any
  408c4c:	ldr	x0, [sp, #64]
  408c50:	str	x0, [sp, #72]
  408c54:	ldr	x0, [sp, #64]
  408c58:	ldrsb	w0, [x0]
  408c5c:	cmp	w0, #0x2c
  408c60:	b.ne	408c6c <tigetstr@plt+0x66bc>  // b.any
  408c64:	ldr	x0, [sp, #64]
  408c68:	str	x0, [sp, #56]
  408c6c:	ldr	x0, [sp, #64]
  408c70:	add	x0, x0, #0x1
  408c74:	ldrsb	w0, [x0]
  408c78:	cmp	w0, #0x0
  408c7c:	b.ne	408c8c <tigetstr@plt+0x66dc>  // b.any
  408c80:	ldr	x0, [sp, #64]
  408c84:	add	x0, x0, #0x1
  408c88:	str	x0, [sp, #56]
  408c8c:	ldr	x0, [sp, #72]
  408c90:	cmp	x0, #0x0
  408c94:	b.eq	408d2c <tigetstr@plt+0x677c>  // b.none
  408c98:	ldr	x0, [sp, #56]
  408c9c:	cmp	x0, #0x0
  408ca0:	b.eq	408d2c <tigetstr@plt+0x677c>  // b.none
  408ca4:	ldr	x1, [sp, #56]
  408ca8:	ldr	x0, [sp, #72]
  408cac:	cmp	x1, x0
  408cb0:	b.hi	408cbc <tigetstr@plt+0x670c>  // b.pmore
  408cb4:	mov	w0, #0xffffffff            	// #-1
  408cb8:	b	408d64 <tigetstr@plt+0x67b4>
  408cbc:	ldr	x1, [sp, #56]
  408cc0:	ldr	x0, [sp, #72]
  408cc4:	sub	x0, x1, x0
  408cc8:	ldr	x2, [sp, #24]
  408ccc:	mov	x1, x0
  408cd0:	ldr	x0, [sp, #72]
  408cd4:	blr	x2
  408cd8:	str	x0, [sp, #48]
  408cdc:	ldr	x0, [sp, #48]
  408ce0:	cmp	x0, #0x0
  408ce4:	b.ge	408cf0 <tigetstr@plt+0x6740>  // b.tcont
  408ce8:	ldr	x0, [sp, #48]
  408cec:	b	408d64 <tigetstr@plt+0x67b4>
  408cf0:	ldr	x0, [sp, #32]
  408cf4:	ldr	x1, [x0]
  408cf8:	ldr	x0, [sp, #48]
  408cfc:	orr	x1, x1, x0
  408d00:	ldr	x0, [sp, #32]
  408d04:	str	x1, [x0]
  408d08:	str	xzr, [sp, #72]
  408d0c:	ldr	x0, [sp, #56]
  408d10:	cmp	x0, #0x0
  408d14:	b.eq	408d30 <tigetstr@plt+0x6780>  // b.none
  408d18:	ldr	x0, [sp, #56]
  408d1c:	ldrsb	w0, [x0]
  408d20:	cmp	w0, #0x0
  408d24:	b.eq	408d5c <tigetstr@plt+0x67ac>  // b.none
  408d28:	b	408d30 <tigetstr@plt+0x6780>
  408d2c:	nop
  408d30:	ldr	x0, [sp, #64]
  408d34:	add	x0, x0, #0x1
  408d38:	str	x0, [sp, #64]
  408d3c:	ldr	x0, [sp, #64]
  408d40:	cmp	x0, #0x0
  408d44:	b.eq	408d60 <tigetstr@plt+0x67b0>  // b.none
  408d48:	ldr	x0, [sp, #64]
  408d4c:	ldrsb	w0, [x0]
  408d50:	cmp	w0, #0x0
  408d54:	b.ne	408c3c <tigetstr@plt+0x668c>  // b.any
  408d58:	b	408d60 <tigetstr@plt+0x67b0>
  408d5c:	nop
  408d60:	mov	w0, #0x0                   	// #0
  408d64:	ldp	x29, x30, [sp], #80
  408d68:	ret
  408d6c:	stp	x29, x30, [sp, #-64]!
  408d70:	mov	x29, sp
  408d74:	str	x0, [sp, #40]
  408d78:	str	x1, [sp, #32]
  408d7c:	str	x2, [sp, #24]
  408d80:	str	w3, [sp, #20]
  408d84:	str	xzr, [sp, #56]
  408d88:	ldr	x0, [sp, #40]
  408d8c:	cmp	x0, #0x0
  408d90:	b.ne	408d9c <tigetstr@plt+0x67ec>  // b.any
  408d94:	mov	w0, #0x0                   	// #0
  408d98:	b	408f78 <tigetstr@plt+0x69c8>
  408d9c:	ldr	x0, [sp, #32]
  408da0:	ldr	w1, [sp, #20]
  408da4:	str	w1, [x0]
  408da8:	ldr	x0, [sp, #32]
  408dac:	ldr	w1, [x0]
  408db0:	ldr	x0, [sp, #24]
  408db4:	str	w1, [x0]
  408db8:	bl	402510 <__errno_location@plt>
  408dbc:	str	wzr, [x0]
  408dc0:	ldr	x0, [sp, #40]
  408dc4:	ldrsb	w0, [x0]
  408dc8:	cmp	w0, #0x3a
  408dcc:	b.ne	408e40 <tigetstr@plt+0x6890>  // b.any
  408dd0:	ldr	x0, [sp, #40]
  408dd4:	add	x0, x0, #0x1
  408dd8:	str	x0, [sp, #40]
  408ddc:	add	x0, sp, #0x38
  408de0:	mov	w2, #0xa                   	// #10
  408de4:	mov	x1, x0
  408de8:	ldr	x0, [sp, #40]
  408dec:	bl	4023a0 <strtol@plt>
  408df0:	mov	w1, w0
  408df4:	ldr	x0, [sp, #24]
  408df8:	str	w1, [x0]
  408dfc:	bl	402510 <__errno_location@plt>
  408e00:	ldr	w0, [x0]
  408e04:	cmp	w0, #0x0
  408e08:	b.ne	408e38 <tigetstr@plt+0x6888>  // b.any
  408e0c:	ldr	x0, [sp, #56]
  408e10:	cmp	x0, #0x0
  408e14:	b.eq	408e38 <tigetstr@plt+0x6888>  // b.none
  408e18:	ldr	x0, [sp, #56]
  408e1c:	ldrsb	w0, [x0]
  408e20:	cmp	w0, #0x0
  408e24:	b.ne	408e38 <tigetstr@plt+0x6888>  // b.any
  408e28:	ldr	x0, [sp, #56]
  408e2c:	ldr	x1, [sp, #40]
  408e30:	cmp	x1, x0
  408e34:	b.ne	408f74 <tigetstr@plt+0x69c4>  // b.any
  408e38:	mov	w0, #0xffffffff            	// #-1
  408e3c:	b	408f78 <tigetstr@plt+0x69c8>
  408e40:	add	x0, sp, #0x38
  408e44:	mov	w2, #0xa                   	// #10
  408e48:	mov	x1, x0
  408e4c:	ldr	x0, [sp, #40]
  408e50:	bl	4023a0 <strtol@plt>
  408e54:	mov	w1, w0
  408e58:	ldr	x0, [sp, #32]
  408e5c:	str	w1, [x0]
  408e60:	ldr	x0, [sp, #32]
  408e64:	ldr	w1, [x0]
  408e68:	ldr	x0, [sp, #24]
  408e6c:	str	w1, [x0]
  408e70:	bl	402510 <__errno_location@plt>
  408e74:	ldr	w0, [x0]
  408e78:	cmp	w0, #0x0
  408e7c:	b.ne	408e9c <tigetstr@plt+0x68ec>  // b.any
  408e80:	ldr	x0, [sp, #56]
  408e84:	cmp	x0, #0x0
  408e88:	b.eq	408e9c <tigetstr@plt+0x68ec>  // b.none
  408e8c:	ldr	x0, [sp, #56]
  408e90:	ldr	x1, [sp, #40]
  408e94:	cmp	x1, x0
  408e98:	b.ne	408ea4 <tigetstr@plt+0x68f4>  // b.any
  408e9c:	mov	w0, #0xffffffff            	// #-1
  408ea0:	b	408f78 <tigetstr@plt+0x69c8>
  408ea4:	ldr	x0, [sp, #56]
  408ea8:	ldrsb	w0, [x0]
  408eac:	cmp	w0, #0x3a
  408eb0:	b.ne	408ed8 <tigetstr@plt+0x6928>  // b.any
  408eb4:	ldr	x0, [sp, #56]
  408eb8:	add	x0, x0, #0x1
  408ebc:	ldrsb	w0, [x0]
  408ec0:	cmp	w0, #0x0
  408ec4:	b.ne	408ed8 <tigetstr@plt+0x6928>  // b.any
  408ec8:	ldr	x0, [sp, #24]
  408ecc:	ldr	w1, [sp, #20]
  408ed0:	str	w1, [x0]
  408ed4:	b	408f74 <tigetstr@plt+0x69c4>
  408ed8:	ldr	x0, [sp, #56]
  408edc:	ldrsb	w0, [x0]
  408ee0:	cmp	w0, #0x2d
  408ee4:	b.eq	408ef8 <tigetstr@plt+0x6948>  // b.none
  408ee8:	ldr	x0, [sp, #56]
  408eec:	ldrsb	w0, [x0]
  408ef0:	cmp	w0, #0x3a
  408ef4:	b.ne	408f74 <tigetstr@plt+0x69c4>  // b.any
  408ef8:	ldr	x0, [sp, #56]
  408efc:	add	x0, x0, #0x1
  408f00:	str	x0, [sp, #40]
  408f04:	str	xzr, [sp, #56]
  408f08:	bl	402510 <__errno_location@plt>
  408f0c:	str	wzr, [x0]
  408f10:	add	x0, sp, #0x38
  408f14:	mov	w2, #0xa                   	// #10
  408f18:	mov	x1, x0
  408f1c:	ldr	x0, [sp, #40]
  408f20:	bl	4023a0 <strtol@plt>
  408f24:	mov	w1, w0
  408f28:	ldr	x0, [sp, #24]
  408f2c:	str	w1, [x0]
  408f30:	bl	402510 <__errno_location@plt>
  408f34:	ldr	w0, [x0]
  408f38:	cmp	w0, #0x0
  408f3c:	b.ne	408f6c <tigetstr@plt+0x69bc>  // b.any
  408f40:	ldr	x0, [sp, #56]
  408f44:	cmp	x0, #0x0
  408f48:	b.eq	408f6c <tigetstr@plt+0x69bc>  // b.none
  408f4c:	ldr	x0, [sp, #56]
  408f50:	ldrsb	w0, [x0]
  408f54:	cmp	w0, #0x0
  408f58:	b.ne	408f6c <tigetstr@plt+0x69bc>  // b.any
  408f5c:	ldr	x0, [sp, #56]
  408f60:	ldr	x1, [sp, #40]
  408f64:	cmp	x1, x0
  408f68:	b.ne	408f74 <tigetstr@plt+0x69c4>  // b.any
  408f6c:	mov	w0, #0xffffffff            	// #-1
  408f70:	b	408f78 <tigetstr@plt+0x69c8>
  408f74:	mov	w0, #0x0                   	// #0
  408f78:	ldp	x29, x30, [sp], #64
  408f7c:	ret
  408f80:	sub	sp, sp, #0x20
  408f84:	str	x0, [sp, #8]
  408f88:	str	x1, [sp]
  408f8c:	ldr	x0, [sp, #8]
  408f90:	str	x0, [sp, #24]
  408f94:	ldr	x0, [sp]
  408f98:	str	xzr, [x0]
  408f9c:	b	408fac <tigetstr@plt+0x69fc>
  408fa0:	ldr	x0, [sp, #24]
  408fa4:	add	x0, x0, #0x1
  408fa8:	str	x0, [sp, #24]
  408fac:	ldr	x0, [sp, #24]
  408fb0:	cmp	x0, #0x0
  408fb4:	b.eq	408fdc <tigetstr@plt+0x6a2c>  // b.none
  408fb8:	ldr	x0, [sp, #24]
  408fbc:	ldrsb	w0, [x0]
  408fc0:	cmp	w0, #0x2f
  408fc4:	b.ne	408fdc <tigetstr@plt+0x6a2c>  // b.any
  408fc8:	ldr	x0, [sp, #24]
  408fcc:	add	x0, x0, #0x1
  408fd0:	ldrsb	w0, [x0]
  408fd4:	cmp	w0, #0x2f
  408fd8:	b.eq	408fa0 <tigetstr@plt+0x69f0>  // b.none
  408fdc:	ldr	x0, [sp, #24]
  408fe0:	cmp	x0, #0x0
  408fe4:	b.eq	408ff8 <tigetstr@plt+0x6a48>  // b.none
  408fe8:	ldr	x0, [sp, #24]
  408fec:	ldrsb	w0, [x0]
  408ff0:	cmp	w0, #0x0
  408ff4:	b.ne	409000 <tigetstr@plt+0x6a50>  // b.any
  408ff8:	mov	x0, #0x0                   	// #0
  408ffc:	b	409060 <tigetstr@plt+0x6ab0>
  409000:	ldr	x0, [sp]
  409004:	mov	x1, #0x1                   	// #1
  409008:	str	x1, [x0]
  40900c:	ldr	x0, [sp, #24]
  409010:	add	x0, x0, #0x1
  409014:	str	x0, [sp, #16]
  409018:	b	40903c <tigetstr@plt+0x6a8c>
  40901c:	ldr	x0, [sp]
  409020:	ldr	x0, [x0]
  409024:	add	x1, x0, #0x1
  409028:	ldr	x0, [sp]
  40902c:	str	x1, [x0]
  409030:	ldr	x0, [sp, #16]
  409034:	add	x0, x0, #0x1
  409038:	str	x0, [sp, #16]
  40903c:	ldr	x0, [sp, #16]
  409040:	ldrsb	w0, [x0]
  409044:	cmp	w0, #0x0
  409048:	b.eq	40905c <tigetstr@plt+0x6aac>  // b.none
  40904c:	ldr	x0, [sp, #16]
  409050:	ldrsb	w0, [x0]
  409054:	cmp	w0, #0x2f
  409058:	b.ne	40901c <tigetstr@plt+0x6a6c>  // b.any
  40905c:	ldr	x0, [sp, #24]
  409060:	add	sp, sp, #0x20
  409064:	ret
  409068:	stp	x29, x30, [sp, #-64]!
  40906c:	mov	x29, sp
  409070:	str	x0, [sp, #24]
  409074:	str	x1, [sp, #16]
  409078:	b	409178 <tigetstr@plt+0x6bc8>
  40907c:	add	x0, sp, #0x28
  409080:	mov	x1, x0
  409084:	ldr	x0, [sp, #24]
  409088:	bl	408f80 <tigetstr@plt+0x69d0>
  40908c:	str	x0, [sp, #56]
  409090:	add	x0, sp, #0x20
  409094:	mov	x1, x0
  409098:	ldr	x0, [sp, #16]
  40909c:	bl	408f80 <tigetstr@plt+0x69d0>
  4090a0:	str	x0, [sp, #48]
  4090a4:	ldr	x1, [sp, #40]
  4090a8:	ldr	x0, [sp, #32]
  4090ac:	add	x0, x1, x0
  4090b0:	cmp	x0, #0x0
  4090b4:	b.ne	4090c0 <tigetstr@plt+0x6b10>  // b.any
  4090b8:	mov	w0, #0x1                   	// #1
  4090bc:	b	409194 <tigetstr@plt+0x6be4>
  4090c0:	ldr	x1, [sp, #40]
  4090c4:	ldr	x0, [sp, #32]
  4090c8:	add	x0, x1, x0
  4090cc:	cmp	x0, #0x1
  4090d0:	b.ne	409114 <tigetstr@plt+0x6b64>  // b.any
  4090d4:	ldr	x0, [sp, #56]
  4090d8:	cmp	x0, #0x0
  4090dc:	b.eq	4090f0 <tigetstr@plt+0x6b40>  // b.none
  4090e0:	ldr	x0, [sp, #56]
  4090e4:	ldrsb	w0, [x0]
  4090e8:	cmp	w0, #0x2f
  4090ec:	b.eq	40910c <tigetstr@plt+0x6b5c>  // b.none
  4090f0:	ldr	x0, [sp, #48]
  4090f4:	cmp	x0, #0x0
  4090f8:	b.eq	409114 <tigetstr@plt+0x6b64>  // b.none
  4090fc:	ldr	x0, [sp, #48]
  409100:	ldrsb	w0, [x0]
  409104:	cmp	w0, #0x2f
  409108:	b.ne	409114 <tigetstr@plt+0x6b64>  // b.any
  40910c:	mov	w0, #0x1                   	// #1
  409110:	b	409194 <tigetstr@plt+0x6be4>
  409114:	ldr	x0, [sp, #56]
  409118:	cmp	x0, #0x0
  40911c:	b.eq	409190 <tigetstr@plt+0x6be0>  // b.none
  409120:	ldr	x0, [sp, #48]
  409124:	cmp	x0, #0x0
  409128:	b.eq	409190 <tigetstr@plt+0x6be0>  // b.none
  40912c:	ldr	x1, [sp, #40]
  409130:	ldr	x0, [sp, #32]
  409134:	cmp	x1, x0
  409138:	b.ne	409190 <tigetstr@plt+0x6be0>  // b.any
  40913c:	ldr	x0, [sp, #40]
  409140:	mov	x2, x0
  409144:	ldr	x1, [sp, #48]
  409148:	ldr	x0, [sp, #56]
  40914c:	bl	4021e0 <strncmp@plt>
  409150:	cmp	w0, #0x0
  409154:	b.ne	409190 <tigetstr@plt+0x6be0>  // b.any
  409158:	ldr	x0, [sp, #40]
  40915c:	ldr	x1, [sp, #56]
  409160:	add	x0, x1, x0
  409164:	str	x0, [sp, #24]
  409168:	ldr	x0, [sp, #32]
  40916c:	ldr	x1, [sp, #48]
  409170:	add	x0, x1, x0
  409174:	str	x0, [sp, #16]
  409178:	ldr	x0, [sp, #24]
  40917c:	cmp	x0, #0x0
  409180:	b.eq	409190 <tigetstr@plt+0x6be0>  // b.none
  409184:	ldr	x0, [sp, #16]
  409188:	cmp	x0, #0x0
  40918c:	b.ne	40907c <tigetstr@plt+0x6acc>  // b.any
  409190:	mov	w0, #0x0                   	// #0
  409194:	ldp	x29, x30, [sp], #64
  409198:	ret
  40919c:	stp	x29, x30, [sp, #-64]!
  4091a0:	mov	x29, sp
  4091a4:	str	x0, [sp, #40]
  4091a8:	str	x1, [sp, #32]
  4091ac:	str	x2, [sp, #24]
  4091b0:	ldr	x0, [sp, #40]
  4091b4:	cmp	x0, #0x0
  4091b8:	b.ne	4091d8 <tigetstr@plt+0x6c28>  // b.any
  4091bc:	ldr	x0, [sp, #32]
  4091c0:	cmp	x0, #0x0
  4091c4:	b.ne	4091d8 <tigetstr@plt+0x6c28>  // b.any
  4091c8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4091cc:	add	x0, x0, #0x140
  4091d0:	bl	4022a0 <strdup@plt>
  4091d4:	b	4092fc <tigetstr@plt+0x6d4c>
  4091d8:	ldr	x0, [sp, #40]
  4091dc:	cmp	x0, #0x0
  4091e0:	b.ne	4091f4 <tigetstr@plt+0x6c44>  // b.any
  4091e4:	ldr	x1, [sp, #24]
  4091e8:	ldr	x0, [sp, #32]
  4091ec:	bl	402410 <strndup@plt>
  4091f0:	b	4092fc <tigetstr@plt+0x6d4c>
  4091f4:	ldr	x0, [sp, #32]
  4091f8:	cmp	x0, #0x0
  4091fc:	b.ne	40920c <tigetstr@plt+0x6c5c>  // b.any
  409200:	ldr	x0, [sp, #40]
  409204:	bl	4022a0 <strdup@plt>
  409208:	b	4092fc <tigetstr@plt+0x6d4c>
  40920c:	ldr	x0, [sp, #40]
  409210:	cmp	x0, #0x0
  409214:	b.ne	409238 <tigetstr@plt+0x6c88>  // b.any
  409218:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40921c:	add	x3, x0, #0x1a0
  409220:	mov	w2, #0x383                 	// #899
  409224:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409228:	add	x1, x0, #0x148
  40922c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409230:	add	x0, x0, #0x158
  409234:	bl	402500 <__assert_fail@plt>
  409238:	ldr	x0, [sp, #32]
  40923c:	cmp	x0, #0x0
  409240:	b.ne	409264 <tigetstr@plt+0x6cb4>  // b.any
  409244:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409248:	add	x3, x0, #0x1a0
  40924c:	mov	w2, #0x384                 	// #900
  409250:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409254:	add	x1, x0, #0x148
  409258:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40925c:	add	x0, x0, #0x160
  409260:	bl	402500 <__assert_fail@plt>
  409264:	ldr	x0, [sp, #40]
  409268:	bl	401fb0 <strlen@plt>
  40926c:	str	x0, [sp, #56]
  409270:	ldr	x0, [sp, #56]
  409274:	mvn	x0, x0
  409278:	ldr	x1, [sp, #24]
  40927c:	cmp	x1, x0
  409280:	b.ls	40928c <tigetstr@plt+0x6cdc>  // b.plast
  409284:	mov	x0, #0x0                   	// #0
  409288:	b	4092fc <tigetstr@plt+0x6d4c>
  40928c:	ldr	x1, [sp, #56]
  409290:	ldr	x0, [sp, #24]
  409294:	add	x0, x1, x0
  409298:	add	x0, x0, #0x1
  40929c:	bl	4021c0 <malloc@plt>
  4092a0:	str	x0, [sp, #48]
  4092a4:	ldr	x0, [sp, #48]
  4092a8:	cmp	x0, #0x0
  4092ac:	b.ne	4092b8 <tigetstr@plt+0x6d08>  // b.any
  4092b0:	mov	x0, #0x0                   	// #0
  4092b4:	b	4092fc <tigetstr@plt+0x6d4c>
  4092b8:	ldr	x2, [sp, #56]
  4092bc:	ldr	x1, [sp, #40]
  4092c0:	ldr	x0, [sp, #48]
  4092c4:	bl	401f80 <memcpy@plt>
  4092c8:	ldr	x1, [sp, #48]
  4092cc:	ldr	x0, [sp, #56]
  4092d0:	add	x0, x1, x0
  4092d4:	ldr	x2, [sp, #24]
  4092d8:	ldr	x1, [sp, #32]
  4092dc:	bl	401f80 <memcpy@plt>
  4092e0:	ldr	x1, [sp, #56]
  4092e4:	ldr	x0, [sp, #24]
  4092e8:	add	x0, x1, x0
  4092ec:	ldr	x1, [sp, #48]
  4092f0:	add	x0, x1, x0
  4092f4:	strb	wzr, [x0]
  4092f8:	ldr	x0, [sp, #48]
  4092fc:	ldp	x29, x30, [sp], #64
  409300:	ret
  409304:	stp	x29, x30, [sp, #-32]!
  409308:	mov	x29, sp
  40930c:	str	x0, [sp, #24]
  409310:	str	x1, [sp, #16]
  409314:	ldr	x0, [sp, #16]
  409318:	cmp	x0, #0x0
  40931c:	b.eq	40932c <tigetstr@plt+0x6d7c>  // b.none
  409320:	ldr	x0, [sp, #16]
  409324:	bl	401fb0 <strlen@plt>
  409328:	b	409330 <tigetstr@plt+0x6d80>
  40932c:	mov	x0, #0x0                   	// #0
  409330:	mov	x2, x0
  409334:	ldr	x1, [sp, #16]
  409338:	ldr	x0, [sp, #24]
  40933c:	bl	40919c <tigetstr@plt+0x6bec>
  409340:	ldp	x29, x30, [sp], #32
  409344:	ret
  409348:	stp	x29, x30, [sp, #-304]!
  40934c:	mov	x29, sp
  409350:	str	x0, [sp, #56]
  409354:	str	x1, [sp, #48]
  409358:	str	x2, [sp, #256]
  40935c:	str	x3, [sp, #264]
  409360:	str	x4, [sp, #272]
  409364:	str	x5, [sp, #280]
  409368:	str	x6, [sp, #288]
  40936c:	str	x7, [sp, #296]
  409370:	str	q0, [sp, #128]
  409374:	str	q1, [sp, #144]
  409378:	str	q2, [sp, #160]
  40937c:	str	q3, [sp, #176]
  409380:	str	q4, [sp, #192]
  409384:	str	q5, [sp, #208]
  409388:	str	q6, [sp, #224]
  40938c:	str	q7, [sp, #240]
  409390:	add	x0, sp, #0x130
  409394:	str	x0, [sp, #80]
  409398:	add	x0, sp, #0x130
  40939c:	str	x0, [sp, #88]
  4093a0:	add	x0, sp, #0x100
  4093a4:	str	x0, [sp, #96]
  4093a8:	mov	w0, #0xffffffd0            	// #-48
  4093ac:	str	w0, [sp, #104]
  4093b0:	mov	w0, #0xffffff80            	// #-128
  4093b4:	str	w0, [sp, #108]
  4093b8:	add	x2, sp, #0x10
  4093bc:	add	x3, sp, #0x50
  4093c0:	ldp	x0, x1, [x3]
  4093c4:	stp	x0, x1, [x2]
  4093c8:	ldp	x0, x1, [x3, #16]
  4093cc:	stp	x0, x1, [x2, #16]
  4093d0:	add	x1, sp, #0x10
  4093d4:	add	x0, sp, #0x48
  4093d8:	mov	x2, x1
  4093dc:	ldr	x1, [sp, #48]
  4093e0:	bl	402400 <vasprintf@plt>
  4093e4:	str	w0, [sp, #124]
  4093e8:	ldr	w0, [sp, #124]
  4093ec:	cmp	w0, #0x0
  4093f0:	b.ge	4093fc <tigetstr@plt+0x6e4c>  // b.tcont
  4093f4:	mov	x0, #0x0                   	// #0
  4093f8:	b	409424 <tigetstr@plt+0x6e74>
  4093fc:	ldr	x0, [sp, #72]
  409400:	ldrsw	x1, [sp, #124]
  409404:	mov	x2, x1
  409408:	mov	x1, x0
  40940c:	ldr	x0, [sp, #56]
  409410:	bl	40919c <tigetstr@plt+0x6bec>
  409414:	str	x0, [sp, #112]
  409418:	ldr	x0, [sp, #72]
  40941c:	bl	4023b0 <free@plt>
  409420:	ldr	x0, [sp, #112]
  409424:	ldp	x29, x30, [sp], #304
  409428:	ret
  40942c:	stp	x29, x30, [sp, #-48]!
  409430:	mov	x29, sp
  409434:	str	x0, [sp, #24]
  409438:	str	x1, [sp, #16]
  40943c:	str	wzr, [sp, #44]
  409440:	str	wzr, [sp, #40]
  409444:	b	4094b0 <tigetstr@plt+0x6f00>
  409448:	ldr	w0, [sp, #44]
  40944c:	cmp	w0, #0x0
  409450:	b.eq	40945c <tigetstr@plt+0x6eac>  // b.none
  409454:	str	wzr, [sp, #44]
  409458:	b	4094a4 <tigetstr@plt+0x6ef4>
  40945c:	ldrsw	x0, [sp, #40]
  409460:	ldr	x1, [sp, #24]
  409464:	add	x0, x1, x0
  409468:	ldrsb	w0, [x0]
  40946c:	cmp	w0, #0x5c
  409470:	b.ne	409480 <tigetstr@plt+0x6ed0>  // b.any
  409474:	mov	w0, #0x1                   	// #1
  409478:	str	w0, [sp, #44]
  40947c:	b	4094a4 <tigetstr@plt+0x6ef4>
  409480:	ldrsw	x0, [sp, #40]
  409484:	ldr	x1, [sp, #24]
  409488:	add	x0, x1, x0
  40948c:	ldrsb	w0, [x0]
  409490:	mov	w1, w0
  409494:	ldr	x0, [sp, #16]
  409498:	bl	402430 <strchr@plt>
  40949c:	cmp	x0, #0x0
  4094a0:	b.ne	4094cc <tigetstr@plt+0x6f1c>  // b.any
  4094a4:	ldr	w0, [sp, #40]
  4094a8:	add	w0, w0, #0x1
  4094ac:	str	w0, [sp, #40]
  4094b0:	ldrsw	x0, [sp, #40]
  4094b4:	ldr	x1, [sp, #24]
  4094b8:	add	x0, x1, x0
  4094bc:	ldrsb	w0, [x0]
  4094c0:	cmp	w0, #0x0
  4094c4:	b.ne	409448 <tigetstr@plt+0x6e98>  // b.any
  4094c8:	b	4094d0 <tigetstr@plt+0x6f20>
  4094cc:	nop
  4094d0:	ldr	w1, [sp, #40]
  4094d4:	ldr	w0, [sp, #44]
  4094d8:	sub	w0, w1, w0
  4094dc:	sxtw	x0, w0
  4094e0:	ldp	x29, x30, [sp], #48
  4094e4:	ret
  4094e8:	stp	x29, x30, [sp, #-64]!
  4094ec:	mov	x29, sp
  4094f0:	str	x0, [sp, #40]
  4094f4:	str	x1, [sp, #32]
  4094f8:	str	x2, [sp, #24]
  4094fc:	str	w3, [sp, #20]
  409500:	ldr	x0, [sp, #40]
  409504:	ldr	x0, [x0]
  409508:	str	x0, [sp, #56]
  40950c:	ldr	x0, [sp, #56]
  409510:	ldrsb	w0, [x0]
  409514:	cmp	w0, #0x0
  409518:	b.ne	409558 <tigetstr@plt+0x6fa8>  // b.any
  40951c:	ldr	x0, [sp, #40]
  409520:	ldr	x0, [x0]
  409524:	ldrsb	w0, [x0]
  409528:	cmp	w0, #0x0
  40952c:	b.eq	409550 <tigetstr@plt+0x6fa0>  // b.none
  409530:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409534:	add	x3, x0, #0x1b0
  409538:	mov	w2, #0x3c6                 	// #966
  40953c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409540:	add	x1, x0, #0x148
  409544:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409548:	add	x0, x0, #0x168
  40954c:	bl	402500 <__assert_fail@plt>
  409550:	mov	x0, #0x0                   	// #0
  409554:	b	409788 <tigetstr@plt+0x71d8>
  409558:	ldr	x1, [sp, #24]
  40955c:	ldr	x0, [sp, #56]
  409560:	bl	402420 <strspn@plt>
  409564:	mov	x1, x0
  409568:	ldr	x0, [sp, #56]
  40956c:	add	x0, x0, x1
  409570:	str	x0, [sp, #56]
  409574:	ldr	x0, [sp, #56]
  409578:	ldrsb	w0, [x0]
  40957c:	cmp	w0, #0x0
  409580:	b.ne	409598 <tigetstr@plt+0x6fe8>  // b.any
  409584:	ldr	x0, [sp, #40]
  409588:	ldr	x1, [sp, #56]
  40958c:	str	x1, [x0]
  409590:	mov	x0, #0x0                   	// #0
  409594:	b	409788 <tigetstr@plt+0x71d8>
  409598:	ldr	w0, [sp, #20]
  40959c:	cmp	w0, #0x0
  4095a0:	b.eq	4096bc <tigetstr@plt+0x710c>  // b.none
  4095a4:	ldr	x0, [sp, #56]
  4095a8:	ldrsb	w0, [x0]
  4095ac:	mov	w1, w0
  4095b0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4095b4:	add	x0, x0, #0x178
  4095b8:	bl	402430 <strchr@plt>
  4095bc:	cmp	x0, #0x0
  4095c0:	b.eq	4096bc <tigetstr@plt+0x710c>  // b.none
  4095c4:	ldr	x0, [sp, #56]
  4095c8:	ldrsb	w0, [x0]
  4095cc:	strb	w0, [sp, #48]
  4095d0:	strb	wzr, [sp, #49]
  4095d4:	ldr	x0, [sp, #56]
  4095d8:	add	x0, x0, #0x1
  4095dc:	add	x1, sp, #0x30
  4095e0:	bl	40942c <tigetstr@plt+0x6e7c>
  4095e4:	mov	x1, x0
  4095e8:	ldr	x0, [sp, #32]
  4095ec:	str	x1, [x0]
  4095f0:	ldr	x0, [sp, #32]
  4095f4:	ldr	x0, [x0]
  4095f8:	add	x0, x0, #0x1
  4095fc:	ldr	x1, [sp, #56]
  409600:	add	x0, x1, x0
  409604:	ldrsb	w0, [x0]
  409608:	cmp	w0, #0x0
  40960c:	b.eq	409680 <tigetstr@plt+0x70d0>  // b.none
  409610:	ldr	x0, [sp, #32]
  409614:	ldr	x0, [x0]
  409618:	add	x0, x0, #0x1
  40961c:	ldr	x1, [sp, #56]
  409620:	add	x0, x1, x0
  409624:	ldrsb	w1, [x0]
  409628:	ldrsb	w0, [sp, #48]
  40962c:	cmp	w1, w0
  409630:	b.ne	409680 <tigetstr@plt+0x70d0>  // b.any
  409634:	ldr	x0, [sp, #32]
  409638:	ldr	x0, [x0]
  40963c:	add	x0, x0, #0x2
  409640:	ldr	x1, [sp, #56]
  409644:	add	x0, x1, x0
  409648:	ldrsb	w0, [x0]
  40964c:	cmp	w0, #0x0
  409650:	b.eq	409694 <tigetstr@plt+0x70e4>  // b.none
  409654:	ldr	x0, [sp, #32]
  409658:	ldr	x0, [x0]
  40965c:	add	x0, x0, #0x2
  409660:	ldr	x1, [sp, #56]
  409664:	add	x0, x1, x0
  409668:	ldrsb	w0, [x0]
  40966c:	mov	w1, w0
  409670:	ldr	x0, [sp, #24]
  409674:	bl	402430 <strchr@plt>
  409678:	cmp	x0, #0x0
  40967c:	b.ne	409694 <tigetstr@plt+0x70e4>  // b.any
  409680:	ldr	x0, [sp, #40]
  409684:	ldr	x1, [sp, #56]
  409688:	str	x1, [x0]
  40968c:	mov	x0, #0x0                   	// #0
  409690:	b	409788 <tigetstr@plt+0x71d8>
  409694:	ldr	x0, [sp, #56]
  409698:	add	x1, x0, #0x1
  40969c:	str	x1, [sp, #56]
  4096a0:	ldr	x1, [sp, #32]
  4096a4:	ldr	x1, [x1]
  4096a8:	add	x1, x1, #0x2
  4096ac:	add	x1, x0, x1
  4096b0:	ldr	x0, [sp, #40]
  4096b4:	str	x1, [x0]
  4096b8:	b	409784 <tigetstr@plt+0x71d4>
  4096bc:	ldr	w0, [sp, #20]
  4096c0:	cmp	w0, #0x0
  4096c4:	b.eq	409754 <tigetstr@plt+0x71a4>  // b.none
  4096c8:	ldr	x1, [sp, #24]
  4096cc:	ldr	x0, [sp, #56]
  4096d0:	bl	40942c <tigetstr@plt+0x6e7c>
  4096d4:	mov	x1, x0
  4096d8:	ldr	x0, [sp, #32]
  4096dc:	str	x1, [x0]
  4096e0:	ldr	x0, [sp, #32]
  4096e4:	ldr	x0, [x0]
  4096e8:	ldr	x1, [sp, #56]
  4096ec:	add	x0, x1, x0
  4096f0:	ldrsb	w0, [x0]
  4096f4:	cmp	w0, #0x0
  4096f8:	b.eq	409738 <tigetstr@plt+0x7188>  // b.none
  4096fc:	ldr	x0, [sp, #32]
  409700:	ldr	x0, [x0]
  409704:	ldr	x1, [sp, #56]
  409708:	add	x0, x1, x0
  40970c:	ldrsb	w0, [x0]
  409710:	mov	w1, w0
  409714:	ldr	x0, [sp, #24]
  409718:	bl	402430 <strchr@plt>
  40971c:	cmp	x0, #0x0
  409720:	b.ne	409738 <tigetstr@plt+0x7188>  // b.any
  409724:	ldr	x0, [sp, #40]
  409728:	ldr	x1, [sp, #56]
  40972c:	str	x1, [x0]
  409730:	mov	x0, #0x0                   	// #0
  409734:	b	409788 <tigetstr@plt+0x71d8>
  409738:	ldr	x0, [sp, #32]
  40973c:	ldr	x0, [x0]
  409740:	ldr	x1, [sp, #56]
  409744:	add	x1, x1, x0
  409748:	ldr	x0, [sp, #40]
  40974c:	str	x1, [x0]
  409750:	b	409784 <tigetstr@plt+0x71d4>
  409754:	ldr	x1, [sp, #24]
  409758:	ldr	x0, [sp, #56]
  40975c:	bl	4024d0 <strcspn@plt>
  409760:	mov	x1, x0
  409764:	ldr	x0, [sp, #32]
  409768:	str	x1, [x0]
  40976c:	ldr	x0, [sp, #32]
  409770:	ldr	x0, [x0]
  409774:	ldr	x1, [sp, #56]
  409778:	add	x1, x1, x0
  40977c:	ldr	x0, [sp, #40]
  409780:	str	x1, [x0]
  409784:	ldr	x0, [sp, #56]
  409788:	ldp	x29, x30, [sp], #64
  40978c:	ret
  409790:	stp	x29, x30, [sp, #-48]!
  409794:	mov	x29, sp
  409798:	str	x0, [sp, #24]
  40979c:	ldr	x0, [sp, #24]
  4097a0:	bl	402210 <fgetc@plt>
  4097a4:	str	w0, [sp, #44]
  4097a8:	ldr	w0, [sp, #44]
  4097ac:	cmn	w0, #0x1
  4097b0:	b.ne	4097bc <tigetstr@plt+0x720c>  // b.any
  4097b4:	mov	w0, #0x1                   	// #1
  4097b8:	b	4097cc <tigetstr@plt+0x721c>
  4097bc:	ldr	w0, [sp, #44]
  4097c0:	cmp	w0, #0xa
  4097c4:	b.ne	40979c <tigetstr@plt+0x71ec>  // b.any
  4097c8:	mov	w0, #0x0                   	// #0
  4097cc:	ldp	x29, x30, [sp], #48
  4097d0:	ret
  4097d4:	stp	x29, x30, [sp, #-48]!
  4097d8:	mov	x29, sp
  4097dc:	str	x0, [sp, #24]
  4097e0:	str	x1, [sp, #16]
  4097e4:	ldr	x0, [sp, #16]
  4097e8:	cmp	x0, #0x0
  4097ec:	b.eq	4097fc <tigetstr@plt+0x724c>  // b.none
  4097f0:	ldr	x0, [sp, #16]
  4097f4:	bl	401fb0 <strlen@plt>
  4097f8:	b	409800 <tigetstr@plt+0x7250>
  4097fc:	mov	x0, #0x0                   	// #0
  409800:	str	x0, [sp, #40]
  409804:	ldr	x0, [sp, #24]
  409808:	cmp	x0, #0x0
  40980c:	b.eq	409844 <tigetstr@plt+0x7294>  // b.none
  409810:	ldr	x0, [sp, #40]
  409814:	cmp	x0, #0x0
  409818:	b.eq	409844 <tigetstr@plt+0x7294>  // b.none
  40981c:	ldr	x2, [sp, #40]
  409820:	ldr	x1, [sp, #16]
  409824:	ldr	x0, [sp, #24]
  409828:	bl	4021e0 <strncmp@plt>
  40982c:	cmp	w0, #0x0
  409830:	b.ne	409844 <tigetstr@plt+0x7294>  // b.any
  409834:	ldr	x1, [sp, #24]
  409838:	ldr	x0, [sp, #40]
  40983c:	add	x0, x1, x0
  409840:	b	409848 <tigetstr@plt+0x7298>
  409844:	mov	x0, #0x0                   	// #0
  409848:	ldp	x29, x30, [sp], #48
  40984c:	ret
  409850:	stp	x29, x30, [sp, #-48]!
  409854:	mov	x29, sp
  409858:	str	x0, [sp, #24]
  40985c:	str	x1, [sp, #16]
  409860:	ldr	x0, [sp, #16]
  409864:	cmp	x0, #0x0
  409868:	b.eq	409878 <tigetstr@plt+0x72c8>  // b.none
  40986c:	ldr	x0, [sp, #16]
  409870:	bl	401fb0 <strlen@plt>
  409874:	b	40987c <tigetstr@plt+0x72cc>
  409878:	mov	x0, #0x0                   	// #0
  40987c:	str	x0, [sp, #40]
  409880:	ldr	x0, [sp, #24]
  409884:	cmp	x0, #0x0
  409888:	b.eq	4098c0 <tigetstr@plt+0x7310>  // b.none
  40988c:	ldr	x0, [sp, #40]
  409890:	cmp	x0, #0x0
  409894:	b.eq	4098c0 <tigetstr@plt+0x7310>  // b.none
  409898:	ldr	x2, [sp, #40]
  40989c:	ldr	x1, [sp, #16]
  4098a0:	ldr	x0, [sp, #24]
  4098a4:	bl	4023f0 <strncasecmp@plt>
  4098a8:	cmp	w0, #0x0
  4098ac:	b.ne	4098c0 <tigetstr@plt+0x7310>  // b.any
  4098b0:	ldr	x1, [sp, #24]
  4098b4:	ldr	x0, [sp, #40]
  4098b8:	add	x0, x1, x0
  4098bc:	b	4098c4 <tigetstr@plt+0x7314>
  4098c0:	mov	x0, #0x0                   	// #0
  4098c4:	ldp	x29, x30, [sp], #48
  4098c8:	ret
  4098cc:	stp	x29, x30, [sp, #-48]!
  4098d0:	mov	x29, sp
  4098d4:	str	x0, [sp, #24]
  4098d8:	str	x1, [sp, #16]
  4098dc:	ldr	x0, [sp, #24]
  4098e0:	cmp	x0, #0x0
  4098e4:	b.eq	4098f4 <tigetstr@plt+0x7344>  // b.none
  4098e8:	ldr	x0, [sp, #24]
  4098ec:	bl	401fb0 <strlen@plt>
  4098f0:	b	4098f8 <tigetstr@plt+0x7348>
  4098f4:	mov	x0, #0x0                   	// #0
  4098f8:	str	x0, [sp, #40]
  4098fc:	ldr	x0, [sp, #16]
  409900:	cmp	x0, #0x0
  409904:	b.eq	409914 <tigetstr@plt+0x7364>  // b.none
  409908:	ldr	x0, [sp, #16]
  40990c:	bl	401fb0 <strlen@plt>
  409910:	b	409918 <tigetstr@plt+0x7368>
  409914:	mov	x0, #0x0                   	// #0
  409918:	str	x0, [sp, #32]
  40991c:	ldr	x0, [sp, #32]
  409920:	cmp	x0, #0x0
  409924:	b.ne	409938 <tigetstr@plt+0x7388>  // b.any
  409928:	ldr	x1, [sp, #24]
  40992c:	ldr	x0, [sp, #40]
  409930:	add	x0, x1, x0
  409934:	b	409994 <tigetstr@plt+0x73e4>
  409938:	ldr	x1, [sp, #40]
  40993c:	ldr	x0, [sp, #32]
  409940:	cmp	x1, x0
  409944:	b.cs	409950 <tigetstr@plt+0x73a0>  // b.hs, b.nlast
  409948:	mov	x0, #0x0                   	// #0
  40994c:	b	409994 <tigetstr@plt+0x73e4>
  409950:	ldr	x1, [sp, #40]
  409954:	ldr	x0, [sp, #32]
  409958:	sub	x0, x1, x0
  40995c:	ldr	x1, [sp, #24]
  409960:	add	x0, x1, x0
  409964:	ldr	x2, [sp, #32]
  409968:	ldr	x1, [sp, #16]
  40996c:	bl	402340 <memcmp@plt>
  409970:	cmp	w0, #0x0
  409974:	b.eq	409980 <tigetstr@plt+0x73d0>  // b.none
  409978:	mov	x0, #0x0                   	// #0
  40997c:	b	409994 <tigetstr@plt+0x73e4>
  409980:	ldr	x1, [sp, #40]
  409984:	ldr	x0, [sp, #32]
  409988:	sub	x0, x1, x0
  40998c:	ldr	x1, [sp, #24]
  409990:	add	x0, x1, x0
  409994:	ldp	x29, x30, [sp], #48
  409998:	ret
  40999c:	stp	x29, x30, [sp, #-128]!
  4099a0:	mov	x29, sp
  4099a4:	str	x19, [sp, #16]
  4099a8:	str	x0, [sp, #40]
  4099ac:	str	x1, [sp, #32]
  4099b0:	str	xzr, [sp, #112]
  4099b4:	str	wzr, [sp, #108]
  4099b8:	ldr	x0, [sp, #40]
  4099bc:	cmp	x0, #0x0
  4099c0:	b.ne	4099e4 <tigetstr@plt+0x7434>  // b.any
  4099c4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4099c8:	add	x3, x0, #0x380
  4099cc:	mov	w2, #0x4d                  	// #77
  4099d0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4099d4:	add	x1, x0, #0x1b8
  4099d8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4099dc:	add	x0, x0, #0x1c8
  4099e0:	bl	402500 <__assert_fail@plt>
  4099e4:	ldr	x0, [sp, #32]
  4099e8:	cmp	x0, #0x0
  4099ec:	b.ne	409a10 <tigetstr@plt+0x7460>  // b.any
  4099f0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  4099f4:	add	x3, x0, #0x380
  4099f8:	mov	w2, #0x4e                  	// #78
  4099fc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409a00:	add	x1, x0, #0x1b8
  409a04:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409a08:	add	x0, x0, #0x1d0
  409a0c:	bl	402500 <__assert_fail@plt>
  409a10:	ldr	x0, [sp, #40]
  409a14:	str	x0, [sp, #120]
  409a18:	str	xzr, [sp, #96]
  409a1c:	str	wzr, [sp, #88]
  409a20:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409a24:	add	x1, x0, #0x1d8
  409a28:	ldr	x0, [sp, #120]
  409a2c:	bl	402420 <strspn@plt>
  409a30:	mov	x1, x0
  409a34:	ldr	x0, [sp, #120]
  409a38:	add	x0, x0, x1
  409a3c:	str	x0, [sp, #120]
  409a40:	ldr	x0, [sp, #120]
  409a44:	ldrsb	w0, [x0]
  409a48:	cmp	w0, #0x0
  409a4c:	b.ne	409a78 <tigetstr@plt+0x74c8>  // b.any
  409a50:	ldr	w0, [sp, #108]
  409a54:	cmp	w0, #0x0
  409a58:	b.ne	409a64 <tigetstr@plt+0x74b4>  // b.any
  409a5c:	mov	w0, #0xffffffea            	// #-22
  409a60:	b	409cc0 <tigetstr@plt+0x7710>
  409a64:	ldr	x0, [sp, #32]
  409a68:	ldr	x1, [sp, #112]
  409a6c:	str	x1, [x0]
  409a70:	mov	w0, #0x0                   	// #0
  409a74:	b	409cc0 <tigetstr@plt+0x7710>
  409a78:	bl	402510 <__errno_location@plt>
  409a7c:	str	wzr, [x0]
  409a80:	add	x0, sp, #0x38
  409a84:	mov	w2, #0xa                   	// #10
  409a88:	mov	x1, x0
  409a8c:	ldr	x0, [sp, #120]
  409a90:	bl	402030 <strtoll@plt>
  409a94:	str	x0, [sp, #72]
  409a98:	bl	402510 <__errno_location@plt>
  409a9c:	ldr	w0, [x0]
  409aa0:	cmp	w0, #0x0
  409aa4:	b.le	409ab8 <tigetstr@plt+0x7508>
  409aa8:	bl	402510 <__errno_location@plt>
  409aac:	ldr	w0, [x0]
  409ab0:	neg	w0, w0
  409ab4:	b	409cc0 <tigetstr@plt+0x7710>
  409ab8:	ldr	x0, [sp, #72]
  409abc:	cmp	x0, #0x0
  409ac0:	b.ge	409acc <tigetstr@plt+0x751c>  // b.tcont
  409ac4:	mov	w0, #0xffffffde            	// #-34
  409ac8:	b	409cc0 <tigetstr@plt+0x7710>
  409acc:	ldr	x0, [sp, #56]
  409ad0:	ldrsb	w0, [x0]
  409ad4:	cmp	w0, #0x2e
  409ad8:	b.ne	409b68 <tigetstr@plt+0x75b8>  // b.any
  409adc:	ldr	x0, [sp, #56]
  409ae0:	add	x0, x0, #0x1
  409ae4:	str	x0, [sp, #64]
  409ae8:	bl	402510 <__errno_location@plt>
  409aec:	str	wzr, [x0]
  409af0:	add	x0, sp, #0x38
  409af4:	mov	w2, #0xa                   	// #10
  409af8:	mov	x1, x0
  409afc:	ldr	x0, [sp, #64]
  409b00:	bl	402030 <strtoll@plt>
  409b04:	str	x0, [sp, #96]
  409b08:	bl	402510 <__errno_location@plt>
  409b0c:	ldr	w0, [x0]
  409b10:	cmp	w0, #0x0
  409b14:	b.le	409b28 <tigetstr@plt+0x7578>
  409b18:	bl	402510 <__errno_location@plt>
  409b1c:	ldr	w0, [x0]
  409b20:	neg	w0, w0
  409b24:	b	409cc0 <tigetstr@plt+0x7710>
  409b28:	ldr	x0, [sp, #96]
  409b2c:	cmp	x0, #0x0
  409b30:	b.ge	409b3c <tigetstr@plt+0x758c>  // b.tcont
  409b34:	mov	w0, #0xffffffde            	// #-34
  409b38:	b	409cc0 <tigetstr@plt+0x7710>
  409b3c:	ldr	x0, [sp, #56]
  409b40:	ldr	x1, [sp, #64]
  409b44:	cmp	x1, x0
  409b48:	b.ne	409b54 <tigetstr@plt+0x75a4>  // b.any
  409b4c:	mov	w0, #0xffffffea            	// #-22
  409b50:	b	409cc0 <tigetstr@plt+0x7710>
  409b54:	ldr	x1, [sp, #56]
  409b58:	ldr	x0, [sp, #64]
  409b5c:	sub	x0, x1, x0
  409b60:	str	w0, [sp, #88]
  409b64:	b	409b80 <tigetstr@plt+0x75d0>
  409b68:	ldr	x0, [sp, #56]
  409b6c:	ldr	x1, [sp, #120]
  409b70:	cmp	x1, x0
  409b74:	b.ne	409b80 <tigetstr@plt+0x75d0>  // b.any
  409b78:	mov	w0, #0xffffffea            	// #-22
  409b7c:	b	409cc0 <tigetstr@plt+0x7710>
  409b80:	ldr	x19, [sp, #56]
  409b84:	ldr	x2, [sp, #56]
  409b88:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409b8c:	add	x1, x0, #0x1d8
  409b90:	mov	x0, x2
  409b94:	bl	402420 <strspn@plt>
  409b98:	add	x0, x19, x0
  409b9c:	str	x0, [sp, #56]
  409ba0:	str	wzr, [sp, #92]
  409ba4:	b	409ca4 <tigetstr@plt+0x76f4>
  409ba8:	ldr	x2, [sp, #56]
  409bac:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  409bb0:	add	x1, x0, #0x9e8
  409bb4:	ldr	w0, [sp, #92]
  409bb8:	lsl	x0, x0, #4
  409bbc:	add	x0, x1, x0
  409bc0:	ldr	x0, [x0]
  409bc4:	mov	x1, x0
  409bc8:	mov	x0, x2
  409bcc:	bl	4097d4 <tigetstr@plt+0x7224>
  409bd0:	cmp	x0, #0x0
  409bd4:	b.eq	409c98 <tigetstr@plt+0x76e8>  // b.none
  409bd8:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  409bdc:	add	x1, x0, #0x9e8
  409be0:	ldr	w0, [sp, #92]
  409be4:	lsl	x0, x0, #4
  409be8:	add	x0, x1, x0
  409bec:	ldr	x1, [x0, #8]
  409bf0:	ldr	x0, [sp, #96]
  409bf4:	mul	x0, x1, x0
  409bf8:	str	x0, [sp, #80]
  409bfc:	b	409c24 <tigetstr@plt+0x7674>
  409c00:	ldr	x1, [sp, #80]
  409c04:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  409c08:	movk	x0, #0xcccd
  409c0c:	umulh	x0, x1, x0
  409c10:	lsr	x0, x0, #3
  409c14:	str	x0, [sp, #80]
  409c18:	ldr	w0, [sp, #88]
  409c1c:	sub	w0, w0, #0x1
  409c20:	str	w0, [sp, #88]
  409c24:	ldr	w0, [sp, #88]
  409c28:	cmp	w0, #0x0
  409c2c:	b.ne	409c00 <tigetstr@plt+0x7650>  // b.any
  409c30:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  409c34:	add	x1, x0, #0x9e8
  409c38:	ldr	w0, [sp, #92]
  409c3c:	lsl	x0, x0, #4
  409c40:	add	x0, x1, x0
  409c44:	ldr	x1, [x0, #8]
  409c48:	ldr	x0, [sp, #72]
  409c4c:	mul	x1, x1, x0
  409c50:	ldr	x0, [sp, #80]
  409c54:	add	x0, x1, x0
  409c58:	ldr	x1, [sp, #112]
  409c5c:	add	x0, x1, x0
  409c60:	str	x0, [sp, #112]
  409c64:	ldr	x19, [sp, #56]
  409c68:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  409c6c:	add	x1, x0, #0x9e8
  409c70:	ldr	w0, [sp, #92]
  409c74:	lsl	x0, x0, #4
  409c78:	add	x0, x1, x0
  409c7c:	ldr	x0, [x0]
  409c80:	bl	401fb0 <strlen@plt>
  409c84:	add	x0, x19, x0
  409c88:	str	x0, [sp, #120]
  409c8c:	mov	w0, #0x1                   	// #1
  409c90:	str	w0, [sp, #108]
  409c94:	b	409cb0 <tigetstr@plt+0x7700>
  409c98:	ldr	w0, [sp, #92]
  409c9c:	add	w0, w0, #0x1
  409ca0:	str	w0, [sp, #92]
  409ca4:	ldr	w0, [sp, #92]
  409ca8:	cmp	w0, #0x1b
  409cac:	b.ls	409ba8 <tigetstr@plt+0x75f8>  // b.plast
  409cb0:	ldr	w0, [sp, #92]
  409cb4:	cmp	w0, #0x1b
  409cb8:	b.ls	409a18 <tigetstr@plt+0x7468>  // b.plast
  409cbc:	mov	w0, #0xffffffea            	// #-22
  409cc0:	ldr	x19, [sp, #16]
  409cc4:	ldp	x29, x30, [sp], #128
  409cc8:	ret
  409ccc:	stp	x29, x30, [sp, #-224]!
  409cd0:	mov	x29, sp
  409cd4:	str	x0, [sp, #24]
  409cd8:	str	x1, [sp, #16]
  409cdc:	str	xzr, [sp, #48]
  409ce0:	str	xzr, [sp, #40]
  409ce4:	mov	w0, #0xffffffff            	// #-1
  409ce8:	str	w0, [sp, #212]
  409cec:	ldr	x0, [sp, #24]
  409cf0:	cmp	x0, #0x0
  409cf4:	b.ne	409d18 <tigetstr@plt+0x7768>  // b.any
  409cf8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409cfc:	add	x3, x0, #0x468
  409d00:	mov	w2, #0xc4                  	// #196
  409d04:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409d08:	add	x1, x0, #0x1b8
  409d0c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409d10:	add	x0, x0, #0x1c8
  409d14:	bl	402500 <__assert_fail@plt>
  409d18:	ldr	x0, [sp, #16]
  409d1c:	cmp	x0, #0x0
  409d20:	b.ne	409d44 <tigetstr@plt+0x7794>  // b.any
  409d24:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409d28:	add	x3, x0, #0x468
  409d2c:	mov	w2, #0xc5                  	// #197
  409d30:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409d34:	add	x1, x0, #0x1b8
  409d38:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409d3c:	add	x0, x0, #0x1d0
  409d40:	bl	402500 <__assert_fail@plt>
  409d44:	mov	x0, #0x0                   	// #0
  409d48:	bl	4021b0 <time@plt>
  409d4c:	str	x0, [sp, #56]
  409d50:	add	x1, sp, #0x78
  409d54:	add	x0, sp, #0x38
  409d58:	bl	402070 <localtime_r@plt>
  409d5c:	mov	w0, #0xffffffff            	// #-1
  409d60:	str	w0, [sp, #152]
  409d64:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409d68:	add	x1, x0, #0x1e0
  409d6c:	ldr	x0, [sp, #24]
  409d70:	bl	402370 <strcmp@plt>
  409d74:	cmp	w0, #0x0
  409d78:	b.eq	40a3e8 <tigetstr@plt+0x7e38>  // b.none
  409d7c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409d80:	add	x1, x0, #0x1e8
  409d84:	ldr	x0, [sp, #24]
  409d88:	bl	402370 <strcmp@plt>
  409d8c:	cmp	w0, #0x0
  409d90:	b.ne	409dac <tigetstr@plt+0x77fc>  // b.any
  409d94:	str	wzr, [sp, #128]
  409d98:	ldr	w0, [sp, #128]
  409d9c:	str	w0, [sp, #124]
  409da0:	ldr	w0, [sp, #124]
  409da4:	str	w0, [sp, #120]
  409da8:	b	40a424 <tigetstr@plt+0x7e74>
  409dac:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409db0:	add	x1, x0, #0x1f0
  409db4:	ldr	x0, [sp, #24]
  409db8:	bl	402370 <strcmp@plt>
  409dbc:	cmp	w0, #0x0
  409dc0:	b.ne	409de8 <tigetstr@plt+0x7838>  // b.any
  409dc4:	ldr	w0, [sp, #132]
  409dc8:	sub	w0, w0, #0x1
  409dcc:	str	w0, [sp, #132]
  409dd0:	str	wzr, [sp, #128]
  409dd4:	ldr	w0, [sp, #128]
  409dd8:	str	w0, [sp, #124]
  409ddc:	ldr	w0, [sp, #124]
  409de0:	str	w0, [sp, #120]
  409de4:	b	40a424 <tigetstr@plt+0x7e74>
  409de8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409dec:	add	x1, x0, #0x200
  409df0:	ldr	x0, [sp, #24]
  409df4:	bl	402370 <strcmp@plt>
  409df8:	cmp	w0, #0x0
  409dfc:	b.ne	409e24 <tigetstr@plt+0x7874>  // b.any
  409e00:	ldr	w0, [sp, #132]
  409e04:	add	w0, w0, #0x1
  409e08:	str	w0, [sp, #132]
  409e0c:	str	wzr, [sp, #128]
  409e10:	ldr	w0, [sp, #128]
  409e14:	str	w0, [sp, #124]
  409e18:	ldr	w0, [sp, #124]
  409e1c:	str	w0, [sp, #120]
  409e20:	b	40a424 <tigetstr@plt+0x7e74>
  409e24:	ldr	x0, [sp, #24]
  409e28:	ldrsb	w0, [x0]
  409e2c:	cmp	w0, #0x2b
  409e30:	b.ne	409e5c <tigetstr@plt+0x78ac>  // b.any
  409e34:	ldr	x0, [sp, #24]
  409e38:	add	x0, x0, #0x1
  409e3c:	add	x1, sp, #0x30
  409e40:	bl	40999c <tigetstr@plt+0x73ec>
  409e44:	str	w0, [sp, #180]
  409e48:	ldr	w0, [sp, #180]
  409e4c:	cmp	w0, #0x0
  409e50:	b.ge	40a3f0 <tigetstr@plt+0x7e40>  // b.tcont
  409e54:	ldr	w0, [sp, #180]
  409e58:	b	40a4c8 <tigetstr@plt+0x7f18>
  409e5c:	ldr	x0, [sp, #24]
  409e60:	ldrsb	w0, [x0]
  409e64:	cmp	w0, #0x2d
  409e68:	b.ne	409e94 <tigetstr@plt+0x78e4>  // b.any
  409e6c:	ldr	x0, [sp, #24]
  409e70:	add	x0, x0, #0x1
  409e74:	add	x1, sp, #0x28
  409e78:	bl	40999c <tigetstr@plt+0x73ec>
  409e7c:	str	w0, [sp, #180]
  409e80:	ldr	w0, [sp, #180]
  409e84:	cmp	w0, #0x0
  409e88:	b.ge	40a3f8 <tigetstr@plt+0x7e48>  // b.tcont
  409e8c:	ldr	w0, [sp, #180]
  409e90:	b	40a4c8 <tigetstr@plt+0x7f18>
  409e94:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  409e98:	add	x1, x0, #0x210
  409e9c:	ldr	x0, [sp, #24]
  409ea0:	bl	4098cc <tigetstr@plt+0x731c>
  409ea4:	cmp	x0, #0x0
  409ea8:	b.eq	409f0c <tigetstr@plt+0x795c>  // b.none
  409eac:	ldr	x0, [sp, #24]
  409eb0:	bl	401fb0 <strlen@plt>
  409eb4:	sub	x0, x0, #0x4
  409eb8:	mov	x1, x0
  409ebc:	ldr	x0, [sp, #24]
  409ec0:	bl	402410 <strndup@plt>
  409ec4:	str	x0, [sp, #184]
  409ec8:	ldr	x0, [sp, #184]
  409ecc:	cmp	x0, #0x0
  409ed0:	b.ne	409edc <tigetstr@plt+0x792c>  // b.any
  409ed4:	mov	w0, #0xfffffff4            	// #-12
  409ed8:	b	40a4c8 <tigetstr@plt+0x7f18>
  409edc:	add	x0, sp, #0x28
  409ee0:	mov	x1, x0
  409ee4:	ldr	x0, [sp, #184]
  409ee8:	bl	40999c <tigetstr@plt+0x73ec>
  409eec:	str	w0, [sp, #180]
  409ef0:	ldr	x0, [sp, #184]
  409ef4:	bl	4023b0 <free@plt>
  409ef8:	ldr	w0, [sp, #180]
  409efc:	cmp	w0, #0x0
  409f00:	b.ge	40a400 <tigetstr@plt+0x7e50>  // b.tcont
  409f04:	ldr	w0, [sp, #180]
  409f08:	b	40a4c8 <tigetstr@plt+0x7f18>
  409f0c:	str	wzr, [sp, #208]
  409f10:	b	409fc4 <tigetstr@plt+0x7a14>
  409f14:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  409f18:	add	x1, x0, #0xba8
  409f1c:	ldr	w0, [sp, #208]
  409f20:	lsl	x0, x0, #4
  409f24:	add	x0, x1, x0
  409f28:	ldr	x0, [x0]
  409f2c:	mov	x1, x0
  409f30:	ldr	x0, [sp, #24]
  409f34:	bl	409850 <tigetstr@plt+0x72a0>
  409f38:	cmp	x0, #0x0
  409f3c:	b.eq	409fac <tigetstr@plt+0x79fc>  // b.none
  409f40:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  409f44:	add	x1, x0, #0xba8
  409f48:	ldr	w0, [sp, #208]
  409f4c:	lsl	x0, x0, #4
  409f50:	add	x0, x1, x0
  409f54:	ldr	x0, [x0]
  409f58:	bl	401fb0 <strlen@plt>
  409f5c:	str	x0, [sp, #200]
  409f60:	ldr	x1, [sp, #24]
  409f64:	ldr	x0, [sp, #200]
  409f68:	add	x0, x1, x0
  409f6c:	ldrsb	w0, [x0]
  409f70:	cmp	w0, #0x20
  409f74:	b.ne	409fb4 <tigetstr@plt+0x7a04>  // b.any
  409f78:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  409f7c:	add	x1, x0, #0xba8
  409f80:	ldr	w0, [sp, #208]
  409f84:	lsl	x0, x0, #4
  409f88:	add	x0, x1, x0
  409f8c:	ldr	w0, [x0, #8]
  409f90:	str	w0, [sp, #212]
  409f94:	ldr	x0, [sp, #200]
  409f98:	add	x0, x0, #0x1
  409f9c:	ldr	x1, [sp, #24]
  409fa0:	add	x0, x1, x0
  409fa4:	str	x0, [sp, #24]
  409fa8:	b	409fd0 <tigetstr@plt+0x7a20>
  409fac:	nop
  409fb0:	b	409fb8 <tigetstr@plt+0x7a08>
  409fb4:	nop
  409fb8:	ldr	w0, [sp, #208]
  409fbc:	add	w0, w0, #0x1
  409fc0:	str	w0, [sp, #208]
  409fc4:	ldr	w0, [sp, #208]
  409fc8:	cmp	w0, #0xd
  409fcc:	b.ls	409f14 <tigetstr@plt+0x7964>  // b.plast
  409fd0:	add	x0, sp, #0x40
  409fd4:	add	x1, sp, #0x78
  409fd8:	ldp	x2, x3, [x1]
  409fdc:	stp	x2, x3, [x0]
  409fe0:	ldp	x2, x3, [x1, #16]
  409fe4:	stp	x2, x3, [x0, #16]
  409fe8:	ldp	x2, x3, [x1, #32]
  409fec:	stp	x2, x3, [x0, #32]
  409ff0:	ldr	x1, [x1, #48]
  409ff4:	str	x1, [x0, #48]
  409ff8:	add	x0, sp, #0x78
  409ffc:	mov	x2, x0
  40a000:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a004:	add	x1, x0, #0x218
  40a008:	ldr	x0, [sp, #24]
  40a00c:	bl	402110 <strptime@plt>
  40a010:	str	x0, [sp, #192]
  40a014:	ldr	x0, [sp, #192]
  40a018:	cmp	x0, #0x0
  40a01c:	b.eq	40a030 <tigetstr@plt+0x7a80>  // b.none
  40a020:	ldr	x0, [sp, #192]
  40a024:	ldrsb	w0, [x0]
  40a028:	cmp	w0, #0x0
  40a02c:	b.eq	40a408 <tigetstr@plt+0x7e58>  // b.none
  40a030:	add	x0, sp, #0x78
  40a034:	add	x1, sp, #0x40
  40a038:	ldp	x2, x3, [x1]
  40a03c:	stp	x2, x3, [x0]
  40a040:	ldp	x2, x3, [x1, #16]
  40a044:	stp	x2, x3, [x0, #16]
  40a048:	ldp	x2, x3, [x1, #32]
  40a04c:	stp	x2, x3, [x0, #32]
  40a050:	ldr	x1, [x1, #48]
  40a054:	str	x1, [x0, #48]
  40a058:	add	x0, sp, #0x78
  40a05c:	mov	x2, x0
  40a060:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a064:	add	x1, x0, #0x230
  40a068:	ldr	x0, [sp, #24]
  40a06c:	bl	402110 <strptime@plt>
  40a070:	str	x0, [sp, #192]
  40a074:	ldr	x0, [sp, #192]
  40a078:	cmp	x0, #0x0
  40a07c:	b.eq	40a090 <tigetstr@plt+0x7ae0>  // b.none
  40a080:	ldr	x0, [sp, #192]
  40a084:	ldrsb	w0, [x0]
  40a088:	cmp	w0, #0x0
  40a08c:	b.eq	40a410 <tigetstr@plt+0x7e60>  // b.none
  40a090:	add	x0, sp, #0x78
  40a094:	add	x1, sp, #0x40
  40a098:	ldp	x2, x3, [x1]
  40a09c:	stp	x2, x3, [x0]
  40a0a0:	ldp	x2, x3, [x1, #16]
  40a0a4:	stp	x2, x3, [x0, #16]
  40a0a8:	ldp	x2, x3, [x1, #32]
  40a0ac:	stp	x2, x3, [x0, #32]
  40a0b0:	ldr	x1, [x1, #48]
  40a0b4:	str	x1, [x0, #48]
  40a0b8:	add	x0, sp, #0x78
  40a0bc:	mov	x2, x0
  40a0c0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a0c4:	add	x1, x0, #0x248
  40a0c8:	ldr	x0, [sp, #24]
  40a0cc:	bl	402110 <strptime@plt>
  40a0d0:	str	x0, [sp, #192]
  40a0d4:	ldr	x0, [sp, #192]
  40a0d8:	cmp	x0, #0x0
  40a0dc:	b.eq	40a0f0 <tigetstr@plt+0x7b40>  // b.none
  40a0e0:	ldr	x0, [sp, #192]
  40a0e4:	ldrsb	w0, [x0]
  40a0e8:	cmp	w0, #0x0
  40a0ec:	b.eq	40a418 <tigetstr@plt+0x7e68>  // b.none
  40a0f0:	add	x0, sp, #0x78
  40a0f4:	add	x1, sp, #0x40
  40a0f8:	ldp	x2, x3, [x1]
  40a0fc:	stp	x2, x3, [x0]
  40a100:	ldp	x2, x3, [x1, #16]
  40a104:	stp	x2, x3, [x0, #16]
  40a108:	ldp	x2, x3, [x1, #32]
  40a10c:	stp	x2, x3, [x0, #32]
  40a110:	ldr	x1, [x1, #48]
  40a114:	str	x1, [x0, #48]
  40a118:	add	x0, sp, #0x78
  40a11c:	mov	x2, x0
  40a120:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a124:	add	x1, x0, #0x260
  40a128:	ldr	x0, [sp, #24]
  40a12c:	bl	402110 <strptime@plt>
  40a130:	str	x0, [sp, #192]
  40a134:	ldr	x0, [sp, #192]
  40a138:	cmp	x0, #0x0
  40a13c:	b.eq	40a158 <tigetstr@plt+0x7ba8>  // b.none
  40a140:	ldr	x0, [sp, #192]
  40a144:	ldrsb	w0, [x0]
  40a148:	cmp	w0, #0x0
  40a14c:	b.ne	40a158 <tigetstr@plt+0x7ba8>  // b.any
  40a150:	str	wzr, [sp, #120]
  40a154:	b	40a424 <tigetstr@plt+0x7e74>
  40a158:	add	x0, sp, #0x78
  40a15c:	add	x1, sp, #0x40
  40a160:	ldp	x2, x3, [x1]
  40a164:	stp	x2, x3, [x0]
  40a168:	ldp	x2, x3, [x1, #16]
  40a16c:	stp	x2, x3, [x0, #16]
  40a170:	ldp	x2, x3, [x1, #32]
  40a174:	stp	x2, x3, [x0, #32]
  40a178:	ldr	x1, [x1, #48]
  40a17c:	str	x1, [x0, #48]
  40a180:	add	x0, sp, #0x78
  40a184:	mov	x2, x0
  40a188:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a18c:	add	x1, x0, #0x270
  40a190:	ldr	x0, [sp, #24]
  40a194:	bl	402110 <strptime@plt>
  40a198:	str	x0, [sp, #192]
  40a19c:	ldr	x0, [sp, #192]
  40a1a0:	cmp	x0, #0x0
  40a1a4:	b.eq	40a1c0 <tigetstr@plt+0x7c10>  // b.none
  40a1a8:	ldr	x0, [sp, #192]
  40a1ac:	ldrsb	w0, [x0]
  40a1b0:	cmp	w0, #0x0
  40a1b4:	b.ne	40a1c0 <tigetstr@plt+0x7c10>  // b.any
  40a1b8:	str	wzr, [sp, #120]
  40a1bc:	b	40a424 <tigetstr@plt+0x7e74>
  40a1c0:	add	x0, sp, #0x78
  40a1c4:	add	x1, sp, #0x40
  40a1c8:	ldp	x2, x3, [x1]
  40a1cc:	stp	x2, x3, [x0]
  40a1d0:	ldp	x2, x3, [x1, #16]
  40a1d4:	stp	x2, x3, [x0, #16]
  40a1d8:	ldp	x2, x3, [x1, #32]
  40a1dc:	stp	x2, x3, [x0, #32]
  40a1e0:	ldr	x1, [x1, #48]
  40a1e4:	str	x1, [x0, #48]
  40a1e8:	add	x0, sp, #0x78
  40a1ec:	mov	x2, x0
  40a1f0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a1f4:	add	x1, x0, #0x280
  40a1f8:	ldr	x0, [sp, #24]
  40a1fc:	bl	402110 <strptime@plt>
  40a200:	str	x0, [sp, #192]
  40a204:	ldr	x0, [sp, #192]
  40a208:	cmp	x0, #0x0
  40a20c:	b.eq	40a238 <tigetstr@plt+0x7c88>  // b.none
  40a210:	ldr	x0, [sp, #192]
  40a214:	ldrsb	w0, [x0]
  40a218:	cmp	w0, #0x0
  40a21c:	b.ne	40a238 <tigetstr@plt+0x7c88>  // b.any
  40a220:	str	wzr, [sp, #128]
  40a224:	ldr	w0, [sp, #128]
  40a228:	str	w0, [sp, #124]
  40a22c:	ldr	w0, [sp, #124]
  40a230:	str	w0, [sp, #120]
  40a234:	b	40a424 <tigetstr@plt+0x7e74>
  40a238:	add	x0, sp, #0x78
  40a23c:	add	x1, sp, #0x40
  40a240:	ldp	x2, x3, [x1]
  40a244:	stp	x2, x3, [x0]
  40a248:	ldp	x2, x3, [x1, #16]
  40a24c:	stp	x2, x3, [x0, #16]
  40a250:	ldp	x2, x3, [x1, #32]
  40a254:	stp	x2, x3, [x0, #32]
  40a258:	ldr	x1, [x1, #48]
  40a25c:	str	x1, [x0, #48]
  40a260:	add	x0, sp, #0x78
  40a264:	mov	x2, x0
  40a268:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a26c:	add	x1, x0, #0x290
  40a270:	ldr	x0, [sp, #24]
  40a274:	bl	402110 <strptime@plt>
  40a278:	str	x0, [sp, #192]
  40a27c:	ldr	x0, [sp, #192]
  40a280:	cmp	x0, #0x0
  40a284:	b.eq	40a2b0 <tigetstr@plt+0x7d00>  // b.none
  40a288:	ldr	x0, [sp, #192]
  40a28c:	ldrsb	w0, [x0]
  40a290:	cmp	w0, #0x0
  40a294:	b.ne	40a2b0 <tigetstr@plt+0x7d00>  // b.any
  40a298:	str	wzr, [sp, #128]
  40a29c:	ldr	w0, [sp, #128]
  40a2a0:	str	w0, [sp, #124]
  40a2a4:	ldr	w0, [sp, #124]
  40a2a8:	str	w0, [sp, #120]
  40a2ac:	b	40a424 <tigetstr@plt+0x7e74>
  40a2b0:	add	x0, sp, #0x78
  40a2b4:	add	x1, sp, #0x40
  40a2b8:	ldp	x2, x3, [x1]
  40a2bc:	stp	x2, x3, [x0]
  40a2c0:	ldp	x2, x3, [x1, #16]
  40a2c4:	stp	x2, x3, [x0, #16]
  40a2c8:	ldp	x2, x3, [x1, #32]
  40a2cc:	stp	x2, x3, [x0, #32]
  40a2d0:	ldr	x1, [x1, #48]
  40a2d4:	str	x1, [x0, #48]
  40a2d8:	add	x0, sp, #0x78
  40a2dc:	mov	x2, x0
  40a2e0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a2e4:	add	x1, x0, #0x2a0
  40a2e8:	ldr	x0, [sp, #24]
  40a2ec:	bl	402110 <strptime@plt>
  40a2f0:	str	x0, [sp, #192]
  40a2f4:	ldr	x0, [sp, #192]
  40a2f8:	cmp	x0, #0x0
  40a2fc:	b.eq	40a310 <tigetstr@plt+0x7d60>  // b.none
  40a300:	ldr	x0, [sp, #192]
  40a304:	ldrsb	w0, [x0]
  40a308:	cmp	w0, #0x0
  40a30c:	b.eq	40a420 <tigetstr@plt+0x7e70>  // b.none
  40a310:	add	x0, sp, #0x78
  40a314:	add	x1, sp, #0x40
  40a318:	ldp	x2, x3, [x1]
  40a31c:	stp	x2, x3, [x0]
  40a320:	ldp	x2, x3, [x1, #16]
  40a324:	stp	x2, x3, [x0, #16]
  40a328:	ldp	x2, x3, [x1, #32]
  40a32c:	stp	x2, x3, [x0, #32]
  40a330:	ldr	x1, [x1, #48]
  40a334:	str	x1, [x0, #48]
  40a338:	add	x0, sp, #0x78
  40a33c:	mov	x2, x0
  40a340:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a344:	add	x1, x0, #0x2b0
  40a348:	ldr	x0, [sp, #24]
  40a34c:	bl	402110 <strptime@plt>
  40a350:	str	x0, [sp, #192]
  40a354:	ldr	x0, [sp, #192]
  40a358:	cmp	x0, #0x0
  40a35c:	b.eq	40a378 <tigetstr@plt+0x7dc8>  // b.none
  40a360:	ldr	x0, [sp, #192]
  40a364:	ldrsb	w0, [x0]
  40a368:	cmp	w0, #0x0
  40a36c:	b.ne	40a378 <tigetstr@plt+0x7dc8>  // b.any
  40a370:	str	wzr, [sp, #120]
  40a374:	b	40a424 <tigetstr@plt+0x7e74>
  40a378:	add	x0, sp, #0x78
  40a37c:	add	x1, sp, #0x40
  40a380:	ldp	x2, x3, [x1]
  40a384:	stp	x2, x3, [x0]
  40a388:	ldp	x2, x3, [x1, #16]
  40a38c:	stp	x2, x3, [x0, #16]
  40a390:	ldp	x2, x3, [x1, #32]
  40a394:	stp	x2, x3, [x0, #32]
  40a398:	ldr	x1, [x1, #48]
  40a39c:	str	x1, [x0, #48]
  40a3a0:	add	x0, sp, #0x78
  40a3a4:	mov	x2, x0
  40a3a8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a3ac:	add	x1, x0, #0x2b8
  40a3b0:	ldr	x0, [sp, #24]
  40a3b4:	bl	402110 <strptime@plt>
  40a3b8:	str	x0, [sp, #192]
  40a3bc:	ldr	x0, [sp, #192]
  40a3c0:	cmp	x0, #0x0
  40a3c4:	b.eq	40a3e0 <tigetstr@plt+0x7e30>  // b.none
  40a3c8:	ldr	x0, [sp, #192]
  40a3cc:	ldrsb	w0, [x0]
  40a3d0:	cmp	w0, #0x0
  40a3d4:	b.ne	40a3e0 <tigetstr@plt+0x7e30>  // b.any
  40a3d8:	str	wzr, [sp, #120]
  40a3dc:	b	40a424 <tigetstr@plt+0x7e74>
  40a3e0:	mov	w0, #0xffffffea            	// #-22
  40a3e4:	b	40a4c8 <tigetstr@plt+0x7f18>
  40a3e8:	nop
  40a3ec:	b	40a424 <tigetstr@plt+0x7e74>
  40a3f0:	nop
  40a3f4:	b	40a424 <tigetstr@plt+0x7e74>
  40a3f8:	nop
  40a3fc:	b	40a424 <tigetstr@plt+0x7e74>
  40a400:	nop
  40a404:	b	40a424 <tigetstr@plt+0x7e74>
  40a408:	nop
  40a40c:	b	40a424 <tigetstr@plt+0x7e74>
  40a410:	nop
  40a414:	b	40a424 <tigetstr@plt+0x7e74>
  40a418:	nop
  40a41c:	b	40a424 <tigetstr@plt+0x7e74>
  40a420:	nop
  40a424:	add	x0, sp, #0x78
  40a428:	bl	4022f0 <mktime@plt>
  40a42c:	str	x0, [sp, #56]
  40a430:	ldr	x0, [sp, #56]
  40a434:	cmn	x0, #0x1
  40a438:	b.ne	40a444 <tigetstr@plt+0x7e94>  // b.any
  40a43c:	mov	w0, #0xffffffea            	// #-22
  40a440:	b	40a4c8 <tigetstr@plt+0x7f18>
  40a444:	ldr	w0, [sp, #212]
  40a448:	cmp	w0, #0x0
  40a44c:	b.lt	40a468 <tigetstr@plt+0x7eb8>  // b.tstop
  40a450:	ldr	w0, [sp, #144]
  40a454:	ldr	w1, [sp, #212]
  40a458:	cmp	w1, w0
  40a45c:	b.eq	40a468 <tigetstr@plt+0x7eb8>  // b.none
  40a460:	mov	w0, #0xffffffea            	// #-22
  40a464:	b	40a4c8 <tigetstr@plt+0x7f18>
  40a468:	ldr	x0, [sp, #56]
  40a46c:	mov	x1, x0
  40a470:	mov	x0, #0x4240                	// #16960
  40a474:	movk	x0, #0xf, lsl #16
  40a478:	mul	x0, x1, x0
  40a47c:	str	x0, [sp, #216]
  40a480:	ldr	x0, [sp, #48]
  40a484:	ldr	x1, [sp, #216]
  40a488:	add	x0, x1, x0
  40a48c:	str	x0, [sp, #216]
  40a490:	ldr	x0, [sp, #40]
  40a494:	ldr	x1, [sp, #216]
  40a498:	cmp	x1, x0
  40a49c:	b.ls	40a4b4 <tigetstr@plt+0x7f04>  // b.plast
  40a4a0:	ldr	x0, [sp, #40]
  40a4a4:	ldr	x1, [sp, #216]
  40a4a8:	sub	x0, x1, x0
  40a4ac:	str	x0, [sp, #216]
  40a4b0:	b	40a4b8 <tigetstr@plt+0x7f08>
  40a4b4:	str	xzr, [sp, #216]
  40a4b8:	ldr	x0, [sp, #16]
  40a4bc:	ldr	x1, [sp, #216]
  40a4c0:	str	x1, [x0]
  40a4c4:	mov	w0, #0x0                   	// #0
  40a4c8:	ldp	x29, x30, [sp], #224
  40a4cc:	ret
  40a4d0:	sub	sp, sp, #0x10
  40a4d4:	str	x0, [sp, #8]
  40a4d8:	ldr	x0, [sp, #8]
  40a4dc:	ldr	w0, [x0, #32]
  40a4e0:	cmp	w0, #0x0
  40a4e4:	b.ge	40a4f0 <tigetstr@plt+0x7f40>  // b.tcont
  40a4e8:	mov	w0, #0x0                   	// #0
  40a4ec:	b	40a4f8 <tigetstr@plt+0x7f48>
  40a4f0:	ldr	x0, [sp, #8]
  40a4f4:	ldr	x0, [x0, #40]
  40a4f8:	add	sp, sp, #0x10
  40a4fc:	ret
  40a500:	stp	x29, x30, [sp, #-96]!
  40a504:	mov	x29, sp
  40a508:	str	x0, [sp, #56]
  40a50c:	str	x1, [sp, #48]
  40a510:	str	w2, [sp, #44]
  40a514:	str	x3, [sp, #32]
  40a518:	str	x4, [sp, #24]
  40a51c:	ldr	x0, [sp, #32]
  40a520:	str	x0, [sp, #88]
  40a524:	ldr	w0, [sp, #44]
  40a528:	and	w0, w0, #0x1
  40a52c:	cmp	w0, #0x0
  40a530:	b.eq	40a5b8 <tigetstr@plt+0x8008>  // b.none
  40a534:	ldr	x0, [sp, #56]
  40a538:	ldr	w0, [x0, #20]
  40a53c:	sxtw	x0, w0
  40a540:	add	x1, x0, #0x76c
  40a544:	ldr	x0, [sp, #56]
  40a548:	ldr	w0, [x0, #16]
  40a54c:	add	w2, w0, #0x1
  40a550:	ldr	x0, [sp, #56]
  40a554:	ldr	w0, [x0, #12]
  40a558:	mov	w5, w0
  40a55c:	mov	w4, w2
  40a560:	mov	x3, x1
  40a564:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a568:	add	x2, x0, #0x2c8
  40a56c:	ldr	x1, [sp, #24]
  40a570:	ldr	x0, [sp, #88]
  40a574:	bl	402120 <snprintf@plt>
  40a578:	str	w0, [sp, #84]
  40a57c:	ldr	w0, [sp, #84]
  40a580:	cmp	w0, #0x0
  40a584:	b.lt	40a864 <tigetstr@plt+0x82b4>  // b.tstop
  40a588:	ldrsw	x0, [sp, #84]
  40a58c:	ldr	x1, [sp, #24]
  40a590:	cmp	x1, x0
  40a594:	b.cc	40a864 <tigetstr@plt+0x82b4>  // b.lo, b.ul, b.last
  40a598:	ldrsw	x0, [sp, #84]
  40a59c:	ldr	x1, [sp, #24]
  40a5a0:	sub	x0, x1, x0
  40a5a4:	str	x0, [sp, #24]
  40a5a8:	ldrsw	x0, [sp, #84]
  40a5ac:	ldr	x1, [sp, #88]
  40a5b0:	add	x0, x1, x0
  40a5b4:	str	x0, [sp, #88]
  40a5b8:	ldr	w0, [sp, #44]
  40a5bc:	and	w0, w0, #0x1
  40a5c0:	cmp	w0, #0x0
  40a5c4:	b.eq	40a61c <tigetstr@plt+0x806c>  // b.none
  40a5c8:	ldr	w0, [sp, #44]
  40a5cc:	and	w0, w0, #0x2
  40a5d0:	cmp	w0, #0x0
  40a5d4:	b.eq	40a61c <tigetstr@plt+0x806c>  // b.none
  40a5d8:	ldr	x0, [sp, #24]
  40a5dc:	cmp	x0, #0x0
  40a5e0:	b.eq	40a86c <tigetstr@plt+0x82bc>  // b.none
  40a5e4:	ldr	w0, [sp, #44]
  40a5e8:	and	w0, w0, #0x20
  40a5ec:	cmp	w0, #0x0
  40a5f0:	b.eq	40a5fc <tigetstr@plt+0x804c>  // b.none
  40a5f4:	mov	w1, #0x54                  	// #84
  40a5f8:	b	40a600 <tigetstr@plt+0x8050>
  40a5fc:	mov	w1, #0x20                  	// #32
  40a600:	ldr	x0, [sp, #88]
  40a604:	add	x2, x0, #0x1
  40a608:	str	x2, [sp, #88]
  40a60c:	strb	w1, [x0]
  40a610:	ldr	x0, [sp, #24]
  40a614:	sub	x0, x0, #0x1
  40a618:	str	x0, [sp, #24]
  40a61c:	ldr	w0, [sp, #44]
  40a620:	and	w0, w0, #0x2
  40a624:	cmp	w0, #0x0
  40a628:	b.eq	40a6a4 <tigetstr@plt+0x80f4>  // b.none
  40a62c:	ldr	x0, [sp, #56]
  40a630:	ldr	w1, [x0, #8]
  40a634:	ldr	x0, [sp, #56]
  40a638:	ldr	w2, [x0, #4]
  40a63c:	ldr	x0, [sp, #56]
  40a640:	ldr	w0, [x0]
  40a644:	mov	w5, w0
  40a648:	mov	w4, w2
  40a64c:	mov	w3, w1
  40a650:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a654:	add	x2, x0, #0x2d8
  40a658:	ldr	x1, [sp, #24]
  40a65c:	ldr	x0, [sp, #88]
  40a660:	bl	402120 <snprintf@plt>
  40a664:	str	w0, [sp, #84]
  40a668:	ldr	w0, [sp, #84]
  40a66c:	cmp	w0, #0x0
  40a670:	b.lt	40a874 <tigetstr@plt+0x82c4>  // b.tstop
  40a674:	ldrsw	x0, [sp, #84]
  40a678:	ldr	x1, [sp, #24]
  40a67c:	cmp	x1, x0
  40a680:	b.cc	40a874 <tigetstr@plt+0x82c4>  // b.lo, b.ul, b.last
  40a684:	ldrsw	x0, [sp, #84]
  40a688:	ldr	x1, [sp, #24]
  40a68c:	sub	x0, x1, x0
  40a690:	str	x0, [sp, #24]
  40a694:	ldrsw	x0, [sp, #84]
  40a698:	ldr	x1, [sp, #88]
  40a69c:	add	x0, x1, x0
  40a6a0:	str	x0, [sp, #88]
  40a6a4:	ldr	w0, [sp, #44]
  40a6a8:	and	w0, w0, #0x8
  40a6ac:	cmp	w0, #0x0
  40a6b0:	b.eq	40a710 <tigetstr@plt+0x8160>  // b.none
  40a6b4:	ldr	x3, [sp, #48]
  40a6b8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a6bc:	add	x2, x0, #0x2e8
  40a6c0:	ldr	x1, [sp, #24]
  40a6c4:	ldr	x0, [sp, #88]
  40a6c8:	bl	402120 <snprintf@plt>
  40a6cc:	str	w0, [sp, #84]
  40a6d0:	ldr	w0, [sp, #84]
  40a6d4:	cmp	w0, #0x0
  40a6d8:	b.lt	40a87c <tigetstr@plt+0x82cc>  // b.tstop
  40a6dc:	ldrsw	x0, [sp, #84]
  40a6e0:	ldr	x1, [sp, #24]
  40a6e4:	cmp	x1, x0
  40a6e8:	b.cc	40a87c <tigetstr@plt+0x82cc>  // b.lo, b.ul, b.last
  40a6ec:	ldrsw	x0, [sp, #84]
  40a6f0:	ldr	x1, [sp, #24]
  40a6f4:	sub	x0, x1, x0
  40a6f8:	str	x0, [sp, #24]
  40a6fc:	ldrsw	x0, [sp, #84]
  40a700:	ldr	x1, [sp, #88]
  40a704:	add	x0, x1, x0
  40a708:	str	x0, [sp, #88]
  40a70c:	b	40a778 <tigetstr@plt+0x81c8>
  40a710:	ldr	w0, [sp, #44]
  40a714:	and	w0, w0, #0x10
  40a718:	cmp	w0, #0x0
  40a71c:	b.eq	40a778 <tigetstr@plt+0x81c8>  // b.none
  40a720:	ldr	x3, [sp, #48]
  40a724:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a728:	add	x2, x0, #0x2f0
  40a72c:	ldr	x1, [sp, #24]
  40a730:	ldr	x0, [sp, #88]
  40a734:	bl	402120 <snprintf@plt>
  40a738:	str	w0, [sp, #84]
  40a73c:	ldr	w0, [sp, #84]
  40a740:	cmp	w0, #0x0
  40a744:	b.lt	40a884 <tigetstr@plt+0x82d4>  // b.tstop
  40a748:	ldrsw	x0, [sp, #84]
  40a74c:	ldr	x1, [sp, #24]
  40a750:	cmp	x1, x0
  40a754:	b.cc	40a884 <tigetstr@plt+0x82d4>  // b.lo, b.ul, b.last
  40a758:	ldrsw	x0, [sp, #84]
  40a75c:	ldr	x1, [sp, #24]
  40a760:	sub	x0, x1, x0
  40a764:	str	x0, [sp, #24]
  40a768:	ldrsw	x0, [sp, #84]
  40a76c:	ldr	x1, [sp, #88]
  40a770:	add	x0, x1, x0
  40a774:	str	x0, [sp, #88]
  40a778:	ldr	w0, [sp, #44]
  40a77c:	and	w0, w0, #0x4
  40a780:	cmp	w0, #0x0
  40a784:	b.eq	40a85c <tigetstr@plt+0x82ac>  // b.none
  40a788:	ldr	x0, [sp, #56]
  40a78c:	bl	40a4d0 <tigetstr@plt+0x7f20>
  40a790:	mov	w1, #0x8889                	// #34953
  40a794:	movk	w1, #0x8888, lsl #16
  40a798:	smull	x1, w0, w1
  40a79c:	lsr	x1, x1, #32
  40a7a0:	add	w1, w0, w1
  40a7a4:	asr	w1, w1, #5
  40a7a8:	asr	w0, w0, #31
  40a7ac:	sub	w0, w1, w0
  40a7b0:	str	w0, [sp, #80]
  40a7b4:	ldr	w0, [sp, #80]
  40a7b8:	mov	w1, #0x8889                	// #34953
  40a7bc:	movk	w1, #0x8888, lsl #16
  40a7c0:	smull	x1, w0, w1
  40a7c4:	lsr	x1, x1, #32
  40a7c8:	add	w1, w0, w1
  40a7cc:	asr	w1, w1, #5
  40a7d0:	asr	w0, w0, #31
  40a7d4:	sub	w0, w1, w0
  40a7d8:	str	w0, [sp, #76]
  40a7dc:	ldr	w2, [sp, #80]
  40a7e0:	mov	w0, #0x8889                	// #34953
  40a7e4:	movk	w0, #0x8888, lsl #16
  40a7e8:	smull	x0, w2, w0
  40a7ec:	lsr	x0, x0, #32
  40a7f0:	add	w0, w2, w0
  40a7f4:	asr	w1, w0, #5
  40a7f8:	asr	w0, w2, #31
  40a7fc:	sub	w1, w1, w0
  40a800:	mov	w0, w1
  40a804:	lsl	w0, w0, #4
  40a808:	sub	w0, w0, w1
  40a80c:	lsl	w0, w0, #2
  40a810:	sub	w1, w2, w0
  40a814:	cmp	w1, #0x0
  40a818:	cneg	w0, w1, lt  // lt = tstop
  40a81c:	str	w0, [sp, #72]
  40a820:	ldr	w4, [sp, #72]
  40a824:	ldr	w3, [sp, #76]
  40a828:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a82c:	add	x2, x0, #0x2f8
  40a830:	ldr	x1, [sp, #24]
  40a834:	ldr	x0, [sp, #88]
  40a838:	bl	402120 <snprintf@plt>
  40a83c:	str	w0, [sp, #84]
  40a840:	ldr	w0, [sp, #84]
  40a844:	cmp	w0, #0x0
  40a848:	b.lt	40a88c <tigetstr@plt+0x82dc>  // b.tstop
  40a84c:	ldrsw	x0, [sp, #84]
  40a850:	ldr	x1, [sp, #24]
  40a854:	cmp	x1, x0
  40a858:	b.cc	40a88c <tigetstr@plt+0x82dc>  // b.lo, b.ul, b.last
  40a85c:	mov	w0, #0x0                   	// #0
  40a860:	b	40a8a4 <tigetstr@plt+0x82f4>
  40a864:	nop
  40a868:	b	40a890 <tigetstr@plt+0x82e0>
  40a86c:	nop
  40a870:	b	40a890 <tigetstr@plt+0x82e0>
  40a874:	nop
  40a878:	b	40a890 <tigetstr@plt+0x82e0>
  40a87c:	nop
  40a880:	b	40a890 <tigetstr@plt+0x82e0>
  40a884:	nop
  40a888:	b	40a890 <tigetstr@plt+0x82e0>
  40a88c:	nop
  40a890:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a894:	add	x0, x0, #0x308
  40a898:	bl	402540 <gettext@plt>
  40a89c:	bl	402460 <warnx@plt>
  40a8a0:	mov	w0, #0xffffffff            	// #-1
  40a8a4:	ldp	x29, x30, [sp], #96
  40a8a8:	ret
  40a8ac:	stp	x29, x30, [sp, #-112]!
  40a8b0:	mov	x29, sp
  40a8b4:	str	x0, [sp, #40]
  40a8b8:	str	w1, [sp, #36]
  40a8bc:	str	x2, [sp, #24]
  40a8c0:	str	x3, [sp, #16]
  40a8c4:	ldr	w0, [sp, #36]
  40a8c8:	and	w0, w0, #0x40
  40a8cc:	cmp	w0, #0x0
  40a8d0:	b.eq	40a8e8 <tigetstr@plt+0x8338>  // b.none
  40a8d4:	ldr	x0, [sp, #40]
  40a8d8:	add	x1, sp, #0x30
  40a8dc:	bl	402240 <gmtime_r@plt>
  40a8e0:	str	x0, [sp, #104]
  40a8e4:	b	40a8f8 <tigetstr@plt+0x8348>
  40a8e8:	ldr	x0, [sp, #40]
  40a8ec:	add	x1, sp, #0x30
  40a8f0:	bl	402070 <localtime_r@plt>
  40a8f4:	str	x0, [sp, #104]
  40a8f8:	ldr	x0, [sp, #104]
  40a8fc:	cmp	x0, #0x0
  40a900:	b.eq	40a924 <tigetstr@plt+0x8374>  // b.none
  40a904:	ldr	x0, [sp, #40]
  40a908:	ldr	x1, [x0, #8]
  40a90c:	add	x0, sp, #0x30
  40a910:	ldr	x4, [sp, #16]
  40a914:	ldr	x3, [sp, #24]
  40a918:	ldr	w2, [sp, #36]
  40a91c:	bl	40a500 <tigetstr@plt+0x7f50>
  40a920:	b	40a94c <tigetstr@plt+0x839c>
  40a924:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40a928:	add	x0, x0, #0x330
  40a92c:	bl	402540 <gettext@plt>
  40a930:	mov	x2, x0
  40a934:	ldr	x0, [sp, #40]
  40a938:	ldr	x0, [x0]
  40a93c:	mov	x1, x0
  40a940:	mov	x0, x2
  40a944:	bl	402460 <warnx@plt>
  40a948:	mov	w0, #0xffffffff            	// #-1
  40a94c:	ldp	x29, x30, [sp], #112
  40a950:	ret
  40a954:	stp	x29, x30, [sp, #-48]!
  40a958:	mov	x29, sp
  40a95c:	str	x0, [sp, #40]
  40a960:	str	w1, [sp, #36]
  40a964:	str	x2, [sp, #24]
  40a968:	str	x3, [sp, #16]
  40a96c:	ldr	x4, [sp, #16]
  40a970:	ldr	x3, [sp, #24]
  40a974:	ldr	w2, [sp, #36]
  40a978:	mov	x1, #0x0                   	// #0
  40a97c:	ldr	x0, [sp, #40]
  40a980:	bl	40a500 <tigetstr@plt+0x7f50>
  40a984:	ldp	x29, x30, [sp], #48
  40a988:	ret
  40a98c:	stp	x29, x30, [sp, #-112]!
  40a990:	mov	x29, sp
  40a994:	str	x0, [sp, #40]
  40a998:	str	w1, [sp, #36]
  40a99c:	str	x2, [sp, #24]
  40a9a0:	str	x3, [sp, #16]
  40a9a4:	ldr	w0, [sp, #36]
  40a9a8:	and	w0, w0, #0x40
  40a9ac:	cmp	w0, #0x0
  40a9b0:	b.eq	40a9cc <tigetstr@plt+0x841c>  // b.none
  40a9b4:	add	x0, sp, #0x30
  40a9b8:	mov	x1, x0
  40a9bc:	ldr	x0, [sp, #40]
  40a9c0:	bl	402240 <gmtime_r@plt>
  40a9c4:	str	x0, [sp, #104]
  40a9c8:	b	40a9e0 <tigetstr@plt+0x8430>
  40a9cc:	add	x0, sp, #0x30
  40a9d0:	mov	x1, x0
  40a9d4:	ldr	x0, [sp, #40]
  40a9d8:	bl	402070 <localtime_r@plt>
  40a9dc:	str	x0, [sp, #104]
  40a9e0:	ldr	x0, [sp, #104]
  40a9e4:	cmp	x0, #0x0
  40a9e8:	b.eq	40aa08 <tigetstr@plt+0x8458>  // b.none
  40a9ec:	add	x0, sp, #0x30
  40a9f0:	ldr	x4, [sp, #16]
  40a9f4:	ldr	x3, [sp, #24]
  40a9f8:	ldr	w2, [sp, #36]
  40a9fc:	mov	x1, #0x0                   	// #0
  40aa00:	bl	40a500 <tigetstr@plt+0x7f50>
  40aa04:	b	40aa2c <tigetstr@plt+0x847c>
  40aa08:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40aa0c:	add	x0, x0, #0x330
  40aa10:	bl	402540 <gettext@plt>
  40aa14:	mov	x2, x0
  40aa18:	ldr	x0, [sp, #40]
  40aa1c:	mov	x1, x0
  40aa20:	mov	x0, x2
  40aa24:	bl	402460 <warnx@plt>
  40aa28:	mov	w0, #0xffffffff            	// #-1
  40aa2c:	ldp	x29, x30, [sp], #112
  40aa30:	ret
  40aa34:	sub	sp, sp, #0x10
  40aa38:	str	x0, [sp, #8]
  40aa3c:	str	x1, [sp]
  40aa40:	ldr	x0, [sp, #8]
  40aa44:	ldr	w1, [x0, #20]
  40aa48:	ldr	x0, [sp]
  40aa4c:	ldr	w0, [x0, #20]
  40aa50:	cmp	w1, w0
  40aa54:	cset	w0, eq  // eq = none
  40aa58:	and	w0, w0, #0xff
  40aa5c:	add	sp, sp, #0x10
  40aa60:	ret
  40aa64:	stp	x29, x30, [sp, #-32]!
  40aa68:	mov	x29, sp
  40aa6c:	str	x0, [sp, #24]
  40aa70:	str	x1, [sp, #16]
  40aa74:	ldr	x0, [sp, #24]
  40aa78:	ldr	w1, [x0, #28]
  40aa7c:	ldr	x0, [sp, #16]
  40aa80:	ldr	w0, [x0, #28]
  40aa84:	cmp	w1, w0
  40aa88:	b.ne	40aaa8 <tigetstr@plt+0x84f8>  // b.any
  40aa8c:	ldr	x1, [sp, #16]
  40aa90:	ldr	x0, [sp, #24]
  40aa94:	bl	40aa34 <tigetstr@plt+0x8484>
  40aa98:	cmp	w0, #0x0
  40aa9c:	b.eq	40aaa8 <tigetstr@plt+0x84f8>  // b.none
  40aaa0:	mov	w0, #0x1                   	// #1
  40aaa4:	b	40aaac <tigetstr@plt+0x84fc>
  40aaa8:	mov	w0, #0x0                   	// #0
  40aaac:	ldp	x29, x30, [sp], #32
  40aab0:	ret
  40aab4:	stp	x29, x30, [sp, #-192]!
  40aab8:	mov	x29, sp
  40aabc:	str	x0, [sp, #56]
  40aac0:	str	x1, [sp, #48]
  40aac4:	str	w2, [sp, #44]
  40aac8:	str	x3, [sp, #32]
  40aacc:	str	x4, [sp, #24]
  40aad0:	str	wzr, [sp, #188]
  40aad4:	ldr	x0, [sp, #48]
  40aad8:	ldr	x0, [x0]
  40aadc:	cmp	x0, #0x0
  40aae0:	b.ne	40aaf0 <tigetstr@plt+0x8540>  // b.any
  40aae4:	mov	x1, #0x0                   	// #0
  40aae8:	ldr	x0, [sp, #48]
  40aaec:	bl	402230 <gettimeofday@plt>
  40aaf0:	add	x0, sp, #0x80
  40aaf4:	mov	x1, x0
  40aaf8:	ldr	x0, [sp, #56]
  40aafc:	bl	402070 <localtime_r@plt>
  40ab00:	ldr	x0, [sp, #48]
  40ab04:	add	x1, sp, #0x48
  40ab08:	bl	402070 <localtime_r@plt>
  40ab0c:	add	x1, sp, #0x48
  40ab10:	add	x0, sp, #0x80
  40ab14:	bl	40aa64 <tigetstr@plt+0x84b4>
  40ab18:	cmp	w0, #0x0
  40ab1c:	b.eq	40ab78 <tigetstr@plt+0x85c8>  // b.none
  40ab20:	ldr	w0, [sp, #136]
  40ab24:	ldr	w1, [sp, #132]
  40ab28:	mov	w4, w1
  40ab2c:	mov	w3, w0
  40ab30:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ab34:	add	x2, x0, #0x350
  40ab38:	ldr	x1, [sp, #24]
  40ab3c:	ldr	x0, [sp, #32]
  40ab40:	bl	402120 <snprintf@plt>
  40ab44:	str	w0, [sp, #188]
  40ab48:	ldr	w0, [sp, #188]
  40ab4c:	cmp	w0, #0x0
  40ab50:	b.lt	40ab64 <tigetstr@plt+0x85b4>  // b.tstop
  40ab54:	ldrsw	x0, [sp, #188]
  40ab58:	ldr	x1, [sp, #24]
  40ab5c:	cmp	x1, x0
  40ab60:	b.cs	40ab6c <tigetstr@plt+0x85bc>  // b.hs, b.nlast
  40ab64:	mov	w0, #0xffffffff            	// #-1
  40ab68:	b	40ac1c <tigetstr@plt+0x866c>
  40ab6c:	mov	w0, #0x1                   	// #1
  40ab70:	str	w0, [sp, #188]
  40ab74:	b	40ac04 <tigetstr@plt+0x8654>
  40ab78:	add	x1, sp, #0x48
  40ab7c:	add	x0, sp, #0x80
  40ab80:	bl	40aa34 <tigetstr@plt+0x8484>
  40ab84:	cmp	w0, #0x0
  40ab88:	b.eq	40abe4 <tigetstr@plt+0x8634>  // b.none
  40ab8c:	ldr	w0, [sp, #44]
  40ab90:	and	w0, w0, #0x2
  40ab94:	cmp	w0, #0x0
  40ab98:	b.eq	40abc0 <tigetstr@plt+0x8610>  // b.none
  40ab9c:	add	x0, sp, #0x80
  40aba0:	mov	x3, x0
  40aba4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40aba8:	add	x2, x0, #0x360
  40abac:	ldr	x1, [sp, #24]
  40abb0:	ldr	x0, [sp, #32]
  40abb4:	bl	4020c0 <strftime@plt>
  40abb8:	str	w0, [sp, #188]
  40abbc:	b	40ac04 <tigetstr@plt+0x8654>
  40abc0:	add	x0, sp, #0x80
  40abc4:	mov	x3, x0
  40abc8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40abcc:	add	x2, x0, #0x370
  40abd0:	ldr	x1, [sp, #24]
  40abd4:	ldr	x0, [sp, #32]
  40abd8:	bl	4020c0 <strftime@plt>
  40abdc:	str	w0, [sp, #188]
  40abe0:	b	40ac04 <tigetstr@plt+0x8654>
  40abe4:	add	x0, sp, #0x80
  40abe8:	mov	x3, x0
  40abec:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40abf0:	add	x2, x0, #0x378
  40abf4:	ldr	x1, [sp, #24]
  40abf8:	ldr	x0, [sp, #32]
  40abfc:	bl	4020c0 <strftime@plt>
  40ac00:	str	w0, [sp, #188]
  40ac04:	ldr	w0, [sp, #188]
  40ac08:	cmp	w0, #0x0
  40ac0c:	b.gt	40ac18 <tigetstr@plt+0x8668>
  40ac10:	mov	w0, #0xffffffff            	// #-1
  40ac14:	b	40ac1c <tigetstr@plt+0x866c>
  40ac18:	mov	w0, #0x0                   	// #0
  40ac1c:	ldp	x29, x30, [sp], #192
  40ac20:	ret
  40ac24:	stp	x29, x30, [sp, #-64]!
  40ac28:	mov	x29, sp
  40ac2c:	str	x0, [sp, #24]
  40ac30:	ldr	x0, [sp, #24]
  40ac34:	bl	402520 <getenv@plt>
  40ac38:	str	x0, [sp, #56]
  40ac3c:	ldr	x0, [sp, #56]
  40ac40:	cmp	x0, #0x0
  40ac44:	b.eq	40accc <tigetstr@plt+0x871c>  // b.none
  40ac48:	str	xzr, [sp, #40]
  40ac4c:	bl	402510 <__errno_location@plt>
  40ac50:	str	wzr, [x0]
  40ac54:	add	x0, sp, #0x28
  40ac58:	mov	w2, #0xa                   	// #10
  40ac5c:	mov	x1, x0
  40ac60:	ldr	x0, [sp, #56]
  40ac64:	bl	4023a0 <strtol@plt>
  40ac68:	str	x0, [sp, #48]
  40ac6c:	bl	402510 <__errno_location@plt>
  40ac70:	ldr	w0, [x0]
  40ac74:	cmp	w0, #0x0
  40ac78:	b.ne	40accc <tigetstr@plt+0x871c>  // b.any
  40ac7c:	ldr	x0, [sp, #40]
  40ac80:	cmp	x0, #0x0
  40ac84:	b.eq	40accc <tigetstr@plt+0x871c>  // b.none
  40ac88:	ldr	x0, [sp, #40]
  40ac8c:	ldrsb	w0, [x0]
  40ac90:	cmp	w0, #0x0
  40ac94:	b.ne	40accc <tigetstr@plt+0x871c>  // b.any
  40ac98:	ldr	x0, [sp, #40]
  40ac9c:	ldr	x1, [sp, #56]
  40aca0:	cmp	x1, x0
  40aca4:	b.cs	40accc <tigetstr@plt+0x871c>  // b.hs, b.nlast
  40aca8:	ldr	x0, [sp, #48]
  40acac:	cmp	x0, #0x0
  40acb0:	b.le	40accc <tigetstr@plt+0x871c>
  40acb4:	ldr	x1, [sp, #48]
  40acb8:	mov	x0, #0x7fffffff            	// #2147483647
  40acbc:	cmp	x1, x0
  40acc0:	b.gt	40accc <tigetstr@plt+0x871c>
  40acc4:	ldr	x0, [sp, #48]
  40acc8:	b	40acd0 <tigetstr@plt+0x8720>
  40accc:	mov	w0, #0xffffffff            	// #-1
  40acd0:	ldp	x29, x30, [sp], #64
  40acd4:	ret
  40acd8:	stp	x29, x30, [sp, #-48]!
  40acdc:	mov	x29, sp
  40ace0:	str	x0, [sp, #24]
  40ace4:	str	x1, [sp, #16]
  40ace8:	str	wzr, [sp, #44]
  40acec:	str	wzr, [sp, #40]
  40acf0:	add	x0, sp, #0x20
  40acf4:	mov	x2, x0
  40acf8:	mov	x1, #0x5413                	// #21523
  40acfc:	mov	w0, #0x1                   	// #1
  40ad00:	bl	402580 <ioctl@plt>
  40ad04:	cmp	w0, #0x0
  40ad08:	b.ne	40ad1c <tigetstr@plt+0x876c>  // b.any
  40ad0c:	ldrh	w0, [sp, #34]
  40ad10:	str	w0, [sp, #44]
  40ad14:	ldrh	w0, [sp, #32]
  40ad18:	str	w0, [sp, #40]
  40ad1c:	ldr	x0, [sp, #24]
  40ad20:	cmp	x0, #0x0
  40ad24:	b.eq	40ad50 <tigetstr@plt+0x87a0>  // b.none
  40ad28:	ldr	w0, [sp, #44]
  40ad2c:	cmp	w0, #0x0
  40ad30:	b.gt	40ad44 <tigetstr@plt+0x8794>
  40ad34:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ad38:	add	x0, x0, #0x500
  40ad3c:	bl	40ac24 <tigetstr@plt+0x8674>
  40ad40:	str	w0, [sp, #44]
  40ad44:	ldr	x0, [sp, #24]
  40ad48:	ldr	w1, [sp, #44]
  40ad4c:	str	w1, [x0]
  40ad50:	ldr	x0, [sp, #16]
  40ad54:	cmp	x0, #0x0
  40ad58:	b.eq	40ad84 <tigetstr@plt+0x87d4>  // b.none
  40ad5c:	ldr	w0, [sp, #40]
  40ad60:	cmp	w0, #0x0
  40ad64:	b.gt	40ad78 <tigetstr@plt+0x87c8>
  40ad68:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ad6c:	add	x0, x0, #0x508
  40ad70:	bl	40ac24 <tigetstr@plt+0x8674>
  40ad74:	str	w0, [sp, #40]
  40ad78:	ldr	x0, [sp, #16]
  40ad7c:	ldr	w1, [sp, #40]
  40ad80:	str	w1, [x0]
  40ad84:	mov	w0, #0x0                   	// #0
  40ad88:	ldp	x29, x30, [sp], #48
  40ad8c:	ret
  40ad90:	stp	x29, x30, [sp, #-48]!
  40ad94:	mov	x29, sp
  40ad98:	str	w0, [sp, #28]
  40ad9c:	str	wzr, [sp, #44]
  40ada0:	add	x0, sp, #0x2c
  40ada4:	mov	x1, #0x0                   	// #0
  40ada8:	bl	40acd8 <tigetstr@plt+0x8728>
  40adac:	ldr	w0, [sp, #44]
  40adb0:	cmp	w0, #0x0
  40adb4:	b.le	40adc0 <tigetstr@plt+0x8810>
  40adb8:	ldr	w0, [sp, #44]
  40adbc:	b	40adc4 <tigetstr@plt+0x8814>
  40adc0:	ldr	w0, [sp, #28]
  40adc4:	ldp	x29, x30, [sp], #48
  40adc8:	ret
  40adcc:	stp	x29, x30, [sp, #-16]!
  40add0:	mov	x29, sp
  40add4:	mov	w0, #0x0                   	// #0
  40add8:	bl	402470 <isatty@plt>
  40addc:	cmp	w0, #0x0
  40ade0:	b.eq	40adec <tigetstr@plt+0x883c>  // b.none
  40ade4:	mov	w0, #0x0                   	// #0
  40ade8:	b	40ae20 <tigetstr@plt+0x8870>
  40adec:	mov	w0, #0x1                   	// #1
  40adf0:	bl	402470 <isatty@plt>
  40adf4:	cmp	w0, #0x0
  40adf8:	b.eq	40ae04 <tigetstr@plt+0x8854>  // b.none
  40adfc:	mov	w0, #0x1                   	// #1
  40ae00:	b	40ae20 <tigetstr@plt+0x8870>
  40ae04:	mov	w0, #0x2                   	// #2
  40ae08:	bl	402470 <isatty@plt>
  40ae0c:	cmp	w0, #0x0
  40ae10:	b.eq	40ae1c <tigetstr@plt+0x886c>  // b.none
  40ae14:	mov	w0, #0x2                   	// #2
  40ae18:	b	40ae20 <tigetstr@plt+0x8870>
  40ae1c:	mov	w0, #0xffffffea            	// #-22
  40ae20:	ldp	x29, x30, [sp], #16
  40ae24:	ret
  40ae28:	stp	x29, x30, [sp, #-80]!
  40ae2c:	mov	x29, sp
  40ae30:	str	x0, [sp, #40]
  40ae34:	str	x1, [sp, #32]
  40ae38:	str	x2, [sp, #24]
  40ae3c:	ldr	x0, [sp, #32]
  40ae40:	cmp	x0, #0x0
  40ae44:	b.eq	40ae50 <tigetstr@plt+0x88a0>  // b.none
  40ae48:	ldr	x0, [sp, #32]
  40ae4c:	str	xzr, [x0]
  40ae50:	ldr	x0, [sp, #40]
  40ae54:	cmp	x0, #0x0
  40ae58:	b.eq	40ae64 <tigetstr@plt+0x88b4>  // b.none
  40ae5c:	ldr	x0, [sp, #40]
  40ae60:	str	xzr, [x0]
  40ae64:	ldr	x0, [sp, #24]
  40ae68:	cmp	x0, #0x0
  40ae6c:	b.eq	40ae78 <tigetstr@plt+0x88c8>  // b.none
  40ae70:	ldr	x0, [sp, #24]
  40ae74:	str	xzr, [x0]
  40ae78:	bl	40adcc <tigetstr@plt+0x881c>
  40ae7c:	str	w0, [sp, #60]
  40ae80:	ldr	w0, [sp, #60]
  40ae84:	cmp	w0, #0x0
  40ae88:	b.ge	40ae94 <tigetstr@plt+0x88e4>  // b.tcont
  40ae8c:	ldr	w0, [sp, #60]
  40ae90:	b	40afac <tigetstr@plt+0x89fc>
  40ae94:	ldr	w0, [sp, #60]
  40ae98:	bl	402060 <ttyname@plt>
  40ae9c:	str	x0, [sp, #72]
  40aea0:	ldr	x0, [sp, #72]
  40aea4:	cmp	x0, #0x0
  40aea8:	b.ne	40aeb4 <tigetstr@plt+0x8904>  // b.any
  40aeac:	mov	w0, #0xffffffff            	// #-1
  40aeb0:	b	40afac <tigetstr@plt+0x89fc>
  40aeb4:	ldr	x0, [sp, #40]
  40aeb8:	cmp	x0, #0x0
  40aebc:	b.eq	40aecc <tigetstr@plt+0x891c>  // b.none
  40aec0:	ldr	x0, [sp, #40]
  40aec4:	ldr	x1, [sp, #72]
  40aec8:	str	x1, [x0]
  40aecc:	ldr	x0, [sp, #32]
  40aed0:	cmp	x0, #0x0
  40aed4:	b.ne	40aee4 <tigetstr@plt+0x8934>  // b.any
  40aed8:	ldr	x0, [sp, #24]
  40aedc:	cmp	x0, #0x0
  40aee0:	b.eq	40af14 <tigetstr@plt+0x8964>  // b.none
  40aee4:	mov	x2, #0x5                   	// #5
  40aee8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40aeec:	add	x1, x0, #0x510
  40aef0:	ldr	x0, [sp, #72]
  40aef4:	bl	4021e0 <strncmp@plt>
  40aef8:	cmp	w0, #0x0
  40aefc:	b.ne	40af0c <tigetstr@plt+0x895c>  // b.any
  40af00:	ldr	x0, [sp, #72]
  40af04:	add	x0, x0, #0x5
  40af08:	b	40af10 <tigetstr@plt+0x8960>
  40af0c:	ldr	x0, [sp, #72]
  40af10:	str	x0, [sp, #72]
  40af14:	ldr	x0, [sp, #32]
  40af18:	cmp	x0, #0x0
  40af1c:	b.eq	40af2c <tigetstr@plt+0x897c>  // b.none
  40af20:	ldr	x0, [sp, #32]
  40af24:	ldr	x1, [sp, #72]
  40af28:	str	x1, [x0]
  40af2c:	ldr	x0, [sp, #24]
  40af30:	cmp	x0, #0x0
  40af34:	b.eq	40afa8 <tigetstr@plt+0x89f8>  // b.none
  40af38:	ldr	x0, [sp, #72]
  40af3c:	str	x0, [sp, #64]
  40af40:	b	40af8c <tigetstr@plt+0x89dc>
  40af44:	bl	402390 <__ctype_b_loc@plt>
  40af48:	ldr	x1, [x0]
  40af4c:	ldr	x0, [sp, #64]
  40af50:	ldrsb	w0, [x0]
  40af54:	sxtb	x0, w0
  40af58:	lsl	x0, x0, #1
  40af5c:	add	x0, x1, x0
  40af60:	ldrh	w0, [x0]
  40af64:	and	w0, w0, #0x800
  40af68:	cmp	w0, #0x0
  40af6c:	b.eq	40af80 <tigetstr@plt+0x89d0>  // b.none
  40af70:	ldr	x0, [sp, #24]
  40af74:	ldr	x1, [sp, #64]
  40af78:	str	x1, [x0]
  40af7c:	b	40afa8 <tigetstr@plt+0x89f8>
  40af80:	ldr	x0, [sp, #64]
  40af84:	add	x0, x0, #0x1
  40af88:	str	x0, [sp, #64]
  40af8c:	ldr	x0, [sp, #64]
  40af90:	cmp	x0, #0x0
  40af94:	b.eq	40afa8 <tigetstr@plt+0x89f8>  // b.none
  40af98:	ldr	x0, [sp, #64]
  40af9c:	ldrsb	w0, [x0]
  40afa0:	cmp	w0, #0x0
  40afa4:	b.ne	40af44 <tigetstr@plt+0x8994>  // b.any
  40afa8:	mov	w0, #0x0                   	// #0
  40afac:	ldp	x29, x30, [sp], #80
  40afb0:	ret
  40afb4:	stp	x29, x30, [sp, #-32]!
  40afb8:	mov	x29, sp
  40afbc:	str	x0, [sp, #24]
  40afc0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40afc4:	add	x0, x0, #0x518
  40afc8:	bl	402520 <getenv@plt>
  40afcc:	mov	x1, x0
  40afd0:	ldr	x0, [sp, #24]
  40afd4:	str	x1, [x0]
  40afd8:	ldr	x0, [sp, #24]
  40afdc:	ldr	x0, [x0]
  40afe0:	cmp	x0, #0x0
  40afe4:	b.eq	40aff0 <tigetstr@plt+0x8a40>  // b.none
  40afe8:	mov	w0, #0xffffffea            	// #-22
  40afec:	b	40aff4 <tigetstr@plt+0x8a44>
  40aff0:	mov	w0, #0x0                   	// #0
  40aff4:	ldp	x29, x30, [sp], #32
  40aff8:	ret
  40affc:	stp	x29, x30, [sp, #-32]!
  40b000:	mov	x29, sp
  40b004:	str	x0, [sp, #24]
  40b008:	str	x1, [sp, #16]
  40b00c:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b010:	ldr	x0, [x0, #4056]
  40b014:	ldr	x0, [x0]
  40b018:	mov	x2, x0
  40b01c:	ldr	x1, [sp, #16]
  40b020:	ldr	x0, [sp, #24]
  40b024:	bl	40d174 <tigetstr@plt+0xabc4>
  40b028:	nop
  40b02c:	ldp	x29, x30, [sp], #32
  40b030:	ret
  40b034:	stp	x29, x30, [sp, #-16]!
  40b038:	mov	x29, sp
  40b03c:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b040:	ldr	x0, [x0, #4056]
  40b044:	ldr	x0, [x0]
  40b048:	bl	40d1c0 <tigetstr@plt+0xac10>
  40b04c:	nop
  40b050:	ldp	x29, x30, [sp], #16
  40b054:	ret
  40b058:	stp	x29, x30, [sp, #-32]!
  40b05c:	mov	x29, sp
  40b060:	str	x0, [sp, #24]
  40b064:	b	40b074 <tigetstr@plt+0x8ac4>
  40b068:	ldr	x0, [sp, #24]
  40b06c:	add	x0, x0, #0x1
  40b070:	str	x0, [sp, #24]
  40b074:	bl	402390 <__ctype_b_loc@plt>
  40b078:	ldr	x1, [x0]
  40b07c:	ldr	x0, [sp, #24]
  40b080:	ldrsb	w0, [x0]
  40b084:	sxtb	x0, w0
  40b088:	lsl	x0, x0, #1
  40b08c:	add	x0, x1, x0
  40b090:	ldrh	w0, [x0]
  40b094:	and	w0, w0, #0x1
  40b098:	cmp	w0, #0x0
  40b09c:	b.ne	40b068 <tigetstr@plt+0x8ab8>  // b.any
  40b0a0:	ldr	x0, [sp, #24]
  40b0a4:	ldp	x29, x30, [sp], #32
  40b0a8:	ret
  40b0ac:	stp	x29, x30, [sp, #-288]!
  40b0b0:	mov	x29, sp
  40b0b4:	str	x0, [sp, #56]
  40b0b8:	str	x1, [sp, #232]
  40b0bc:	str	x2, [sp, #240]
  40b0c0:	str	x3, [sp, #248]
  40b0c4:	str	x4, [sp, #256]
  40b0c8:	str	x5, [sp, #264]
  40b0cc:	str	x6, [sp, #272]
  40b0d0:	str	x7, [sp, #280]
  40b0d4:	str	q0, [sp, #96]
  40b0d8:	str	q1, [sp, #112]
  40b0dc:	str	q2, [sp, #128]
  40b0e0:	str	q3, [sp, #144]
  40b0e4:	str	q4, [sp, #160]
  40b0e8:	str	q5, [sp, #176]
  40b0ec:	str	q6, [sp, #192]
  40b0f0:	str	q7, [sp, #208]
  40b0f4:	add	x0, sp, #0x120
  40b0f8:	str	x0, [sp, #64]
  40b0fc:	add	x0, sp, #0x120
  40b100:	str	x0, [sp, #72]
  40b104:	add	x0, sp, #0xe0
  40b108:	str	x0, [sp, #80]
  40b10c:	mov	w0, #0xffffffc8            	// #-56
  40b110:	str	w0, [sp, #88]
  40b114:	mov	w0, #0xffffff80            	// #-128
  40b118:	str	w0, [sp, #92]
  40b11c:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b120:	ldr	x0, [x0, #4048]
  40b124:	ldr	x4, [x0]
  40b128:	add	x2, sp, #0x10
  40b12c:	add	x3, sp, #0x40
  40b130:	ldp	x0, x1, [x3]
  40b134:	stp	x0, x1, [x2]
  40b138:	ldp	x0, x1, [x3, #16]
  40b13c:	stp	x0, x1, [x2, #16]
  40b140:	add	x0, sp, #0x10
  40b144:	mov	x2, x0
  40b148:	ldr	x1, [sp, #56]
  40b14c:	mov	x0, x4
  40b150:	bl	4024e0 <vfprintf@plt>
  40b154:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b158:	ldr	x0, [x0, #4048]
  40b15c:	ldr	x0, [x0]
  40b160:	mov	x1, x0
  40b164:	mov	w0, #0xa                   	// #10
  40b168:	bl	4020e0 <fputc@plt>
  40b16c:	nop
  40b170:	ldp	x29, x30, [sp], #288
  40b174:	ret
  40b178:	stp	x29, x30, [sp, #-80]!
  40b17c:	mov	x29, sp
  40b180:	str	x0, [sp, #24]
  40b184:	str	x1, [sp, #16]
  40b188:	add	x0, sp, #0x20
  40b18c:	mov	w2, #0x0                   	// #0
  40b190:	mov	x1, x0
  40b194:	ldr	x0, [sp, #16]
  40b198:	bl	401fa0 <strtoul@plt>
  40b19c:	str	w0, [sp, #76]
  40b1a0:	ldr	x0, [sp, #32]
  40b1a4:	cmp	x0, #0x0
  40b1a8:	b.eq	40b2c0 <tigetstr@plt+0x8d10>  // b.none
  40b1ac:	ldr	x0, [sp, #32]
  40b1b0:	ldrsb	w0, [x0]
  40b1b4:	cmp	w0, #0x0
  40b1b8:	b.eq	40b2c0 <tigetstr@plt+0x8d10>  // b.none
  40b1bc:	ldr	x0, [sp, #24]
  40b1c0:	cmp	x0, #0x0
  40b1c4:	b.eq	40b2c0 <tigetstr@plt+0x8d10>  // b.none
  40b1c8:	ldr	x0, [sp, #24]
  40b1cc:	ldr	x0, [x0]
  40b1d0:	cmp	x0, #0x0
  40b1d4:	b.eq	40b2c0 <tigetstr@plt+0x8d10>  // b.none
  40b1d8:	str	wzr, [sp, #76]
  40b1dc:	ldr	x0, [sp, #16]
  40b1e0:	bl	4022a0 <strdup@plt>
  40b1e4:	str	x0, [sp, #48]
  40b1e8:	ldr	x0, [sp, #48]
  40b1ec:	str	x0, [sp, #64]
  40b1f0:	ldr	x0, [sp, #64]
  40b1f4:	cmp	x0, #0x0
  40b1f8:	b.ne	40b284 <tigetstr@plt+0x8cd4>  // b.any
  40b1fc:	ldr	w0, [sp, #76]
  40b200:	b	40b2f4 <tigetstr@plt+0x8d44>
  40b204:	ldr	x0, [sp, #32]
  40b208:	str	x0, [sp, #64]
  40b20c:	ldr	x0, [sp, #24]
  40b210:	str	x0, [sp, #56]
  40b214:	b	40b258 <tigetstr@plt+0x8ca8>
  40b218:	ldr	x0, [sp, #56]
  40b21c:	ldr	x0, [x0]
  40b220:	mov	x1, x0
  40b224:	ldr	x0, [sp, #40]
  40b228:	bl	402370 <strcmp@plt>
  40b22c:	cmp	w0, #0x0
  40b230:	b.ne	40b24c <tigetstr@plt+0x8c9c>  // b.any
  40b234:	ldr	x0, [sp, #56]
  40b238:	ldr	w0, [x0, #8]
  40b23c:	ldr	w1, [sp, #76]
  40b240:	orr	w0, w1, w0
  40b244:	str	w0, [sp, #76]
  40b248:	b	40b274 <tigetstr@plt+0x8cc4>
  40b24c:	ldr	x0, [sp, #56]
  40b250:	add	x0, x0, #0x18
  40b254:	str	x0, [sp, #56]
  40b258:	ldr	x0, [sp, #56]
  40b25c:	cmp	x0, #0x0
  40b260:	b.eq	40b274 <tigetstr@plt+0x8cc4>  // b.none
  40b264:	ldr	x0, [sp, #56]
  40b268:	ldr	x0, [x0]
  40b26c:	cmp	x0, #0x0
  40b270:	b.ne	40b218 <tigetstr@plt+0x8c68>  // b.any
  40b274:	ldr	w1, [sp, #76]
  40b278:	mov	w0, #0xffff                	// #65535
  40b27c:	cmp	w1, w0
  40b280:	b.eq	40b2b0 <tigetstr@plt+0x8d00>  // b.none
  40b284:	add	x0, sp, #0x20
  40b288:	mov	x2, x0
  40b28c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b290:	add	x1, x0, #0x520
  40b294:	ldr	x0, [sp, #64]
  40b298:	bl	402190 <strtok_r@plt>
  40b29c:	str	x0, [sp, #40]
  40b2a0:	ldr	x0, [sp, #40]
  40b2a4:	cmp	x0, #0x0
  40b2a8:	b.ne	40b204 <tigetstr@plt+0x8c54>  // b.any
  40b2ac:	b	40b2b4 <tigetstr@plt+0x8d04>
  40b2b0:	nop
  40b2b4:	ldr	x0, [sp, #48]
  40b2b8:	bl	4023b0 <free@plt>
  40b2bc:	b	40b2f0 <tigetstr@plt+0x8d40>
  40b2c0:	ldr	x0, [sp, #32]
  40b2c4:	cmp	x0, #0x0
  40b2c8:	b.eq	40b2f0 <tigetstr@plt+0x8d40>  // b.none
  40b2cc:	ldr	x2, [sp, #32]
  40b2d0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b2d4:	add	x1, x0, #0x528
  40b2d8:	mov	x0, x2
  40b2dc:	bl	402370 <strcmp@plt>
  40b2e0:	cmp	w0, #0x0
  40b2e4:	b.ne	40b2f0 <tigetstr@plt+0x8d40>  // b.any
  40b2e8:	mov	w0, #0xffff                	// #65535
  40b2ec:	str	w0, [sp, #76]
  40b2f0:	ldr	w0, [sp, #76]
  40b2f4:	ldp	x29, x30, [sp], #80
  40b2f8:	ret
  40b2fc:	stp	x29, x30, [sp, #-48]!
  40b300:	mov	x29, sp
  40b304:	str	x0, [sp, #24]
  40b308:	str	x1, [sp, #16]
  40b30c:	ldr	x0, [sp, #24]
  40b310:	str	x0, [sp, #40]
  40b314:	ldr	x0, [sp, #16]
  40b318:	str	x0, [sp, #32]
  40b31c:	ldr	x0, [sp, #40]
  40b320:	ldr	x2, [x0]
  40b324:	ldr	x0, [sp, #32]
  40b328:	ldr	x0, [x0]
  40b32c:	mov	x1, x0
  40b330:	mov	x0, x2
  40b334:	bl	402370 <strcmp@plt>
  40b338:	ldp	x29, x30, [sp], #48
  40b33c:	ret
  40b340:	stp	x29, x30, [sp, #-32]!
  40b344:	mov	x29, sp
  40b348:	str	x0, [sp, #24]
  40b34c:	ldr	x0, [sp, #24]
  40b350:	cmp	x0, #0x0
  40b354:	b.eq	40b3a8 <tigetstr@plt+0x8df8>  // b.none
  40b358:	ldr	x0, [sp, #24]
  40b35c:	bl	40c5d4 <tigetstr@plt+0xa024>
  40b360:	ldr	x0, [sp, #24]
  40b364:	ldr	x0, [x0, #16]
  40b368:	bl	4023b0 <free@plt>
  40b36c:	ldr	x0, [sp, #24]
  40b370:	str	xzr, [x0, #16]
  40b374:	ldr	x0, [sp, #24]
  40b378:	str	xzr, [x0]
  40b37c:	ldr	x0, [sp, #24]
  40b380:	str	xzr, [x0, #8]
  40b384:	ldr	x0, [sp, #24]
  40b388:	mov	w1, #0x3                   	// #3
  40b38c:	str	w1, [x0, #48]
  40b390:	ldr	x0, [sp, #24]
  40b394:	add	x0, x0, #0x38
  40b398:	mov	x2, #0xc                   	// #12
  40b39c:	mov	w1, #0x0                   	// #0
  40b3a0:	bl	402220 <memset@plt>
  40b3a4:	b	40b3ac <tigetstr@plt+0x8dfc>
  40b3a8:	nop
  40b3ac:	ldp	x29, x30, [sp], #32
  40b3b0:	ret
  40b3b4:	stp	x29, x30, [sp, #-48]!
  40b3b8:	mov	x29, sp
  40b3bc:	str	x0, [sp, #24]
  40b3c0:	ldr	x0, [sp, #24]
  40b3c4:	cmp	x0, #0x0
  40b3c8:	b.eq	40b6b4 <tigetstr@plt+0x9104>  // b.none
  40b3cc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b3d0:	add	x0, x0, #0x548
  40b3d4:	bl	402330 <puts@plt>
  40b3d8:	ldr	x0, [sp, #24]
  40b3dc:	ldr	x0, [x0]
  40b3e0:	mov	x1, x0
  40b3e4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b3e8:	add	x0, x0, #0x550
  40b3ec:	bl	4024f0 <printf@plt>
  40b3f0:	ldr	x0, [sp, #24]
  40b3f4:	ldr	x0, [x0, #8]
  40b3f8:	mov	x1, x0
  40b3fc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b400:	add	x0, x0, #0x568
  40b404:	bl	4024f0 <printf@plt>
  40b408:	ldr	x0, [sp, #24]
  40b40c:	ldr	x0, [x0, #16]
  40b410:	mov	x1, x0
  40b414:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b418:	add	x0, x0, #0x580
  40b41c:	bl	4024f0 <printf@plt>
  40b420:	ldr	x0, [sp, #24]
  40b424:	ldr	w0, [x0, #48]
  40b428:	cmp	w0, #0x3
  40b42c:	b.eq	40b490 <tigetstr@plt+0x8ee0>  // b.none
  40b430:	ldr	x0, [sp, #24]
  40b434:	ldr	w0, [x0, #48]
  40b438:	cmp	w0, #0x0
  40b43c:	b.eq	40b484 <tigetstr@plt+0x8ed4>  // b.none
  40b440:	ldr	x0, [sp, #24]
  40b444:	ldr	w0, [x0, #48]
  40b448:	cmp	w0, #0x1
  40b44c:	b.eq	40b478 <tigetstr@plt+0x8ec8>  // b.none
  40b450:	ldr	x0, [sp, #24]
  40b454:	ldr	w0, [x0, #48]
  40b458:	cmp	w0, #0x2
  40b45c:	b.ne	40b46c <tigetstr@plt+0x8ebc>  // b.any
  40b460:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b464:	add	x0, x0, #0x598
  40b468:	b	40b498 <tigetstr@plt+0x8ee8>
  40b46c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b470:	add	x0, x0, #0x5a0
  40b474:	b	40b498 <tigetstr@plt+0x8ee8>
  40b478:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b47c:	add	x0, x0, #0x5a8
  40b480:	b	40b498 <tigetstr@plt+0x8ee8>
  40b484:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b488:	add	x0, x0, #0x5b0
  40b48c:	b	40b498 <tigetstr@plt+0x8ee8>
  40b490:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b494:	add	x0, x0, #0x5b8
  40b498:	mov	x1, x0
  40b49c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b4a0:	add	x0, x0, #0x5c8
  40b4a4:	bl	4024f0 <printf@plt>
  40b4a8:	ldr	x0, [sp, #24]
  40b4ac:	ldrb	w0, [x0, #52]
  40b4b0:	ubfx	x0, x0, #0, #1
  40b4b4:	and	w0, w0, #0xff
  40b4b8:	mov	w1, w0
  40b4bc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b4c0:	add	x0, x0, #0x5d8
  40b4c4:	bl	4024f0 <printf@plt>
  40b4c8:	ldr	x0, [sp, #24]
  40b4cc:	ldrb	w0, [x0, #52]
  40b4d0:	ubfx	x0, x0, #1, #1
  40b4d4:	and	w0, w0, #0xff
  40b4d8:	mov	w1, w0
  40b4dc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b4e0:	add	x0, x0, #0x5f0
  40b4e4:	bl	4024f0 <printf@plt>
  40b4e8:	ldr	x0, [sp, #24]
  40b4ec:	ldrb	w0, [x0, #52]
  40b4f0:	ubfx	x0, x0, #3, #1
  40b4f4:	and	w0, w0, #0xff
  40b4f8:	mov	w1, w0
  40b4fc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b500:	add	x0, x0, #0x600
  40b504:	bl	4024f0 <printf@plt>
  40b508:	ldr	x0, [sp, #24]
  40b50c:	ldrb	w0, [x0, #52]
  40b510:	ubfx	x0, x0, #2, #1
  40b514:	and	w0, w0, #0xff
  40b518:	mov	w1, w0
  40b51c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b520:	add	x0, x0, #0x618
  40b524:	bl	4024f0 <printf@plt>
  40b528:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b52c:	ldr	x0, [x0, #4056]
  40b530:	ldr	x0, [x0]
  40b534:	mov	x1, x0
  40b538:	mov	w0, #0xa                   	// #10
  40b53c:	bl	4020e0 <fputc@plt>
  40b540:	str	xzr, [sp, #40]
  40b544:	b	40b5d0 <tigetstr@plt+0x9020>
  40b548:	ldr	x0, [sp, #40]
  40b54c:	cmp	x0, #0x0
  40b550:	b.eq	40b590 <tigetstr@plt+0x8fe0>  // b.none
  40b554:	ldr	x0, [sp, #40]
  40b558:	cmp	x0, #0x1
  40b55c:	b.eq	40b584 <tigetstr@plt+0x8fd4>  // b.none
  40b560:	ldr	x0, [sp, #40]
  40b564:	cmp	x0, #0x2
  40b568:	b.ne	40b578 <tigetstr@plt+0x8fc8>  // b.any
  40b56c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b570:	add	x0, x0, #0x630
  40b574:	b	40b598 <tigetstr@plt+0x8fe8>
  40b578:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b57c:	add	x0, x0, #0x5a0
  40b580:	b	40b598 <tigetstr@plt+0x8fe8>
  40b584:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b588:	add	x0, x0, #0x638
  40b58c:	b	40b598 <tigetstr@plt+0x8fe8>
  40b590:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b594:	add	x0, x0, #0x640
  40b598:	ldr	x2, [sp, #24]
  40b59c:	ldr	x1, [sp, #40]
  40b5a0:	add	x1, x1, #0xc
  40b5a4:	lsl	x1, x1, #2
  40b5a8:	add	x1, x2, x1
  40b5ac:	ldr	w1, [x1, #8]
  40b5b0:	mov	w2, w1
  40b5b4:	mov	x1, x0
  40b5b8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b5bc:	add	x0, x0, #0x648
  40b5c0:	bl	4024f0 <printf@plt>
  40b5c4:	ldr	x0, [sp, #40]
  40b5c8:	add	x0, x0, #0x1
  40b5cc:	str	x0, [sp, #40]
  40b5d0:	ldr	x0, [sp, #40]
  40b5d4:	cmp	x0, #0x2
  40b5d8:	b.ls	40b548 <tigetstr@plt+0x8f98>  // b.plast
  40b5dc:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b5e0:	ldr	x0, [x0, #4056]
  40b5e4:	ldr	x0, [x0]
  40b5e8:	mov	x1, x0
  40b5ec:	mov	w0, #0xa                   	// #10
  40b5f0:	bl	4020e0 <fputc@plt>
  40b5f4:	str	xzr, [sp, #40]
  40b5f8:	b	40b684 <tigetstr@plt+0x90d4>
  40b5fc:	ldr	x1, [sp, #40]
  40b600:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b604:	add	x0, x0, #0x658
  40b608:	bl	4024f0 <printf@plt>
  40b60c:	ldr	x0, [sp, #24]
  40b610:	ldr	x1, [x0, #24]
  40b614:	ldr	x0, [sp, #40]
  40b618:	lsl	x0, x0, #4
  40b61c:	add	x0, x1, x0
  40b620:	ldr	x0, [x0]
  40b624:	mov	x1, #0x0                   	// #0
  40b628:	bl	40affc <tigetstr@plt+0x8a4c>
  40b62c:	ldr	x0, [sp, #24]
  40b630:	ldr	x1, [x0, #24]
  40b634:	ldr	x0, [sp, #40]
  40b638:	lsl	x0, x0, #4
  40b63c:	add	x0, x1, x0
  40b640:	ldr	x2, [x0]
  40b644:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b648:	ldr	x0, [x0, #4056]
  40b64c:	ldr	x0, [x0]
  40b650:	mov	x1, x0
  40b654:	mov	x0, x2
  40b658:	bl	401fc0 <fputs@plt>
  40b65c:	bl	40b034 <tigetstr@plt+0x8a84>
  40b660:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b664:	ldr	x0, [x0, #4056]
  40b668:	ldr	x0, [x0]
  40b66c:	mov	x1, x0
  40b670:	mov	w0, #0xa                   	// #10
  40b674:	bl	4020e0 <fputc@plt>
  40b678:	ldr	x0, [sp, #40]
  40b67c:	add	x0, x0, #0x1
  40b680:	str	x0, [sp, #40]
  40b684:	ldr	x0, [sp, #24]
  40b688:	ldr	x0, [x0, #32]
  40b68c:	ldr	x1, [sp, #40]
  40b690:	cmp	x1, x0
  40b694:	b.cc	40b5fc <tigetstr@plt+0x904c>  // b.lo, b.ul, b.last
  40b698:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b69c:	ldr	x0, [x0, #4056]
  40b6a0:	ldr	x0, [x0]
  40b6a4:	mov	x1, x0
  40b6a8:	mov	w0, #0xa                   	// #10
  40b6ac:	bl	4020e0 <fputc@plt>
  40b6b0:	b	40b6b8 <tigetstr@plt+0x9108>
  40b6b4:	nop
  40b6b8:	ldp	x29, x30, [sp], #48
  40b6bc:	ret
  40b6c0:	stp	x29, x30, [sp, #-112]!
  40b6c4:	mov	x29, sp
  40b6c8:	str	x19, [sp, #16]
  40b6cc:	str	x0, [sp, #72]
  40b6d0:	str	x1, [sp, #64]
  40b6d4:	str	x2, [sp, #56]
  40b6d8:	str	x3, [sp, #48]
  40b6dc:	str	x4, [sp, #40]
  40b6e0:	str	x5, [sp, #32]
  40b6e4:	ldr	x0, [sp, #72]
  40b6e8:	cmp	x0, #0x0
  40b6ec:	b.eq	40b720 <tigetstr@plt+0x9170>  // b.none
  40b6f0:	ldr	x0, [sp, #72]
  40b6f4:	ldrsb	w0, [x0]
  40b6f8:	cmp	w0, #0x0
  40b6fc:	b.eq	40b720 <tigetstr@plt+0x9170>  // b.none
  40b700:	ldr	x0, [sp, #72]
  40b704:	ldrsb	w0, [x0]
  40b708:	cmp	w0, #0x2e
  40b70c:	b.eq	40b720 <tigetstr@plt+0x9170>  // b.none
  40b710:	ldr	x0, [sp, #72]
  40b714:	bl	401fb0 <strlen@plt>
  40b718:	cmp	x0, #0x1, lsl #12
  40b71c:	b.ls	40b728 <tigetstr@plt+0x9178>  // b.plast
  40b720:	mov	w0, #0xffffffea            	// #-22
  40b724:	b	40b914 <tigetstr@plt+0x9364>
  40b728:	mov	w1, #0x2e                  	// #46
  40b72c:	ldr	x0, [sp, #72]
  40b730:	bl	4022d0 <strrchr@plt>
  40b734:	str	x0, [sp, #104]
  40b738:	ldr	x0, [sp, #104]
  40b73c:	cmp	x0, #0x0
  40b740:	b.eq	40b750 <tigetstr@plt+0x91a0>  // b.none
  40b744:	ldr	x0, [sp, #104]
  40b748:	add	x0, x0, #0x1
  40b74c:	b	40b754 <tigetstr@plt+0x91a4>
  40b750:	ldr	x0, [sp, #72]
  40b754:	str	x0, [sp, #96]
  40b758:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b75c:	add	x1, x0, #0x640
  40b760:	ldr	x0, [sp, #96]
  40b764:	bl	402370 <strcmp@plt>
  40b768:	cmp	w0, #0x0
  40b76c:	b.ne	40b77c <tigetstr@plt+0x91cc>  // b.any
  40b770:	ldr	x0, [sp, #32]
  40b774:	str	wzr, [x0]
  40b778:	b	40b834 <tigetstr@plt+0x9284>
  40b77c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b780:	add	x1, x0, #0x638
  40b784:	ldr	x0, [sp, #96]
  40b788:	bl	402370 <strcmp@plt>
  40b78c:	cmp	w0, #0x0
  40b790:	b.ne	40b7a4 <tigetstr@plt+0x91f4>  // b.any
  40b794:	ldr	x0, [sp, #32]
  40b798:	mov	w1, #0x1                   	// #1
  40b79c:	str	w1, [x0]
  40b7a0:	b	40b834 <tigetstr@plt+0x9284>
  40b7a4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b7a8:	add	x1, x0, #0x630
  40b7ac:	ldr	x0, [sp, #96]
  40b7b0:	bl	402370 <strcmp@plt>
  40b7b4:	cmp	w0, #0x0
  40b7b8:	b.ne	40b7cc <tigetstr@plt+0x921c>  // b.any
  40b7bc:	ldr	x0, [sp, #32]
  40b7c0:	mov	w1, #0x2                   	// #2
  40b7c4:	str	w1, [x0]
  40b7c8:	b	40b834 <tigetstr@plt+0x9284>
  40b7cc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40b7d0:	add	x0, x0, #0x550
  40b7d4:	ldr	w0, [x0]
  40b7d8:	and	w0, w0, #0x4
  40b7dc:	cmp	w0, #0x0
  40b7e0:	b.eq	40b82c <tigetstr@plt+0x927c>  // b.none
  40b7e4:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b7e8:	ldr	x0, [x0, #4048]
  40b7ec:	ldr	x19, [x0]
  40b7f0:	bl	402170 <getpid@plt>
  40b7f4:	mov	w1, w0
  40b7f8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b7fc:	add	x4, x0, #0x668
  40b800:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b804:	add	x3, x0, #0x670
  40b808:	mov	w2, w1
  40b80c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b810:	add	x1, x0, #0x680
  40b814:	mov	x0, x19
  40b818:	bl	402550 <fprintf@plt>
  40b81c:	ldr	x1, [sp, #96]
  40b820:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b824:	add	x0, x0, #0x690
  40b828:	bl	40b0ac <tigetstr@plt+0x8afc>
  40b82c:	mov	w0, #0x1                   	// #1
  40b830:	b	40b914 <tigetstr@plt+0x9364>
  40b834:	ldr	x1, [sp, #96]
  40b838:	ldr	x0, [sp, #72]
  40b83c:	cmp	x1, x0
  40b840:	b.ne	40b84c <tigetstr@plt+0x929c>  // b.any
  40b844:	mov	w0, #0x0                   	// #0
  40b848:	b	40b914 <tigetstr@plt+0x9364>
  40b84c:	mov	w1, #0x40                  	// #64
  40b850:	ldr	x0, [sp, #72]
  40b854:	bl	402430 <strchr@plt>
  40b858:	str	x0, [sp, #104]
  40b85c:	ldr	x0, [sp, #104]
  40b860:	cmp	x0, #0x0
  40b864:	b.eq	40b874 <tigetstr@plt+0x92c4>  // b.none
  40b868:	ldr	x0, [sp, #104]
  40b86c:	add	x0, x0, #0x1
  40b870:	b	40b878 <tigetstr@plt+0x92c8>
  40b874:	mov	x0, #0x0                   	// #0
  40b878:	str	x0, [sp, #88]
  40b87c:	ldr	x0, [sp, #88]
  40b880:	cmp	x0, #0x0
  40b884:	b.eq	40b8cc <tigetstr@plt+0x931c>  // b.none
  40b888:	ldr	x0, [sp, #48]
  40b88c:	ldr	x1, [sp, #88]
  40b890:	str	x1, [x0]
  40b894:	ldr	x1, [sp, #96]
  40b898:	ldr	x0, [sp, #88]
  40b89c:	sub	x0, x1, x0
  40b8a0:	sub	x0, x0, #0x1
  40b8a4:	mov	x1, x0
  40b8a8:	ldr	x0, [sp, #40]
  40b8ac:	str	x1, [x0]
  40b8b0:	ldr	x0, [sp, #88]
  40b8b4:	sub	x0, x0, #0x1
  40b8b8:	ldr	x1, [sp, #72]
  40b8bc:	cmp	x1, x0
  40b8c0:	b.ne	40b8cc <tigetstr@plt+0x931c>  // b.any
  40b8c4:	mov	w0, #0x0                   	// #0
  40b8c8:	b	40b914 <tigetstr@plt+0x9364>
  40b8cc:	ldr	x0, [sp, #88]
  40b8d0:	cmp	x0, #0x0
  40b8d4:	b.eq	40b8e0 <tigetstr@plt+0x9330>  // b.none
  40b8d8:	ldr	x0, [sp, #88]
  40b8dc:	b	40b8e4 <tigetstr@plt+0x9334>
  40b8e0:	ldr	x0, [sp, #96]
  40b8e4:	str	x0, [sp, #104]
  40b8e8:	ldr	x0, [sp, #64]
  40b8ec:	ldr	x1, [sp, #72]
  40b8f0:	str	x1, [x0]
  40b8f4:	ldr	x1, [sp, #104]
  40b8f8:	ldr	x0, [sp, #72]
  40b8fc:	sub	x0, x1, x0
  40b900:	sub	x0, x0, #0x1
  40b904:	mov	x1, x0
  40b908:	ldr	x0, [sp, #56]
  40b90c:	str	x1, [x0]
  40b910:	mov	w0, #0x0                   	// #0
  40b914:	ldr	x19, [sp, #16]
  40b918:	ldp	x29, x30, [sp], #112
  40b91c:	ret
  40b920:	mov	x12, #0x1080                	// #4224
  40b924:	sub	sp, sp, x12
  40b928:	stp	x29, x30, [sp]
  40b92c:	mov	x29, sp
  40b930:	str	x19, [sp, #16]
  40b934:	str	x0, [sp, #40]
  40b938:	str	x1, [sp, #32]
  40b93c:	str	wzr, [sp, #4220]
  40b940:	stp	xzr, xzr, [sp, #88]
  40b944:	add	x0, sp, #0x68
  40b948:	mov	x1, #0xff0                 	// #4080
  40b94c:	mov	x2, x1
  40b950:	mov	w1, #0x0                   	// #0
  40b954:	bl	402220 <memset@plt>
  40b958:	ldr	x0, [sp, #32]
  40b95c:	cmp	x0, #0x0
  40b960:	b.eq	40b994 <tigetstr@plt+0x93e4>  // b.none
  40b964:	ldr	x0, [sp, #40]
  40b968:	cmp	x0, #0x0
  40b96c:	b.eq	40b994 <tigetstr@plt+0x93e4>  // b.none
  40b970:	ldr	x0, [sp, #40]
  40b974:	ldr	x0, [x0]
  40b978:	cmp	x0, #0x0
  40b97c:	b.eq	40b994 <tigetstr@plt+0x93e4>  // b.none
  40b980:	ldr	x0, [sp, #40]
  40b984:	ldr	x0, [x0]
  40b988:	ldrsb	w0, [x0]
  40b98c:	cmp	w0, #0x0
  40b990:	b.ne	40b99c <tigetstr@plt+0x93ec>  // b.any
  40b994:	mov	w0, #0xffffffea            	// #-22
  40b998:	b	40be20 <tigetstr@plt+0x9870>
  40b99c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40b9a0:	add	x0, x0, #0x550
  40b9a4:	ldr	w0, [x0]
  40b9a8:	and	w0, w0, #0x4
  40b9ac:	cmp	w0, #0x0
  40b9b0:	b.eq	40b9fc <tigetstr@plt+0x944c>  // b.none
  40b9b4:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40b9b8:	ldr	x0, [x0, #4048]
  40b9bc:	ldr	x19, [x0]
  40b9c0:	bl	402170 <getpid@plt>
  40b9c4:	mov	w1, w0
  40b9c8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b9cc:	add	x4, x0, #0x668
  40b9d0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b9d4:	add	x3, x0, #0x670
  40b9d8:	mov	w2, w1
  40b9dc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b9e0:	add	x1, x0, #0x680
  40b9e4:	mov	x0, x19
  40b9e8:	bl	402550 <fprintf@plt>
  40b9ec:	ldr	x1, [sp, #32]
  40b9f0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40b9f4:	add	x0, x0, #0x6a8
  40b9f8:	bl	40b0ac <tigetstr@plt+0x8afc>
  40b9fc:	ldr	x0, [sp, #32]
  40ba00:	bl	4020b0 <opendir@plt>
  40ba04:	str	x0, [sp, #4208]
  40ba08:	ldr	x0, [sp, #4208]
  40ba0c:	cmp	x0, #0x0
  40ba10:	b.ne	40ba24 <tigetstr@plt+0x9474>  // b.any
  40ba14:	bl	402510 <__errno_location@plt>
  40ba18:	ldr	w0, [x0]
  40ba1c:	neg	w0, w0
  40ba20:	b	40be20 <tigetstr@plt+0x9870>
  40ba24:	ldr	x0, [sp, #40]
  40ba28:	ldr	x0, [x0]
  40ba2c:	bl	401fb0 <strlen@plt>
  40ba30:	str	x0, [sp, #4200]
  40ba34:	ldr	x0, [sp, #40]
  40ba38:	ldr	x0, [x0, #8]
  40ba3c:	cmp	x0, #0x0
  40ba40:	b.eq	40ba54 <tigetstr@plt+0x94a4>  // b.none
  40ba44:	ldr	x0, [sp, #40]
  40ba48:	ldr	x0, [x0, #8]
  40ba4c:	bl	401fb0 <strlen@plt>
  40ba50:	b	40ba58 <tigetstr@plt+0x94a8>
  40ba54:	mov	x0, #0x0                   	// #0
  40ba58:	str	x0, [sp, #4192]
  40ba5c:	b	40bdb4 <tigetstr@plt+0x9804>
  40ba60:	mov	w0, #0x1                   	// #1
  40ba64:	str	w0, [sp, #4216]
  40ba68:	str	xzr, [sp, #72]
  40ba6c:	str	xzr, [sp, #64]
  40ba70:	str	xzr, [sp, #56]
  40ba74:	str	xzr, [sp, #48]
  40ba78:	ldr	x0, [sp, #4184]
  40ba7c:	ldrsb	w0, [x0, #19]
  40ba80:	cmp	w0, #0x2e
  40ba84:	b.eq	40bd88 <tigetstr@plt+0x97d8>  // b.none
  40ba88:	ldr	x0, [sp, #4184]
  40ba8c:	ldrb	w0, [x0, #18]
  40ba90:	cmp	w0, #0x0
  40ba94:	b.eq	40bab8 <tigetstr@plt+0x9508>  // b.none
  40ba98:	ldr	x0, [sp, #4184]
  40ba9c:	ldrb	w0, [x0, #18]
  40baa0:	cmp	w0, #0xa
  40baa4:	b.eq	40bab8 <tigetstr@plt+0x9508>  // b.none
  40baa8:	ldr	x0, [sp, #4184]
  40baac:	ldrb	w0, [x0, #18]
  40bab0:	cmp	w0, #0x8
  40bab4:	b.ne	40bd90 <tigetstr@plt+0x97e0>  // b.any
  40bab8:	ldr	x0, [sp, #4184]
  40babc:	add	x0, x0, #0x13
  40bac0:	add	x5, sp, #0x54
  40bac4:	add	x4, sp, #0x30
  40bac8:	add	x3, sp, #0x40
  40bacc:	add	x2, sp, #0x38
  40bad0:	add	x1, sp, #0x48
  40bad4:	bl	40b6c0 <tigetstr@plt+0x9110>
  40bad8:	cmp	w0, #0x0
  40badc:	b.ne	40bd98 <tigetstr@plt+0x97e8>  // b.any
  40bae0:	ldr	x0, [sp, #72]
  40bae4:	cmp	x0, #0x0
  40bae8:	b.eq	40baf8 <tigetstr@plt+0x9548>  // b.none
  40baec:	ldr	w0, [sp, #4216]
  40baf0:	add	w0, w0, #0x14
  40baf4:	str	w0, [sp, #4216]
  40baf8:	ldr	x0, [sp, #64]
  40bafc:	cmp	x0, #0x0
  40bb00:	b.eq	40bb10 <tigetstr@plt+0x9560>  // b.none
  40bb04:	ldr	w0, [sp, #4216]
  40bb08:	add	w0, w0, #0xa
  40bb0c:	str	w0, [sp, #4216]
  40bb10:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40bb14:	add	x0, x0, #0x550
  40bb18:	ldr	w0, [x0]
  40bb1c:	and	w0, w0, #0x4
  40bb20:	cmp	w0, #0x0
  40bb24:	b.eq	40bbbc <tigetstr@plt+0x960c>  // b.none
  40bb28:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40bb2c:	ldr	x0, [x0, #4048]
  40bb30:	ldr	x19, [x0]
  40bb34:	bl	402170 <getpid@plt>
  40bb38:	mov	w1, w0
  40bb3c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bb40:	add	x4, x0, #0x668
  40bb44:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bb48:	add	x3, x0, #0x670
  40bb4c:	mov	w2, w1
  40bb50:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bb54:	add	x1, x0, #0x680
  40bb58:	mov	x0, x19
  40bb5c:	bl	402550 <fprintf@plt>
  40bb60:	ldr	x0, [sp, #4184]
  40bb64:	add	x8, x0, #0x13
  40bb68:	ldr	w0, [sp, #84]
  40bb6c:	ldr	x1, [sp, #40]
  40bb70:	sxtw	x0, w0
  40bb74:	add	x0, x0, #0xc
  40bb78:	lsl	x0, x0, #2
  40bb7c:	add	x0, x1, x0
  40bb80:	ldr	w0, [x0, #8]
  40bb84:	ldr	x1, [sp, #56]
  40bb88:	ldr	x2, [sp, #72]
  40bb8c:	ldr	x3, [sp, #48]
  40bb90:	ldr	x4, [sp, #64]
  40bb94:	mov	x7, x4
  40bb98:	mov	x6, x3
  40bb9c:	mov	x5, x2
  40bba0:	mov	x4, x1
  40bba4:	mov	w3, w0
  40bba8:	ldr	w2, [sp, #4216]
  40bbac:	mov	x1, x8
  40bbb0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bbb4:	add	x0, x0, #0x6c0
  40bbb8:	bl	40b0ac <tigetstr@plt+0x8afc>
  40bbbc:	ldr	w0, [sp, #84]
  40bbc0:	ldr	x1, [sp, #40]
  40bbc4:	sxtw	x0, w0
  40bbc8:	add	x0, x0, #0xc
  40bbcc:	lsl	x0, x0, #2
  40bbd0:	add	x0, x1, x0
  40bbd4:	ldr	w0, [x0, #8]
  40bbd8:	ldr	w1, [sp, #4216]
  40bbdc:	cmp	w1, w0
  40bbe0:	b.lt	40bda0 <tigetstr@plt+0x97f0>  // b.tstop
  40bbe4:	ldr	x0, [sp, #56]
  40bbe8:	cmp	x0, #0x0
  40bbec:	b.eq	40bc24 <tigetstr@plt+0x9674>  // b.none
  40bbf0:	ldr	x0, [sp, #56]
  40bbf4:	ldr	x1, [sp, #4200]
  40bbf8:	cmp	x1, x0
  40bbfc:	b.ne	40bda8 <tigetstr@plt+0x97f8>  // b.any
  40bc00:	ldr	x3, [sp, #72]
  40bc04:	ldr	x0, [sp, #40]
  40bc08:	ldr	x0, [x0]
  40bc0c:	ldr	x2, [sp, #4200]
  40bc10:	mov	x1, x0
  40bc14:	mov	x0, x3
  40bc18:	bl	4021e0 <strncmp@plt>
  40bc1c:	cmp	w0, #0x0
  40bc20:	b.ne	40bda8 <tigetstr@plt+0x97f8>  // b.any
  40bc24:	ldr	x0, [sp, #48]
  40bc28:	cmp	x0, #0x0
  40bc2c:	b.eq	40bc70 <tigetstr@plt+0x96c0>  // b.none
  40bc30:	ldr	x0, [sp, #4192]
  40bc34:	cmp	x0, #0x0
  40bc38:	b.eq	40bdb0 <tigetstr@plt+0x9800>  // b.none
  40bc3c:	ldr	x0, [sp, #48]
  40bc40:	ldr	x1, [sp, #4192]
  40bc44:	cmp	x1, x0
  40bc48:	b.ne	40bdb0 <tigetstr@plt+0x9800>  // b.any
  40bc4c:	ldr	x3, [sp, #64]
  40bc50:	ldr	x0, [sp, #40]
  40bc54:	ldr	x0, [x0, #8]
  40bc58:	ldr	x2, [sp, #4192]
  40bc5c:	mov	x1, x0
  40bc60:	mov	x0, x3
  40bc64:	bl	4021e0 <strncmp@plt>
  40bc68:	cmp	w0, #0x0
  40bc6c:	b.ne	40bdb0 <tigetstr@plt+0x9800>  // b.any
  40bc70:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40bc74:	add	x0, x0, #0x550
  40bc78:	ldr	w0, [x0]
  40bc7c:	and	w0, w0, #0x4
  40bc80:	cmp	w0, #0x0
  40bc84:	b.eq	40bd44 <tigetstr@plt+0x9794>  // b.none
  40bc88:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40bc8c:	ldr	x0, [x0, #4048]
  40bc90:	ldr	x19, [x0]
  40bc94:	bl	402170 <getpid@plt>
  40bc98:	mov	w1, w0
  40bc9c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bca0:	add	x4, x0, #0x668
  40bca4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bca8:	add	x3, x0, #0x670
  40bcac:	mov	w2, w1
  40bcb0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bcb4:	add	x1, x0, #0x680
  40bcb8:	mov	x0, x19
  40bcbc:	bl	402550 <fprintf@plt>
  40bcc0:	ldr	w0, [sp, #84]
  40bcc4:	cmp	w0, #0x2
  40bcc8:	b.eq	40bd08 <tigetstr@plt+0x9758>  // b.none
  40bccc:	ldr	w0, [sp, #84]
  40bcd0:	cmp	w0, #0x0
  40bcd4:	b.eq	40bcfc <tigetstr@plt+0x974c>  // b.none
  40bcd8:	ldr	w0, [sp, #84]
  40bcdc:	cmp	w0, #0x1
  40bce0:	b.ne	40bcf0 <tigetstr@plt+0x9740>  // b.any
  40bce4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bce8:	add	x0, x0, #0x638
  40bcec:	b	40bd10 <tigetstr@plt+0x9760>
  40bcf0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bcf4:	add	x0, x0, #0x5a0
  40bcf8:	b	40bd10 <tigetstr@plt+0x9760>
  40bcfc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bd00:	add	x0, x0, #0x640
  40bd04:	b	40bd10 <tigetstr@plt+0x9760>
  40bd08:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bd0c:	add	x0, x0, #0x630
  40bd10:	ldr	w1, [sp, #84]
  40bd14:	ldr	x2, [sp, #40]
  40bd18:	sxtw	x1, w1
  40bd1c:	add	x1, x1, #0xc
  40bd20:	lsl	x1, x1, #2
  40bd24:	add	x1, x2, x1
  40bd28:	ldr	w1, [x1, #8]
  40bd2c:	ldr	w3, [sp, #4216]
  40bd30:	mov	w2, w1
  40bd34:	mov	x1, x0
  40bd38:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bd3c:	add	x0, x0, #0x700
  40bd40:	bl	40b0ac <tigetstr@plt+0x8afc>
  40bd44:	ldr	w0, [sp, #84]
  40bd48:	ldr	x1, [sp, #40]
  40bd4c:	sxtw	x0, w0
  40bd50:	add	x0, x0, #0xc
  40bd54:	lsl	x0, x0, #2
  40bd58:	add	x0, x1, x0
  40bd5c:	ldr	w1, [sp, #4216]
  40bd60:	str	w1, [x0, #8]
  40bd64:	ldr	w0, [sp, #84]
  40bd68:	cmp	w0, #0x2
  40bd6c:	b.ne	40bdb4 <tigetstr@plt+0x9804>  // b.any
  40bd70:	ldr	x0, [sp, #4184]
  40bd74:	add	x1, x0, #0x13
  40bd78:	add	x0, sp, #0x58
  40bd7c:	mov	x2, #0x1000                	// #4096
  40bd80:	bl	4024a0 <strncpy@plt>
  40bd84:	b	40bdb4 <tigetstr@plt+0x9804>
  40bd88:	nop
  40bd8c:	b	40bdb4 <tigetstr@plt+0x9804>
  40bd90:	nop
  40bd94:	b	40bdb4 <tigetstr@plt+0x9804>
  40bd98:	nop
  40bd9c:	b	40bdb4 <tigetstr@plt+0x9804>
  40bda0:	nop
  40bda4:	b	40bdb4 <tigetstr@plt+0x9804>
  40bda8:	nop
  40bdac:	b	40bdb4 <tigetstr@plt+0x9804>
  40bdb0:	nop
  40bdb4:	ldr	x0, [sp, #4208]
  40bdb8:	bl	402280 <readdir@plt>
  40bdbc:	str	x0, [sp, #4184]
  40bdc0:	ldr	x0, [sp, #4184]
  40bdc4:	cmp	x0, #0x0
  40bdc8:	b.ne	40ba60 <tigetstr@plt+0x94b0>  // b.any
  40bdcc:	ldrsb	w0, [sp, #88]
  40bdd0:	cmp	w0, #0x0
  40bdd4:	b.eq	40be14 <tigetstr@plt+0x9864>  // b.none
  40bdd8:	add	x0, sp, #0x1, lsl #12
  40bddc:	strb	wzr, [x0, #87]
  40bde0:	ldr	x0, [sp, #40]
  40bde4:	add	x4, x0, #0x10
  40bde8:	add	x0, sp, #0x58
  40bdec:	mov	x3, x0
  40bdf0:	ldr	x2, [sp, #32]
  40bdf4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bdf8:	add	x1, x0, #0x720
  40bdfc:	mov	x0, x4
  40be00:	bl	402100 <asprintf@plt>
  40be04:	cmp	w0, #0x0
  40be08:	b.gt	40be14 <tigetstr@plt+0x9864>
  40be0c:	mov	w0, #0xfffffff4            	// #-12
  40be10:	str	w0, [sp, #4220]
  40be14:	ldr	x0, [sp, #4208]
  40be18:	bl	4022b0 <closedir@plt>
  40be1c:	ldr	w0, [sp, #4220]
  40be20:	ldr	x19, [sp, #16]
  40be24:	ldp	x29, x30, [sp]
  40be28:	mov	x12, #0x1080                	// #4224
  40be2c:	add	sp, sp, x12
  40be30:	ret
  40be34:	stp	x29, x30, [sp, #-16]!
  40be38:	mov	x29, sp
  40be3c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40be40:	add	x0, x0, #0x558
  40be44:	bl	40b340 <tigetstr@plt+0x8d90>
  40be48:	nop
  40be4c:	ldp	x29, x30, [sp], #16
  40be50:	ret
  40be54:	stp	x29, x30, [sp, #-48]!
  40be58:	mov	x29, sp
  40be5c:	str	x0, [sp, #24]
  40be60:	str	x1, [sp, #16]
  40be64:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40be68:	add	x0, x0, #0x728
  40be6c:	bl	402520 <getenv@plt>
  40be70:	str	x0, [sp, #40]
  40be74:	ldr	x0, [sp, #40]
  40be78:	cmp	x0, #0x0
  40be7c:	b.eq	40bea0 <tigetstr@plt+0x98f0>  // b.none
  40be80:	ldr	x3, [sp, #40]
  40be84:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40be88:	add	x2, x0, #0x738
  40be8c:	ldr	x1, [sp, #16]
  40be90:	ldr	x0, [sp, #24]
  40be94:	bl	402120 <snprintf@plt>
  40be98:	ldr	x0, [sp, #24]
  40be9c:	b	40bee0 <tigetstr@plt+0x9930>
  40bea0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bea4:	add	x0, x0, #0x750
  40bea8:	bl	402520 <getenv@plt>
  40beac:	str	x0, [sp, #40]
  40beb0:	ldr	x0, [sp, #40]
  40beb4:	cmp	x0, #0x0
  40beb8:	b.eq	40bedc <tigetstr@plt+0x992c>  // b.none
  40bebc:	ldr	x3, [sp, #40]
  40bec0:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bec4:	add	x2, x0, #0x758
  40bec8:	ldr	x1, [sp, #16]
  40becc:	ldr	x0, [sp, #24]
  40bed0:	bl	402120 <snprintf@plt>
  40bed4:	ldr	x0, [sp, #24]
  40bed8:	b	40bee0 <tigetstr@plt+0x9930>
  40bedc:	mov	x0, #0x0                   	// #0
  40bee0:	ldp	x29, x30, [sp], #48
  40bee4:	ret
  40bee8:	stp	x29, x30, [sp, #-64]!
  40beec:	mov	x29, sp
  40bef0:	str	x0, [sp, #24]
  40bef4:	str	x1, [sp, #16]
  40bef8:	ldr	x0, [sp, #24]
  40befc:	cmp	x0, #0x0
  40bf00:	b.ne	40bf0c <tigetstr@plt+0x995c>  // b.any
  40bf04:	mov	w0, #0xffffffea            	// #-22
  40bf08:	b	40c2b4 <tigetstr@plt+0x9d04>
  40bf0c:	ldr	x0, [sp, #16]
  40bf10:	str	xzr, [x0]
  40bf14:	ldr	x0, [sp, #24]
  40bf18:	ldrsb	w0, [x0]
  40bf1c:	cmp	w0, #0x5c
  40bf20:	b.eq	40bfa4 <tigetstr@plt+0x99f4>  // b.none
  40bf24:	bl	402390 <__ctype_b_loc@plt>
  40bf28:	ldr	x1, [x0]
  40bf2c:	ldr	x0, [sp, #24]
  40bf30:	ldrsb	w0, [x0]
  40bf34:	sxtb	x0, w0
  40bf38:	lsl	x0, x0, #1
  40bf3c:	add	x0, x1, x0
  40bf40:	ldrh	w0, [x0]
  40bf44:	and	w0, w0, #0x400
  40bf48:	cmp	w0, #0x0
  40bf4c:	b.eq	40bfa4 <tigetstr@plt+0x99f4>  // b.none
  40bf50:	ldr	x0, [sp, #24]
  40bf54:	bl	40d370 <tigetstr@plt+0xadc0>
  40bf58:	str	x0, [sp, #40]
  40bf5c:	ldr	x0, [sp, #40]
  40bf60:	cmp	x0, #0x0
  40bf64:	b.eq	40bf70 <tigetstr@plt+0x99c0>  // b.none
  40bf68:	ldr	x0, [sp, #40]
  40bf6c:	b	40bf74 <tigetstr@plt+0x99c4>
  40bf70:	ldr	x0, [sp, #24]
  40bf74:	bl	4022a0 <strdup@plt>
  40bf78:	mov	x1, x0
  40bf7c:	ldr	x0, [sp, #16]
  40bf80:	str	x1, [x0]
  40bf84:	ldr	x0, [sp, #16]
  40bf88:	ldr	x0, [x0]
  40bf8c:	cmp	x0, #0x0
  40bf90:	b.eq	40bf9c <tigetstr@plt+0x99ec>  // b.none
  40bf94:	mov	w0, #0x0                   	// #0
  40bf98:	b	40c2b4 <tigetstr@plt+0x9d04>
  40bf9c:	mov	w0, #0xfffffff4            	// #-12
  40bfa0:	b	40c2b4 <tigetstr@plt+0x9d04>
  40bfa4:	ldr	x2, [sp, #24]
  40bfa8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40bfac:	add	x1, x0, #0x778
  40bfb0:	ldr	x0, [sp, #16]
  40bfb4:	bl	402100 <asprintf@plt>
  40bfb8:	str	w0, [sp, #36]
  40bfbc:	ldr	w0, [sp, #36]
  40bfc0:	cmp	w0, #0x0
  40bfc4:	b.gt	40bfd0 <tigetstr@plt+0x9a20>
  40bfc8:	mov	w0, #0xfffffff4            	// #-12
  40bfcc:	b	40c2b4 <tigetstr@plt+0x9d04>
  40bfd0:	ldr	x0, [sp, #16]
  40bfd4:	ldr	x0, [x0]
  40bfd8:	str	x0, [sp, #56]
  40bfdc:	ldr	x0, [sp, #16]
  40bfe0:	ldr	x0, [x0]
  40bfe4:	str	x0, [sp, #48]
  40bfe8:	b	40c244 <tigetstr@plt+0x9c94>
  40bfec:	ldr	x0, [sp, #56]
  40bff0:	ldrsb	w0, [x0]
  40bff4:	cmp	w0, #0x5c
  40bff8:	b.eq	40c018 <tigetstr@plt+0x9a68>  // b.none
  40bffc:	ldr	x0, [sp, #48]
  40c000:	add	x1, x0, #0x1
  40c004:	str	x1, [sp, #48]
  40c008:	ldr	x1, [sp, #56]
  40c00c:	ldrsb	w1, [x1]
  40c010:	strb	w1, [x0]
  40c014:	b	40c238 <tigetstr@plt+0x9c88>
  40c018:	ldr	x0, [sp, #56]
  40c01c:	add	x0, x0, #0x1
  40c020:	ldrsb	w0, [x0]
  40c024:	cmp	w0, #0x76
  40c028:	b.eq	40c180 <tigetstr@plt+0x9bd0>  // b.none
  40c02c:	cmp	w0, #0x76
  40c030:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c034:	cmp	w0, #0x74
  40c038:	b.eq	40c168 <tigetstr@plt+0x9bb8>  // b.none
  40c03c:	cmp	w0, #0x74
  40c040:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c044:	cmp	w0, #0x72
  40c048:	b.eq	40c150 <tigetstr@plt+0x9ba0>  // b.none
  40c04c:	cmp	w0, #0x72
  40c050:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c054:	cmp	w0, #0x6e
  40c058:	b.eq	40c138 <tigetstr@plt+0x9b88>  // b.none
  40c05c:	cmp	w0, #0x6e
  40c060:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c064:	cmp	w0, #0x66
  40c068:	b.eq	40c120 <tigetstr@plt+0x9b70>  // b.none
  40c06c:	cmp	w0, #0x66
  40c070:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c074:	cmp	w0, #0x65
  40c078:	b.eq	40c108 <tigetstr@plt+0x9b58>  // b.none
  40c07c:	cmp	w0, #0x65
  40c080:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c084:	cmp	w0, #0x62
  40c088:	b.eq	40c0f0 <tigetstr@plt+0x9b40>  // b.none
  40c08c:	cmp	w0, #0x62
  40c090:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c094:	cmp	w0, #0x61
  40c098:	b.eq	40c0d8 <tigetstr@plt+0x9b28>  // b.none
  40c09c:	cmp	w0, #0x61
  40c0a0:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c0a4:	cmp	w0, #0x5f
  40c0a8:	b.eq	40c1b0 <tigetstr@plt+0x9c00>  // b.none
  40c0ac:	cmp	w0, #0x5f
  40c0b0:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c0b4:	cmp	w0, #0x5c
  40c0b8:	b.eq	40c198 <tigetstr@plt+0x9be8>  // b.none
  40c0bc:	cmp	w0, #0x5c
  40c0c0:	b.gt	40c1f8 <tigetstr@plt+0x9c48>
  40c0c4:	cmp	w0, #0x23
  40c0c8:	b.eq	40c1c8 <tigetstr@plt+0x9c18>  // b.none
  40c0cc:	cmp	w0, #0x3f
  40c0d0:	b.eq	40c1e0 <tigetstr@plt+0x9c30>  // b.none
  40c0d4:	b	40c1f8 <tigetstr@plt+0x9c48>
  40c0d8:	ldr	x0, [sp, #48]
  40c0dc:	add	x1, x0, #0x1
  40c0e0:	str	x1, [sp, #48]
  40c0e4:	mov	w1, #0x7                   	// #7
  40c0e8:	strb	w1, [x0]
  40c0ec:	b	40c22c <tigetstr@plt+0x9c7c>
  40c0f0:	ldr	x0, [sp, #48]
  40c0f4:	add	x1, x0, #0x1
  40c0f8:	str	x1, [sp, #48]
  40c0fc:	mov	w1, #0x8                   	// #8
  40c100:	strb	w1, [x0]
  40c104:	b	40c22c <tigetstr@plt+0x9c7c>
  40c108:	ldr	x0, [sp, #48]
  40c10c:	add	x1, x0, #0x1
  40c110:	str	x1, [sp, #48]
  40c114:	mov	w1, #0x1b                  	// #27
  40c118:	strb	w1, [x0]
  40c11c:	b	40c22c <tigetstr@plt+0x9c7c>
  40c120:	ldr	x0, [sp, #48]
  40c124:	add	x1, x0, #0x1
  40c128:	str	x1, [sp, #48]
  40c12c:	mov	w1, #0xc                   	// #12
  40c130:	strb	w1, [x0]
  40c134:	b	40c22c <tigetstr@plt+0x9c7c>
  40c138:	ldr	x0, [sp, #48]
  40c13c:	add	x1, x0, #0x1
  40c140:	str	x1, [sp, #48]
  40c144:	mov	w1, #0xa                   	// #10
  40c148:	strb	w1, [x0]
  40c14c:	b	40c22c <tigetstr@plt+0x9c7c>
  40c150:	ldr	x0, [sp, #48]
  40c154:	add	x1, x0, #0x1
  40c158:	str	x1, [sp, #48]
  40c15c:	mov	w1, #0xd                   	// #13
  40c160:	strb	w1, [x0]
  40c164:	b	40c22c <tigetstr@plt+0x9c7c>
  40c168:	ldr	x0, [sp, #48]
  40c16c:	add	x1, x0, #0x1
  40c170:	str	x1, [sp, #48]
  40c174:	mov	w1, #0x9                   	// #9
  40c178:	strb	w1, [x0]
  40c17c:	b	40c22c <tigetstr@plt+0x9c7c>
  40c180:	ldr	x0, [sp, #48]
  40c184:	add	x1, x0, #0x1
  40c188:	str	x1, [sp, #48]
  40c18c:	mov	w1, #0xb                   	// #11
  40c190:	strb	w1, [x0]
  40c194:	b	40c22c <tigetstr@plt+0x9c7c>
  40c198:	ldr	x0, [sp, #48]
  40c19c:	add	x1, x0, #0x1
  40c1a0:	str	x1, [sp, #48]
  40c1a4:	mov	w1, #0x5c                  	// #92
  40c1a8:	strb	w1, [x0]
  40c1ac:	b	40c22c <tigetstr@plt+0x9c7c>
  40c1b0:	ldr	x0, [sp, #48]
  40c1b4:	add	x1, x0, #0x1
  40c1b8:	str	x1, [sp, #48]
  40c1bc:	mov	w1, #0x20                  	// #32
  40c1c0:	strb	w1, [x0]
  40c1c4:	b	40c22c <tigetstr@plt+0x9c7c>
  40c1c8:	ldr	x0, [sp, #48]
  40c1cc:	add	x1, x0, #0x1
  40c1d0:	str	x1, [sp, #48]
  40c1d4:	mov	w1, #0x23                  	// #35
  40c1d8:	strb	w1, [x0]
  40c1dc:	b	40c22c <tigetstr@plt+0x9c7c>
  40c1e0:	ldr	x0, [sp, #48]
  40c1e4:	add	x1, x0, #0x1
  40c1e8:	str	x1, [sp, #48]
  40c1ec:	mov	w1, #0x3f                  	// #63
  40c1f0:	strb	w1, [x0]
  40c1f4:	b	40c22c <tigetstr@plt+0x9c7c>
  40c1f8:	ldr	x0, [sp, #48]
  40c1fc:	add	x1, x0, #0x1
  40c200:	str	x1, [sp, #48]
  40c204:	ldr	x1, [sp, #56]
  40c208:	ldrsb	w1, [x1]
  40c20c:	strb	w1, [x0]
  40c210:	ldr	x0, [sp, #48]
  40c214:	add	x1, x0, #0x1
  40c218:	str	x1, [sp, #48]
  40c21c:	ldr	x1, [sp, #56]
  40c220:	ldrsb	w1, [x1, #1]
  40c224:	strb	w1, [x0]
  40c228:	nop
  40c22c:	ldr	x0, [sp, #56]
  40c230:	add	x0, x0, #0x1
  40c234:	str	x0, [sp, #56]
  40c238:	ldr	x0, [sp, #56]
  40c23c:	add	x0, x0, #0x1
  40c240:	str	x0, [sp, #56]
  40c244:	ldr	x0, [sp, #56]
  40c248:	cmp	x0, #0x0
  40c24c:	b.eq	40c260 <tigetstr@plt+0x9cb0>  // b.none
  40c250:	ldr	x0, [sp, #56]
  40c254:	ldrsb	w0, [x0]
  40c258:	cmp	w0, #0x0
  40c25c:	b.ne	40bfec <tigetstr@plt+0x9a3c>  // b.any
  40c260:	ldr	x0, [sp, #48]
  40c264:	cmp	x0, #0x0
  40c268:	b.eq	40c2b0 <tigetstr@plt+0x9d00>  // b.none
  40c26c:	ldr	x0, [sp, #16]
  40c270:	ldr	x0, [x0]
  40c274:	ldr	x1, [sp, #48]
  40c278:	sub	x1, x1, x0
  40c27c:	ldrsw	x0, [sp, #36]
  40c280:	cmp	x1, x0
  40c284:	b.le	40c2a8 <tigetstr@plt+0x9cf8>
  40c288:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c28c:	add	x3, x0, #0x930
  40c290:	mov	w2, #0x1ac                 	// #428
  40c294:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c298:	add	x1, x0, #0x780
  40c29c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c2a0:	add	x0, x0, #0x790
  40c2a4:	bl	402500 <__assert_fail@plt>
  40c2a8:	ldr	x0, [sp, #48]
  40c2ac:	strb	wzr, [x0]
  40c2b0:	mov	w0, #0x0                   	// #0
  40c2b4:	ldp	x29, x30, [sp], #64
  40c2b8:	ret
  40c2bc:	stp	x29, x30, [sp, #-112]!
  40c2c0:	mov	x29, sp
  40c2c4:	str	x19, [sp, #16]
  40c2c8:	str	x0, [sp, #56]
  40c2cc:	str	x1, [sp, #48]
  40c2d0:	str	x2, [sp, #40]
  40c2d4:	str	xzr, [sp, #104]
  40c2d8:	str	xzr, [sp, #64]
  40c2dc:	ldr	x0, [sp, #56]
  40c2e0:	cmp	x0, #0x0
  40c2e4:	b.eq	40c320 <tigetstr@plt+0x9d70>  // b.none
  40c2e8:	ldr	x0, [sp, #48]
  40c2ec:	cmp	x0, #0x0
  40c2f0:	b.eq	40c320 <tigetstr@plt+0x9d70>  // b.none
  40c2f4:	ldr	x0, [sp, #48]
  40c2f8:	ldrsb	w0, [x0]
  40c2fc:	cmp	w0, #0x0
  40c300:	b.eq	40c320 <tigetstr@plt+0x9d70>  // b.none
  40c304:	ldr	x0, [sp, #40]
  40c308:	cmp	x0, #0x0
  40c30c:	b.eq	40c320 <tigetstr@plt+0x9d70>  // b.none
  40c310:	ldr	x0, [sp, #40]
  40c314:	ldrsb	w0, [x0]
  40c318:	cmp	w0, #0x0
  40c31c:	b.ne	40c328 <tigetstr@plt+0x9d78>  // b.any
  40c320:	mov	w0, #0xffffffea            	// #-22
  40c324:	b	40c5c8 <tigetstr@plt+0xa018>
  40c328:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40c32c:	add	x0, x0, #0x550
  40c330:	ldr	w0, [x0]
  40c334:	and	w0, w0, #0x8
  40c338:	cmp	w0, #0x0
  40c33c:	b.eq	40c388 <tigetstr@plt+0x9dd8>  // b.none
  40c340:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40c344:	ldr	x0, [x0, #4048]
  40c348:	ldr	x19, [x0]
  40c34c:	bl	402170 <getpid@plt>
  40c350:	mov	w1, w0
  40c354:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c358:	add	x4, x0, #0x7a8
  40c35c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c360:	add	x3, x0, #0x670
  40c364:	mov	w2, w1
  40c368:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c36c:	add	x1, x0, #0x680
  40c370:	mov	x0, x19
  40c374:	bl	402550 <fprintf@plt>
  40c378:	ldr	x1, [sp, #48]
  40c37c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c380:	add	x0, x0, #0x7b0
  40c384:	bl	40b0ac <tigetstr@plt+0x8afc>
  40c388:	add	x0, sp, #0x40
  40c38c:	mov	x1, x0
  40c390:	ldr	x0, [sp, #40]
  40c394:	bl	40bee8 <tigetstr@plt+0x9938>
  40c398:	str	w0, [sp, #100]
  40c39c:	ldr	w0, [sp, #100]
  40c3a0:	cmp	w0, #0x0
  40c3a4:	b.eq	40c3b0 <tigetstr@plt+0x9e00>  // b.none
  40c3a8:	ldr	w0, [sp, #100]
  40c3ac:	b	40c5c8 <tigetstr@plt+0xa018>
  40c3b0:	mov	w0, #0xfffffff4            	// #-12
  40c3b4:	str	w0, [sp, #100]
  40c3b8:	bl	402390 <__ctype_b_loc@plt>
  40c3bc:	ldr	x1, [x0]
  40c3c0:	ldr	x0, [sp, #64]
  40c3c4:	ldrsb	w0, [x0]
  40c3c8:	sxtb	x0, w0
  40c3cc:	lsl	x0, x0, #1
  40c3d0:	add	x0, x1, x0
  40c3d4:	ldrh	w0, [x0]
  40c3d8:	and	w0, w0, #0x400
  40c3dc:	cmp	w0, #0x0
  40c3e0:	b.eq	40c494 <tigetstr@plt+0x9ee4>  // b.none
  40c3e4:	ldr	x0, [sp, #64]
  40c3e8:	bl	40d370 <tigetstr@plt+0xadc0>
  40c3ec:	str	x0, [sp, #88]
  40c3f0:	ldr	x0, [sp, #88]
  40c3f4:	cmp	x0, #0x0
  40c3f8:	b.ne	40c46c <tigetstr@plt+0x9ebc>  // b.any
  40c3fc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40c400:	add	x0, x0, #0x550
  40c404:	ldr	w0, [x0]
  40c408:	and	w0, w0, #0x8
  40c40c:	cmp	w0, #0x0
  40c410:	b.eq	40c460 <tigetstr@plt+0x9eb0>  // b.none
  40c414:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40c418:	ldr	x0, [x0, #4048]
  40c41c:	ldr	x19, [x0]
  40c420:	bl	402170 <getpid@plt>
  40c424:	mov	w1, w0
  40c428:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c42c:	add	x4, x0, #0x7a8
  40c430:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c434:	add	x3, x0, #0x670
  40c438:	mov	w2, w1
  40c43c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c440:	add	x1, x0, #0x680
  40c444:	mov	x0, x19
  40c448:	bl	402550 <fprintf@plt>
  40c44c:	ldr	x0, [sp, #64]
  40c450:	mov	x1, x0
  40c454:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c458:	add	x0, x0, #0x7c0
  40c45c:	bl	40b0ac <tigetstr@plt+0x8afc>
  40c460:	mov	w0, #0xffffffea            	// #-22
  40c464:	str	w0, [sp, #100]
  40c468:	b	40c57c <tigetstr@plt+0x9fcc>
  40c46c:	ldr	x0, [sp, #88]
  40c470:	bl	4022a0 <strdup@plt>
  40c474:	str	x0, [sp, #80]
  40c478:	ldr	x0, [sp, #80]
  40c47c:	cmp	x0, #0x0
  40c480:	b.eq	40c568 <tigetstr@plt+0x9fb8>  // b.none
  40c484:	ldr	x0, [sp, #64]
  40c488:	bl	4023b0 <free@plt>
  40c48c:	ldr	x0, [sp, #80]
  40c490:	str	x0, [sp, #64]
  40c494:	ldr	x0, [sp, #56]
  40c498:	ldr	x1, [x0, #32]
  40c49c:	ldr	x0, [sp, #56]
  40c4a0:	ldr	x0, [x0, #40]
  40c4a4:	cmp	x1, x0
  40c4a8:	b.ne	40c500 <tigetstr@plt+0x9f50>  // b.any
  40c4ac:	ldr	x0, [sp, #56]
  40c4b0:	ldr	x2, [x0, #24]
  40c4b4:	ldr	x0, [sp, #56]
  40c4b8:	ldr	x0, [x0, #32]
  40c4bc:	add	x0, x0, #0xa
  40c4c0:	lsl	x0, x0, #4
  40c4c4:	mov	x1, x0
  40c4c8:	mov	x0, x2
  40c4cc:	bl	402290 <realloc@plt>
  40c4d0:	str	x0, [sp, #72]
  40c4d4:	ldr	x0, [sp, #72]
  40c4d8:	cmp	x0, #0x0
  40c4dc:	b.eq	40c570 <tigetstr@plt+0x9fc0>  // b.none
  40c4e0:	ldr	x0, [sp, #56]
  40c4e4:	ldr	x1, [sp, #72]
  40c4e8:	str	x1, [x0, #24]
  40c4ec:	ldr	x0, [sp, #56]
  40c4f0:	ldr	x0, [x0, #32]
  40c4f4:	add	x1, x0, #0xa
  40c4f8:	ldr	x0, [sp, #56]
  40c4fc:	str	x1, [x0, #40]
  40c500:	ldr	x0, [sp, #56]
  40c504:	ldr	x1, [x0, #24]
  40c508:	ldr	x0, [sp, #56]
  40c50c:	ldr	x0, [x0, #32]
  40c510:	lsl	x0, x0, #4
  40c514:	add	x0, x1, x0
  40c518:	str	x0, [sp, #104]
  40c51c:	ldr	x1, [sp, #64]
  40c520:	ldr	x0, [sp, #104]
  40c524:	str	x1, [x0, #8]
  40c528:	ldr	x0, [sp, #48]
  40c52c:	bl	4022a0 <strdup@plt>
  40c530:	mov	x1, x0
  40c534:	ldr	x0, [sp, #104]
  40c538:	str	x1, [x0]
  40c53c:	ldr	x0, [sp, #104]
  40c540:	ldr	x0, [x0]
  40c544:	cmp	x0, #0x0
  40c548:	b.eq	40c578 <tigetstr@plt+0x9fc8>  // b.none
  40c54c:	ldr	x0, [sp, #56]
  40c550:	ldr	x0, [x0, #32]
  40c554:	add	x1, x0, #0x1
  40c558:	ldr	x0, [sp, #56]
  40c55c:	str	x1, [x0, #32]
  40c560:	mov	w0, #0x0                   	// #0
  40c564:	b	40c5c8 <tigetstr@plt+0xa018>
  40c568:	nop
  40c56c:	b	40c57c <tigetstr@plt+0x9fcc>
  40c570:	nop
  40c574:	b	40c57c <tigetstr@plt+0x9fcc>
  40c578:	nop
  40c57c:	ldr	x0, [sp, #104]
  40c580:	cmp	x0, #0x0
  40c584:	b.eq	40c5bc <tigetstr@plt+0xa00c>  // b.none
  40c588:	ldr	x0, [sp, #104]
  40c58c:	ldr	x0, [x0, #8]
  40c590:	bl	4023b0 <free@plt>
  40c594:	ldr	x0, [sp, #104]
  40c598:	ldr	x0, [x0]
  40c59c:	bl	4023b0 <free@plt>
  40c5a0:	ldr	x0, [sp, #104]
  40c5a4:	str	xzr, [x0]
  40c5a8:	ldr	x0, [sp, #104]
  40c5ac:	ldr	x1, [x0]
  40c5b0:	ldr	x0, [sp, #104]
  40c5b4:	str	x1, [x0, #8]
  40c5b8:	b	40c5c4 <tigetstr@plt+0xa014>
  40c5bc:	ldr	x0, [sp, #64]
  40c5c0:	bl	4023b0 <free@plt>
  40c5c4:	ldr	w0, [sp, #100]
  40c5c8:	ldr	x19, [sp, #16]
  40c5cc:	ldp	x29, x30, [sp], #112
  40c5d0:	ret
  40c5d4:	stp	x29, x30, [sp, #-64]!
  40c5d8:	mov	x29, sp
  40c5dc:	str	x19, [sp, #16]
  40c5e0:	str	x0, [sp, #40]
  40c5e4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40c5e8:	add	x0, x0, #0x550
  40c5ec:	ldr	w0, [x0]
  40c5f0:	and	w0, w0, #0x8
  40c5f4:	cmp	w0, #0x0
  40c5f8:	b.eq	40c640 <tigetstr@plt+0xa090>  // b.none
  40c5fc:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40c600:	ldr	x0, [x0, #4048]
  40c604:	ldr	x19, [x0]
  40c608:	bl	402170 <getpid@plt>
  40c60c:	mov	w1, w0
  40c610:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c614:	add	x4, x0, #0x7a8
  40c618:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c61c:	add	x3, x0, #0x670
  40c620:	mov	w2, w1
  40c624:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c628:	add	x1, x0, #0x680
  40c62c:	mov	x0, x19
  40c630:	bl	402550 <fprintf@plt>
  40c634:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c638:	add	x0, x0, #0x7e0
  40c63c:	bl	40b0ac <tigetstr@plt+0x8afc>
  40c640:	str	xzr, [sp, #56]
  40c644:	b	40c68c <tigetstr@plt+0xa0dc>
  40c648:	ldr	x0, [sp, #40]
  40c64c:	ldr	x1, [x0, #24]
  40c650:	ldr	x0, [sp, #56]
  40c654:	lsl	x0, x0, #4
  40c658:	add	x0, x1, x0
  40c65c:	ldr	x0, [x0]
  40c660:	bl	4023b0 <free@plt>
  40c664:	ldr	x0, [sp, #40]
  40c668:	ldr	x1, [x0, #24]
  40c66c:	ldr	x0, [sp, #56]
  40c670:	lsl	x0, x0, #4
  40c674:	add	x0, x1, x0
  40c678:	ldr	x0, [x0, #8]
  40c67c:	bl	4023b0 <free@plt>
  40c680:	ldr	x0, [sp, #56]
  40c684:	add	x0, x0, #0x1
  40c688:	str	x0, [sp, #56]
  40c68c:	ldr	x0, [sp, #40]
  40c690:	ldr	x0, [x0, #32]
  40c694:	ldr	x1, [sp, #56]
  40c698:	cmp	x1, x0
  40c69c:	b.cc	40c648 <tigetstr@plt+0xa098>  // b.lo, b.ul, b.last
  40c6a0:	ldr	x0, [sp, #40]
  40c6a4:	ldr	x0, [x0, #24]
  40c6a8:	bl	4023b0 <free@plt>
  40c6ac:	ldr	x0, [sp, #40]
  40c6b0:	str	xzr, [x0, #24]
  40c6b4:	ldr	x0, [sp, #40]
  40c6b8:	str	xzr, [x0, #32]
  40c6bc:	ldr	x0, [sp, #40]
  40c6c0:	str	xzr, [x0, #40]
  40c6c4:	nop
  40c6c8:	ldr	x19, [sp, #16]
  40c6cc:	ldp	x29, x30, [sp], #64
  40c6d0:	ret
  40c6d4:	stp	x29, x30, [sp, #-48]!
  40c6d8:	mov	x29, sp
  40c6dc:	str	x19, [sp, #16]
  40c6e0:	str	x0, [sp, #40]
  40c6e4:	ldr	x0, [sp, #40]
  40c6e8:	ldr	x0, [x0, #32]
  40c6ec:	cmp	x0, #0x0
  40c6f0:	b.eq	40c778 <tigetstr@plt+0xa1c8>  // b.none
  40c6f4:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40c6f8:	add	x0, x0, #0x550
  40c6fc:	ldr	w0, [x0]
  40c700:	and	w0, w0, #0x8
  40c704:	cmp	w0, #0x0
  40c708:	b.eq	40c750 <tigetstr@plt+0xa1a0>  // b.none
  40c70c:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40c710:	ldr	x0, [x0, #4048]
  40c714:	ldr	x19, [x0]
  40c718:	bl	402170 <getpid@plt>
  40c71c:	mov	w1, w0
  40c720:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c724:	add	x4, x0, #0x7a8
  40c728:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c72c:	add	x3, x0, #0x670
  40c730:	mov	w2, w1
  40c734:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c738:	add	x1, x0, #0x680
  40c73c:	mov	x0, x19
  40c740:	bl	402550 <fprintf@plt>
  40c744:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c748:	add	x0, x0, #0x7f0
  40c74c:	bl	40b0ac <tigetstr@plt+0x8afc>
  40c750:	ldr	x0, [sp, #40]
  40c754:	ldr	x4, [x0, #24]
  40c758:	ldr	x0, [sp, #40]
  40c75c:	ldr	x1, [x0, #32]
  40c760:	adrp	x0, 40b000 <tigetstr@plt+0x8a50>
  40c764:	add	x3, x0, #0x2fc
  40c768:	mov	x2, #0x10                  	// #16
  40c76c:	mov	x0, x4
  40c770:	bl	4020f0 <qsort@plt>
  40c774:	b	40c77c <tigetstr@plt+0xa1cc>
  40c778:	nop
  40c77c:	ldr	x19, [sp, #16]
  40c780:	ldp	x29, x30, [sp], #48
  40c784:	ret
  40c788:	stp	x29, x30, [sp, #-80]!
  40c78c:	mov	x29, sp
  40c790:	str	x19, [sp, #16]
  40c794:	str	x0, [sp, #40]
  40c798:	str	x1, [sp, #32]
  40c79c:	stp	xzr, xzr, [sp, #48]
  40c7a0:	ldr	x0, [sp, #32]
  40c7a4:	str	x0, [sp, #48]
  40c7a8:	ldr	x0, [sp, #40]
  40c7ac:	cmp	x0, #0x0
  40c7b0:	b.eq	40c7d0 <tigetstr@plt+0xa220>  // b.none
  40c7b4:	ldr	x0, [sp, #32]
  40c7b8:	cmp	x0, #0x0
  40c7bc:	b.eq	40c7d0 <tigetstr@plt+0xa220>  // b.none
  40c7c0:	ldr	x0, [sp, #32]
  40c7c4:	ldrsb	w0, [x0]
  40c7c8:	cmp	w0, #0x0
  40c7cc:	b.ne	40c7d8 <tigetstr@plt+0xa228>  // b.any
  40c7d0:	mov	x0, #0x0                   	// #0
  40c7d4:	b	40c8dc <tigetstr@plt+0xa32c>
  40c7d8:	ldr	x0, [sp, #40]
  40c7dc:	ldrb	w0, [x0, #52]
  40c7e0:	and	w0, w0, #0x4
  40c7e4:	and	w0, w0, #0xff
  40c7e8:	cmp	w0, #0x0
  40c7ec:	b.ne	40c810 <tigetstr@plt+0xa260>  // b.any
  40c7f0:	ldr	x0, [sp, #40]
  40c7f4:	bl	40c9a4 <tigetstr@plt+0xa3f4>
  40c7f8:	str	w0, [sp, #76]
  40c7fc:	ldr	w0, [sp, #76]
  40c800:	cmp	w0, #0x0
  40c804:	b.eq	40c810 <tigetstr@plt+0xa260>  // b.none
  40c808:	mov	x0, #0x0                   	// #0
  40c80c:	b	40c8dc <tigetstr@plt+0xa32c>
  40c810:	ldr	x0, [sp, #40]
  40c814:	ldr	x0, [x0, #32]
  40c818:	cmp	x0, #0x0
  40c81c:	b.ne	40c828 <tigetstr@plt+0xa278>  // b.any
  40c820:	mov	x0, #0x0                   	// #0
  40c824:	b	40c8dc <tigetstr@plt+0xa32c>
  40c828:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40c82c:	add	x0, x0, #0x550
  40c830:	ldr	w0, [x0]
  40c834:	and	w0, w0, #0x8
  40c838:	cmp	w0, #0x0
  40c83c:	b.eq	40c888 <tigetstr@plt+0xa2d8>  // b.none
  40c840:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40c844:	ldr	x0, [x0, #4048]
  40c848:	ldr	x19, [x0]
  40c84c:	bl	402170 <getpid@plt>
  40c850:	mov	w1, w0
  40c854:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c858:	add	x4, x0, #0x7a8
  40c85c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c860:	add	x3, x0, #0x670
  40c864:	mov	w2, w1
  40c868:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c86c:	add	x1, x0, #0x680
  40c870:	mov	x0, x19
  40c874:	bl	402550 <fprintf@plt>
  40c878:	ldr	x1, [sp, #32]
  40c87c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c880:	add	x0, x0, #0x800
  40c884:	bl	40b0ac <tigetstr@plt+0x8afc>
  40c888:	ldr	x0, [sp, #40]
  40c88c:	ldr	x1, [x0, #24]
  40c890:	ldr	x0, [sp, #40]
  40c894:	ldr	x2, [x0, #32]
  40c898:	add	x5, sp, #0x30
  40c89c:	adrp	x0, 40b000 <tigetstr@plt+0x8a50>
  40c8a0:	add	x4, x0, #0x2fc
  40c8a4:	mov	x3, #0x10                  	// #16
  40c8a8:	mov	x0, x5
  40c8ac:	bl	402260 <bsearch@plt>
  40c8b0:	str	x0, [sp, #64]
  40c8b4:	ldr	x0, [sp, #64]
  40c8b8:	cmp	x0, #0x0
  40c8bc:	b.eq	40c8d8 <tigetstr@plt+0xa328>  // b.none
  40c8c0:	ldr	x0, [sp, #64]
  40c8c4:	ldr	x0, [x0, #8]
  40c8c8:	cmp	x0, #0x0
  40c8cc:	b.eq	40c8d8 <tigetstr@plt+0xa328>  // b.none
  40c8d0:	ldr	x0, [sp, #64]
  40c8d4:	b	40c8dc <tigetstr@plt+0xa32c>
  40c8d8:	mov	x0, #0x0                   	// #0
  40c8dc:	ldr	x19, [sp, #16]
  40c8e0:	ldp	x29, x30, [sp], #80
  40c8e4:	ret
  40c8e8:	mov	x12, #0x1030                	// #4144
  40c8ec:	sub	sp, sp, x12
  40c8f0:	stp	x29, x30, [sp]
  40c8f4:	mov	x29, sp
  40c8f8:	str	x0, [sp, #24]
  40c8fc:	mov	w0, #0xfffffffe            	// #-2
  40c900:	str	w0, [sp, #4140]
  40c904:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c908:	add	x0, x0, #0x810
  40c90c:	bl	402520 <getenv@plt>
  40c910:	mov	x1, x0
  40c914:	ldr	x0, [sp, #24]
  40c918:	str	x1, [x0, #8]
  40c91c:	add	x0, sp, #0x20
  40c920:	mov	x1, #0x1000                	// #4096
  40c924:	bl	40be54 <tigetstr@plt+0x98a4>
  40c928:	str	x0, [sp, #4128]
  40c92c:	ldr	x0, [sp, #4128]
  40c930:	cmp	x0, #0x0
  40c934:	b.eq	40c948 <tigetstr@plt+0xa398>  // b.none
  40c938:	ldr	x1, [sp, #4128]
  40c93c:	ldr	x0, [sp, #24]
  40c940:	bl	40b920 <tigetstr@plt+0x9370>
  40c944:	str	w0, [sp, #4140]
  40c948:	ldr	w0, [sp, #4140]
  40c94c:	cmn	w0, #0x1
  40c950:	b.eq	40c96c <tigetstr@plt+0xa3bc>  // b.none
  40c954:	ldr	w0, [sp, #4140]
  40c958:	cmn	w0, #0xd
  40c95c:	b.eq	40c96c <tigetstr@plt+0xa3bc>  // b.none
  40c960:	ldr	w0, [sp, #4140]
  40c964:	cmn	w0, #0x2
  40c968:	b.ne	40c980 <tigetstr@plt+0xa3d0>  // b.any
  40c96c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40c970:	add	x1, x0, #0x818
  40c974:	ldr	x0, [sp, #24]
  40c978:	bl	40b920 <tigetstr@plt+0x9370>
  40c97c:	str	w0, [sp, #4140]
  40c980:	ldr	x0, [sp, #24]
  40c984:	ldrb	w1, [x0, #52]
  40c988:	orr	w1, w1, #0x8
  40c98c:	strb	w1, [x0, #52]
  40c990:	ldr	w0, [sp, #4140]
  40c994:	ldp	x29, x30, [sp]
  40c998:	mov	x12, #0x1030                	// #4144
  40c99c:	add	sp, sp, x12
  40c9a0:	ret
  40c9a4:	mov	x12, #0x2160                	// #8544
  40c9a8:	sub	sp, sp, x12
  40c9ac:	stp	x29, x30, [sp]
  40c9b0:	mov	x29, sp
  40c9b4:	str	x19, [sp, #16]
  40c9b8:	str	x0, [sp, #40]
  40c9bc:	str	wzr, [sp, #8540]
  40c9c0:	str	xzr, [sp, #8528]
  40c9c4:	ldr	x0, [sp, #40]
  40c9c8:	ldrb	w0, [x0, #52]
  40c9cc:	and	w0, w0, #0x8
  40c9d0:	and	w0, w0, #0xff
  40c9d4:	cmp	w0, #0x0
  40c9d8:	b.ne	40c9e8 <tigetstr@plt+0xa438>  // b.any
  40c9dc:	ldr	x0, [sp, #40]
  40c9e0:	bl	40c8e8 <tigetstr@plt+0xa338>
  40c9e4:	str	w0, [sp, #8540]
  40c9e8:	ldr	x0, [sp, #40]
  40c9ec:	ldrb	w1, [x0, #52]
  40c9f0:	orr	w1, w1, #0x4
  40c9f4:	strb	w1, [x0, #52]
  40c9f8:	ldr	w0, [sp, #8540]
  40c9fc:	cmp	w0, #0x0
  40ca00:	b.ne	40cbdc <tigetstr@plt+0xa62c>  // b.any
  40ca04:	ldr	x0, [sp, #40]
  40ca08:	ldr	x0, [x0, #16]
  40ca0c:	cmp	x0, #0x0
  40ca10:	b.eq	40cbdc <tigetstr@plt+0xa62c>  // b.none
  40ca14:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40ca18:	add	x0, x0, #0x550
  40ca1c:	ldr	w0, [x0]
  40ca20:	and	w0, w0, #0x8
  40ca24:	cmp	w0, #0x0
  40ca28:	b.eq	40ca7c <tigetstr@plt+0xa4cc>  // b.none
  40ca2c:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40ca30:	ldr	x0, [x0, #4048]
  40ca34:	ldr	x19, [x0]
  40ca38:	bl	402170 <getpid@plt>
  40ca3c:	mov	w1, w0
  40ca40:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ca44:	add	x4, x0, #0x7a8
  40ca48:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ca4c:	add	x3, x0, #0x670
  40ca50:	mov	w2, w1
  40ca54:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ca58:	add	x1, x0, #0x680
  40ca5c:	mov	x0, x19
  40ca60:	bl	402550 <fprintf@plt>
  40ca64:	ldr	x0, [sp, #40]
  40ca68:	ldr	x0, [x0, #16]
  40ca6c:	mov	x1, x0
  40ca70:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ca74:	add	x0, x0, #0x830
  40ca78:	bl	40b0ac <tigetstr@plt+0x8afc>
  40ca7c:	ldr	x0, [sp, #40]
  40ca80:	ldr	x2, [x0, #16]
  40ca84:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ca88:	add	x1, x0, #0x848
  40ca8c:	mov	x0, x2
  40ca90:	bl	4021a0 <fopen@plt>
  40ca94:	str	x0, [sp, #8528]
  40ca98:	ldr	x0, [sp, #8528]
  40ca9c:	cmp	x0, #0x0
  40caa0:	b.ne	40cbbc <tigetstr@plt+0xa60c>  // b.any
  40caa4:	bl	402510 <__errno_location@plt>
  40caa8:	ldr	w0, [x0]
  40caac:	neg	w0, w0
  40cab0:	str	w0, [sp, #8540]
  40cab4:	b	40cbe8 <tigetstr@plt+0xa638>
  40cab8:	add	x0, sp, #0x148
  40cabc:	mov	w1, #0xa                   	// #10
  40cac0:	bl	402430 <strchr@plt>
  40cac4:	str	x0, [sp, #8520]
  40cac8:	ldr	x0, [sp, #8520]
  40cacc:	cmp	x0, #0x0
  40cad0:	b.ne	40cb14 <tigetstr@plt+0xa564>  // b.any
  40cad4:	ldr	x0, [sp, #8528]
  40cad8:	bl	402320 <feof@plt>
  40cadc:	cmp	w0, #0x0
  40cae0:	b.eq	40cb00 <tigetstr@plt+0xa550>  // b.none
  40cae4:	add	x0, sp, #0x148
  40cae8:	bl	401fb0 <strlen@plt>
  40caec:	mov	x1, x0
  40caf0:	add	x0, sp, #0x148
  40caf4:	add	x0, x0, x1
  40caf8:	str	x0, [sp, #8520]
  40cafc:	b	40cb14 <tigetstr@plt+0xa564>
  40cb00:	bl	402510 <__errno_location@plt>
  40cb04:	ldr	w0, [x0]
  40cb08:	neg	w0, w0
  40cb0c:	str	w0, [sp, #8540]
  40cb10:	b	40cbe8 <tigetstr@plt+0xa638>
  40cb14:	ldr	x0, [sp, #8520]
  40cb18:	strb	wzr, [x0]
  40cb1c:	add	x0, sp, #0x148
  40cb20:	bl	40b058 <tigetstr@plt+0x8aa8>
  40cb24:	str	x0, [sp, #8520]
  40cb28:	ldr	x0, [sp, #8520]
  40cb2c:	ldrsb	w0, [x0]
  40cb30:	cmp	w0, #0x0
  40cb34:	b.eq	40cbbc <tigetstr@plt+0xa60c>  // b.none
  40cb38:	ldr	x0, [sp, #8520]
  40cb3c:	ldrsb	w0, [x0]
  40cb40:	cmp	w0, #0x23
  40cb44:	b.ne	40cb4c <tigetstr@plt+0xa59c>  // b.any
  40cb48:	b	40cbbc <tigetstr@plt+0xa60c>
  40cb4c:	add	x1, sp, #0x38
  40cb50:	add	x0, sp, #0xc0
  40cb54:	mov	x3, x1
  40cb58:	mov	x2, x0
  40cb5c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40cb60:	add	x1, x0, #0x850
  40cb64:	ldr	x0, [sp, #8520]
  40cb68:	bl	402490 <__isoc99_sscanf@plt>
  40cb6c:	str	w0, [sp, #8540]
  40cb70:	ldr	w0, [sp, #8540]
  40cb74:	cmp	w0, #0x2
  40cb78:	b.ne	40cbbc <tigetstr@plt+0xa60c>  // b.any
  40cb7c:	ldrsb	w0, [sp, #192]
  40cb80:	cmp	w0, #0x0
  40cb84:	b.eq	40cbbc <tigetstr@plt+0xa60c>  // b.none
  40cb88:	ldrsb	w0, [sp, #56]
  40cb8c:	cmp	w0, #0x0
  40cb90:	b.eq	40cbbc <tigetstr@plt+0xa60c>  // b.none
  40cb94:	add	x1, sp, #0x38
  40cb98:	add	x0, sp, #0xc0
  40cb9c:	mov	x2, x1
  40cba0:	mov	x1, x0
  40cba4:	ldr	x0, [sp, #40]
  40cba8:	bl	40c2bc <tigetstr@plt+0x9d0c>
  40cbac:	str	w0, [sp, #8540]
  40cbb0:	ldr	w0, [sp, #8540]
  40cbb4:	cmp	w0, #0x0
  40cbb8:	b.ne	40cbe4 <tigetstr@plt+0xa634>  // b.any
  40cbbc:	add	x0, sp, #0x148
  40cbc0:	ldr	x2, [sp, #8528]
  40cbc4:	mov	w1, #0x2000                	// #8192
  40cbc8:	bl	402560 <fgets@plt>
  40cbcc:	cmp	x0, #0x0
  40cbd0:	b.ne	40cab8 <tigetstr@plt+0xa508>  // b.any
  40cbd4:	str	wzr, [sp, #8540]
  40cbd8:	b	40cbe8 <tigetstr@plt+0xa638>
  40cbdc:	nop
  40cbe0:	b	40cbe8 <tigetstr@plt+0xa638>
  40cbe4:	nop
  40cbe8:	ldr	x0, [sp, #8528]
  40cbec:	cmp	x0, #0x0
  40cbf0:	b.eq	40cbfc <tigetstr@plt+0xa64c>  // b.none
  40cbf4:	ldr	x0, [sp, #8528]
  40cbf8:	bl	402160 <fclose@plt>
  40cbfc:	ldr	x0, [sp, #40]
  40cc00:	bl	40c6d4 <tigetstr@plt+0xa124>
  40cc04:	ldr	w0, [sp, #8540]
  40cc08:	ldr	x19, [sp, #16]
  40cc0c:	ldp	x29, x30, [sp]
  40cc10:	mov	x12, #0x2160                	// #8544
  40cc14:	add	sp, sp, x12
  40cc18:	ret
  40cc1c:	stp	x29, x30, [sp, #-48]!
  40cc20:	mov	x29, sp
  40cc24:	str	x19, [sp, #16]
  40cc28:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40cc2c:	add	x0, x0, #0x868
  40cc30:	bl	402520 <getenv@plt>
  40cc34:	str	x0, [sp, #40]
  40cc38:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40cc3c:	add	x0, x0, #0x550
  40cc40:	ldr	w0, [x0]
  40cc44:	and	w0, w0, #0x2
  40cc48:	cmp	w0, #0x0
  40cc4c:	b.ne	40cc8c <tigetstr@plt+0xa6dc>  // b.any
  40cc50:	ldr	x0, [sp, #40]
  40cc54:	cmp	x0, #0x0
  40cc58:	b.eq	40cc80 <tigetstr@plt+0xa6d0>  // b.none
  40cc5c:	ldr	x1, [sp, #40]
  40cc60:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40cc64:	add	x0, x0, #0x530
  40cc68:	bl	40b178 <tigetstr@plt+0x8bc8>
  40cc6c:	mov	w1, w0
  40cc70:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40cc74:	add	x0, x0, #0x550
  40cc78:	str	w1, [x0]
  40cc7c:	b	40cc8c <tigetstr@plt+0xa6dc>
  40cc80:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40cc84:	add	x0, x0, #0x550
  40cc88:	str	wzr, [x0]
  40cc8c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40cc90:	add	x0, x0, #0x550
  40cc94:	ldr	w0, [x0]
  40cc98:	cmp	w0, #0x0
  40cc9c:	b.eq	40cd14 <tigetstr@plt+0xa764>  // b.none
  40cca0:	bl	4020a0 <getuid@plt>
  40cca4:	mov	w19, w0
  40cca8:	bl	402050 <geteuid@plt>
  40ccac:	cmp	w19, w0
  40ccb0:	b.ne	40ccc8 <tigetstr@plt+0xa718>  // b.any
  40ccb4:	bl	4023d0 <getgid@plt>
  40ccb8:	mov	w19, w0
  40ccbc:	bl	402020 <getegid@plt>
  40ccc0:	cmp	w19, w0
  40ccc4:	b.eq	40cd14 <tigetstr@plt+0xa764>  // b.none
  40ccc8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40cccc:	add	x0, x0, #0x550
  40ccd0:	ldr	w0, [x0]
  40ccd4:	orr	w1, w0, #0x1000000
  40ccd8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40ccdc:	add	x0, x0, #0x550
  40cce0:	str	w1, [x0]
  40cce4:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40cce8:	ldr	x0, [x0, #4048]
  40ccec:	ldr	x19, [x0]
  40ccf0:	bl	402170 <getpid@plt>
  40ccf4:	mov	w1, w0
  40ccf8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ccfc:	add	x3, x0, #0x670
  40cd00:	mov	w2, w1
  40cd04:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40cd08:	add	x1, x0, #0x880
  40cd0c:	mov	x0, x19
  40cd10:	bl	402550 <fprintf@plt>
  40cd14:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40cd18:	add	x0, x0, #0x550
  40cd1c:	ldr	w0, [x0]
  40cd20:	orr	w1, w0, #0x2
  40cd24:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40cd28:	add	x0, x0, #0x550
  40cd2c:	str	w1, [x0]
  40cd30:	nop
  40cd34:	ldr	x19, [sp, #16]
  40cd38:	ldp	x29, x30, [sp], #48
  40cd3c:	ret
  40cd40:	stp	x29, x30, [sp, #-48]!
  40cd44:	mov	x29, sp
  40cd48:	str	x19, [sp, #16]
  40cd4c:	mov	w0, #0xffffffff            	// #-1
  40cd50:	str	w0, [sp, #44]
  40cd54:	add	x0, sp, #0x28
  40cd58:	mov	x2, x0
  40cd5c:	mov	w1, #0x1                   	// #1
  40cd60:	mov	x0, #0x0                   	// #0
  40cd64:	bl	402000 <setupterm@plt>
  40cd68:	cmp	w0, #0x0
  40cd6c:	b.ne	40cd8c <tigetstr@plt+0xa7dc>  // b.any
  40cd70:	ldr	w0, [sp, #40]
  40cd74:	cmp	w0, #0x1
  40cd78:	b.ne	40cd8c <tigetstr@plt+0xa7dc>  // b.any
  40cd7c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40cd80:	add	x0, x0, #0x8c0
  40cd84:	bl	402530 <tigetnum@plt>
  40cd88:	str	w0, [sp, #44]
  40cd8c:	ldr	w0, [sp, #44]
  40cd90:	cmp	w0, #0x1
  40cd94:	b.le	40ce00 <tigetstr@plt+0xa850>
  40cd98:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40cd9c:	add	x0, x0, #0x550
  40cda0:	ldr	w0, [x0]
  40cda4:	and	w0, w0, #0x4
  40cda8:	cmp	w0, #0x0
  40cdac:	b.eq	40cdf8 <tigetstr@plt+0xa848>  // b.none
  40cdb0:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40cdb4:	ldr	x0, [x0, #4048]
  40cdb8:	ldr	x19, [x0]
  40cdbc:	bl	402170 <getpid@plt>
  40cdc0:	mov	w1, w0
  40cdc4:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40cdc8:	add	x4, x0, #0x668
  40cdcc:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40cdd0:	add	x3, x0, #0x670
  40cdd4:	mov	w2, w1
  40cdd8:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40cddc:	add	x1, x0, #0x680
  40cde0:	mov	x0, x19
  40cde4:	bl	402550 <fprintf@plt>
  40cde8:	ldr	w1, [sp, #44]
  40cdec:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40cdf0:	add	x0, x0, #0x8c8
  40cdf4:	bl	40b0ac <tigetstr@plt+0x8afc>
  40cdf8:	mov	w0, #0x1                   	// #1
  40cdfc:	b	40ce60 <tigetstr@plt+0xa8b0>
  40ce00:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40ce04:	add	x0, x0, #0x550
  40ce08:	ldr	w0, [x0]
  40ce0c:	and	w0, w0, #0x4
  40ce10:	cmp	w0, #0x0
  40ce14:	b.eq	40ce5c <tigetstr@plt+0xa8ac>  // b.none
  40ce18:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40ce1c:	ldr	x0, [x0, #4048]
  40ce20:	ldr	x19, [x0]
  40ce24:	bl	402170 <getpid@plt>
  40ce28:	mov	w1, w0
  40ce2c:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ce30:	add	x4, x0, #0x668
  40ce34:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ce38:	add	x3, x0, #0x670
  40ce3c:	mov	w2, w1
  40ce40:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ce44:	add	x1, x0, #0x680
  40ce48:	mov	x0, x19
  40ce4c:	bl	402550 <fprintf@plt>
  40ce50:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40ce54:	add	x0, x0, #0x8f0
  40ce58:	bl	40b0ac <tigetstr@plt+0x8afc>
  40ce5c:	mov	w0, #0x0                   	// #0
  40ce60:	ldr	x19, [sp, #16]
  40ce64:	ldp	x29, x30, [sp], #48
  40ce68:	ret
  40ce6c:	stp	x29, x30, [sp, #-64]!
  40ce70:	mov	x29, sp
  40ce74:	str	w0, [sp, #28]
  40ce78:	str	x1, [sp, #16]
  40ce7c:	mov	w0, #0xffffffff            	// #-1
  40ce80:	str	w0, [sp, #60]
  40ce84:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40ce88:	add	x0, x0, #0x558
  40ce8c:	str	x0, [sp, #48]
  40ce90:	ldr	x0, [sp, #48]
  40ce94:	ldr	x1, [sp, #16]
  40ce98:	str	x1, [x0]
  40ce9c:	bl	40cc1c <tigetstr@plt+0xa66c>
  40cea0:	ldr	w0, [sp, #28]
  40cea4:	cmp	w0, #0x2
  40cea8:	b.eq	40cecc <tigetstr@plt+0xa91c>  // b.none
  40ceac:	mov	w0, #0x1                   	// #1
  40ceb0:	bl	402470 <isatty@plt>
  40ceb4:	cmp	w0, #0x0
  40ceb8:	b.ne	40cecc <tigetstr@plt+0xa91c>  // b.any
  40cebc:	ldr	x0, [sp, #48]
  40cec0:	mov	w1, #0x1                   	// #1
  40cec4:	str	w1, [x0, #48]
  40cec8:	b	40ced8 <tigetstr@plt+0xa928>
  40cecc:	ldr	x0, [sp, #48]
  40ced0:	ldr	w1, [sp, #28]
  40ced4:	str	w1, [x0, #48]
  40ced8:	ldr	x0, [sp, #48]
  40cedc:	ldr	w0, [x0, #48]
  40cee0:	cmp	w0, #0x3
  40cee4:	b.ne	40cf5c <tigetstr@plt+0xa9ac>  // b.any
  40cee8:	bl	40cd40 <tigetstr@plt+0xa790>
  40ceec:	str	w0, [sp, #60]
  40cef0:	ldr	w0, [sp, #60]
  40cef4:	cmp	w0, #0x0
  40cef8:	b.eq	40cf5c <tigetstr@plt+0xa9ac>  // b.none
  40cefc:	ldr	x0, [sp, #48]
  40cf00:	bl	40c8e8 <tigetstr@plt+0xa338>
  40cf04:	str	w0, [sp, #44]
  40cf08:	ldr	w0, [sp, #44]
  40cf0c:	cmp	w0, #0x0
  40cf10:	b.eq	40cf20 <tigetstr@plt+0xa970>  // b.none
  40cf14:	ldr	x0, [sp, #48]
  40cf18:	str	wzr, [x0, #48]
  40cf1c:	b	40cf5c <tigetstr@plt+0xa9ac>
  40cf20:	ldr	x0, [sp, #48]
  40cf24:	ldr	w1, [x0, #56]
  40cf28:	ldr	x0, [sp, #48]
  40cf2c:	ldr	w0, [x0, #60]
  40cf30:	cmp	w1, w0
  40cf34:	b.le	40cf48 <tigetstr@plt+0xa998>
  40cf38:	ldr	x0, [sp, #48]
  40cf3c:	mov	w1, #0x1                   	// #1
  40cf40:	str	w1, [x0, #48]
  40cf44:	b	40cf50 <tigetstr@plt+0xa9a0>
  40cf48:	ldr	x0, [sp, #48]
  40cf4c:	str	wzr, [x0, #48]
  40cf50:	adrp	x0, 40b000 <tigetstr@plt+0x8a50>
  40cf54:	add	x0, x0, #0xe34
  40cf58:	bl	40d470 <tigetstr@plt+0xaec0>
  40cf5c:	ldr	x0, [sp, #48]
  40cf60:	ldr	w0, [x0, #48]
  40cf64:	cmp	w0, #0x0
  40cf68:	b.eq	40cf78 <tigetstr@plt+0xa9c8>  // b.none
  40cf6c:	cmp	w0, #0x2
  40cf70:	b.eq	40cfb4 <tigetstr@plt+0xaa04>  // b.none
  40cf74:	b	40cfc8 <tigetstr@plt+0xaa18>
  40cf78:	ldr	w0, [sp, #60]
  40cf7c:	cmn	w0, #0x1
  40cf80:	b.ne	40cf94 <tigetstr@plt+0xa9e4>  // b.any
  40cf84:	bl	40cd40 <tigetstr@plt+0xa790>
  40cf88:	and	w0, w0, #0x1
  40cf8c:	and	w2, w0, #0xff
  40cf90:	b	40cfa0 <tigetstr@plt+0xa9f0>
  40cf94:	ldr	w0, [sp, #60]
  40cf98:	and	w0, w0, #0x1
  40cf9c:	and	w2, w0, #0xff
  40cfa0:	ldr	x1, [sp, #48]
  40cfa4:	ldrb	w0, [x1, #52]
  40cfa8:	bfxil	w0, w2, #0, #1
  40cfac:	strb	w0, [x1, #52]
  40cfb0:	b	40cfd8 <tigetstr@plt+0xaa28>
  40cfb4:	ldr	x0, [sp, #48]
  40cfb8:	ldrb	w1, [x0, #52]
  40cfbc:	orr	w1, w1, #0x1
  40cfc0:	strb	w1, [x0, #52]
  40cfc4:	b	40cfd8 <tigetstr@plt+0xaa28>
  40cfc8:	ldr	x0, [sp, #48]
  40cfcc:	ldrb	w1, [x0, #52]
  40cfd0:	and	w1, w1, #0xfffffffe
  40cfd4:	strb	w1, [x0, #52]
  40cfd8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40cfdc:	add	x0, x0, #0x550
  40cfe0:	ldr	w0, [x0]
  40cfe4:	and	w0, w0, #0x4
  40cfe8:	cmp	w0, #0x0
  40cfec:	b.eq	40cff8 <tigetstr@plt+0xaa48>  // b.none
  40cff0:	ldr	x0, [sp, #48]
  40cff4:	bl	40b3b4 <tigetstr@plt+0x8e04>
  40cff8:	ldr	x0, [sp, #48]
  40cffc:	ldrb	w0, [x0, #52]
  40d000:	ubfx	x0, x0, #0, #1
  40d004:	and	w0, w0, #0xff
  40d008:	ldp	x29, x30, [sp], #64
  40d00c:	ret
  40d010:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d014:	add	x0, x0, #0x558
  40d018:	ldrb	w1, [x0, #52]
  40d01c:	orr	w1, w1, #0x2
  40d020:	strb	w1, [x0, #52]
  40d024:	nop
  40d028:	ret
  40d02c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d030:	add	x0, x0, #0x558
  40d034:	ldrb	w1, [x0, #52]
  40d038:	and	w1, w1, #0xfffffffd
  40d03c:	strb	w1, [x0, #52]
  40d040:	nop
  40d044:	ret
  40d048:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d04c:	add	x0, x0, #0x558
  40d050:	ldrb	w0, [x0, #52]
  40d054:	ubfx	x0, x0, #0, #1
  40d058:	and	w0, w0, #0xff
  40d05c:	ret
  40d060:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d064:	add	x0, x0, #0x558
  40d068:	ldr	w0, [x0, #48]
  40d06c:	ret
  40d070:	stp	x29, x30, [sp, #-32]!
  40d074:	mov	x29, sp
  40d078:	str	x0, [sp, #24]
  40d07c:	str	x1, [sp, #16]
  40d080:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d084:	add	x0, x0, #0x558
  40d088:	ldrb	w0, [x0, #52]
  40d08c:	and	w0, w0, #0x2
  40d090:	and	w0, w0, #0xff
  40d094:	cmp	w0, #0x0
  40d098:	b.ne	40d0d0 <tigetstr@plt+0xab20>  // b.any
  40d09c:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d0a0:	add	x0, x0, #0x558
  40d0a4:	ldrb	w0, [x0, #52]
  40d0a8:	and	w0, w0, #0x1
  40d0ac:	and	w0, w0, #0xff
  40d0b0:	cmp	w0, #0x0
  40d0b4:	b.eq	40d0d0 <tigetstr@plt+0xab20>  // b.none
  40d0b8:	ldr	x0, [sp, #24]
  40d0bc:	cmp	x0, #0x0
  40d0c0:	b.eq	40d0d0 <tigetstr@plt+0xab20>  // b.none
  40d0c4:	ldr	x1, [sp, #16]
  40d0c8:	ldr	x0, [sp, #24]
  40d0cc:	bl	401fc0 <fputs@plt>
  40d0d0:	nop
  40d0d4:	ldp	x29, x30, [sp], #32
  40d0d8:	ret
  40d0dc:	stp	x29, x30, [sp, #-48]!
  40d0e0:	mov	x29, sp
  40d0e4:	str	x0, [sp, #24]
  40d0e8:	str	x1, [sp, #16]
  40d0ec:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d0f0:	add	x0, x0, #0x558
  40d0f4:	ldrb	w0, [x0, #52]
  40d0f8:	and	w0, w0, #0x2
  40d0fc:	and	w0, w0, #0xff
  40d100:	cmp	w0, #0x0
  40d104:	b.ne	40d124 <tigetstr@plt+0xab74>  // b.any
  40d108:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d10c:	add	x0, x0, #0x558
  40d110:	ldrb	w0, [x0, #52]
  40d114:	and	w0, w0, #0x1
  40d118:	and	w0, w0, #0xff
  40d11c:	cmp	w0, #0x0
  40d120:	b.ne	40d12c <tigetstr@plt+0xab7c>  // b.any
  40d124:	mov	x0, #0x0                   	// #0
  40d128:	b	40d16c <tigetstr@plt+0xabbc>
  40d12c:	ldr	x1, [sp, #24]
  40d130:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d134:	add	x0, x0, #0x558
  40d138:	bl	40c788 <tigetstr@plt+0xa1d8>
  40d13c:	str	x0, [sp, #40]
  40d140:	ldr	x0, [sp, #40]
  40d144:	cmp	x0, #0x0
  40d148:	b.eq	40d168 <tigetstr@plt+0xabb8>  // b.none
  40d14c:	ldr	x0, [sp, #40]
  40d150:	ldr	x0, [x0, #8]
  40d154:	cmp	x0, #0x0
  40d158:	b.eq	40d168 <tigetstr@plt+0xabb8>  // b.none
  40d15c:	ldr	x0, [sp, #40]
  40d160:	ldr	x0, [x0, #8]
  40d164:	b	40d16c <tigetstr@plt+0xabbc>
  40d168:	ldr	x0, [sp, #16]
  40d16c:	ldp	x29, x30, [sp], #48
  40d170:	ret
  40d174:	stp	x29, x30, [sp, #-64]!
  40d178:	mov	x29, sp
  40d17c:	str	x0, [sp, #40]
  40d180:	str	x1, [sp, #32]
  40d184:	str	x2, [sp, #24]
  40d188:	ldr	x1, [sp, #32]
  40d18c:	ldr	x0, [sp, #40]
  40d190:	bl	40d0dc <tigetstr@plt+0xab2c>
  40d194:	str	x0, [sp, #56]
  40d198:	ldr	x0, [sp, #56]
  40d19c:	cmp	x0, #0x0
  40d1a0:	b.eq	40d1b4 <tigetstr@plt+0xac04>  // b.none
  40d1a4:	ldr	x1, [sp, #24]
  40d1a8:	ldr	x0, [sp, #56]
  40d1ac:	bl	40d070 <tigetstr@plt+0xaac0>
  40d1b0:	b	40d1b8 <tigetstr@plt+0xac08>
  40d1b4:	nop
  40d1b8:	ldp	x29, x30, [sp], #64
  40d1bc:	ret
  40d1c0:	stp	x29, x30, [sp, #-32]!
  40d1c4:	mov	x29, sp
  40d1c8:	str	x0, [sp, #24]
  40d1cc:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d1d0:	add	x0, x0, #0x558
  40d1d4:	ldrb	w0, [x0, #52]
  40d1d8:	and	w0, w0, #0x2
  40d1dc:	and	w0, w0, #0xff
  40d1e0:	cmp	w0, #0x0
  40d1e4:	b.ne	40d21c <tigetstr@plt+0xac6c>  // b.any
  40d1e8:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d1ec:	add	x0, x0, #0x558
  40d1f0:	ldrb	w0, [x0, #52]
  40d1f4:	and	w0, w0, #0x1
  40d1f8:	and	w0, w0, #0xff
  40d1fc:	cmp	w0, #0x0
  40d200:	b.eq	40d21c <tigetstr@plt+0xac6c>  // b.none
  40d204:	ldr	x3, [sp, #24]
  40d208:	mov	x2, #0x4                   	// #4
  40d20c:	mov	x1, #0x1                   	// #1
  40d210:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40d214:	add	x0, x0, #0x918
  40d218:	bl	402440 <fwrite@plt>
  40d21c:	nop
  40d220:	ldp	x29, x30, [sp], #32
  40d224:	ret
  40d228:	stp	x29, x30, [sp, #-48]!
  40d22c:	mov	x29, sp
  40d230:	str	x0, [sp, #24]
  40d234:	ldr	x0, [sp, #24]
  40d238:	cmp	x0, #0x0
  40d23c:	b.eq	40d250 <tigetstr@plt+0xaca0>  // b.none
  40d240:	ldr	x0, [sp, #24]
  40d244:	ldrsb	w0, [x0]
  40d248:	cmp	w0, #0x0
  40d24c:	b.ne	40d258 <tigetstr@plt+0xaca8>  // b.any
  40d250:	mov	w0, #0xffffffea            	// #-22
  40d254:	b	40d2a8 <tigetstr@plt+0xacf8>
  40d258:	str	xzr, [sp, #40]
  40d25c:	b	40d298 <tigetstr@plt+0xace8>
  40d260:	adrp	x0, 421000 <tigetstr@plt+0x1ea50>
  40d264:	add	x0, x0, #0x470
  40d268:	ldr	x1, [sp, #40]
  40d26c:	ldr	x0, [x0, x1, lsl #3]
  40d270:	mov	x1, x0
  40d274:	ldr	x0, [sp, #24]
  40d278:	bl	402270 <strcasecmp@plt>
  40d27c:	cmp	w0, #0x0
  40d280:	b.ne	40d28c <tigetstr@plt+0xacdc>  // b.any
  40d284:	ldr	x0, [sp, #40]
  40d288:	b	40d2a8 <tigetstr@plt+0xacf8>
  40d28c:	ldr	x0, [sp, #40]
  40d290:	add	x0, x0, #0x1
  40d294:	str	x0, [sp, #40]
  40d298:	ldr	x0, [sp, #40]
  40d29c:	cmp	x0, #0x3
  40d2a0:	b.ls	40d260 <tigetstr@plt+0xacb0>  // b.plast
  40d2a4:	mov	w0, #0xffffffea            	// #-22
  40d2a8:	ldp	x29, x30, [sp], #48
  40d2ac:	ret
  40d2b0:	stp	x29, x30, [sp, #-48]!
  40d2b4:	mov	x29, sp
  40d2b8:	str	x0, [sp, #24]
  40d2bc:	str	x1, [sp, #16]
  40d2c0:	ldr	x0, [sp, #24]
  40d2c4:	cmp	x0, #0x0
  40d2c8:	b.eq	40d2e8 <tigetstr@plt+0xad38>  // b.none
  40d2cc:	ldr	x0, [sp, #24]
  40d2d0:	ldrsb	w0, [x0]
  40d2d4:	cmp	w0, #0x3d
  40d2d8:	b.ne	40d2e8 <tigetstr@plt+0xad38>  // b.any
  40d2dc:	ldr	x0, [sp, #24]
  40d2e0:	add	x0, x0, #0x1
  40d2e4:	b	40d2ec <tigetstr@plt+0xad3c>
  40d2e8:	ldr	x0, [sp, #24]
  40d2ec:	str	x0, [sp, #40]
  40d2f0:	ldr	x0, [sp, #40]
  40d2f4:	bl	40d228 <tigetstr@plt+0xac78>
  40d2f8:	str	w0, [sp, #36]
  40d2fc:	ldr	w0, [sp, #36]
  40d300:	cmp	w0, #0x0
  40d304:	b.ge	40d320 <tigetstr@plt+0xad70>  // b.tcont
  40d308:	ldr	x3, [sp, #40]
  40d30c:	ldr	x2, [sp, #16]
  40d310:	adrp	x0, 40e000 <tigetstr@plt+0xba50>
  40d314:	add	x1, x0, #0x920
  40d318:	mov	w0, #0x1                   	// #1
  40d31c:	bl	4024b0 <errx@plt>
  40d320:	ldr	w0, [sp, #36]
  40d324:	ldp	x29, x30, [sp], #48
  40d328:	ret
  40d32c:	stp	x29, x30, [sp, #-48]!
  40d330:	mov	x29, sp
  40d334:	str	x0, [sp, #24]
  40d338:	str	x1, [sp, #16]
  40d33c:	ldr	x0, [sp, #24]
  40d340:	str	x0, [sp, #40]
  40d344:	ldr	x0, [sp, #16]
  40d348:	str	x0, [sp, #32]
  40d34c:	ldr	x0, [sp, #40]
  40d350:	ldr	x2, [x0]
  40d354:	ldr	x0, [sp, #32]
  40d358:	ldr	x0, [x0]
  40d35c:	mov	x1, x0
  40d360:	mov	x0, x2
  40d364:	bl	402370 <strcmp@plt>
  40d368:	ldp	x29, x30, [sp], #48
  40d36c:	ret
  40d370:	stp	x29, x30, [sp, #-64]!
  40d374:	mov	x29, sp
  40d378:	str	x0, [sp, #24]
  40d37c:	stp	xzr, xzr, [sp, #40]
  40d380:	ldr	x0, [sp, #24]
  40d384:	str	x0, [sp, #40]
  40d388:	ldr	x0, [sp, #24]
  40d38c:	cmp	x0, #0x0
  40d390:	b.ne	40d39c <tigetstr@plt+0xadec>  // b.any
  40d394:	mov	x0, #0x0                   	// #0
  40d398:	b	40d3e0 <tigetstr@plt+0xae30>
  40d39c:	add	x5, sp, #0x28
  40d3a0:	adrp	x0, 40d000 <tigetstr@plt+0xaa50>
  40d3a4:	add	x4, x0, #0x32c
  40d3a8:	mov	x3, #0x10                  	// #16
  40d3ac:	mov	x2, #0x15                  	// #21
  40d3b0:	adrp	x0, 420000 <tigetstr@plt+0x1da50>
  40d3b4:	add	x1, x0, #0xc88
  40d3b8:	mov	x0, x5
  40d3bc:	bl	402260 <bsearch@plt>
  40d3c0:	str	x0, [sp, #56]
  40d3c4:	ldr	x0, [sp, #56]
  40d3c8:	cmp	x0, #0x0
  40d3cc:	b.eq	40d3dc <tigetstr@plt+0xae2c>  // b.none
  40d3d0:	ldr	x0, [sp, #56]
  40d3d4:	ldr	x0, [x0, #8]
  40d3d8:	b	40d3e0 <tigetstr@plt+0xae30>
  40d3dc:	mov	x0, #0x0                   	// #0
  40d3e0:	ldp	x29, x30, [sp], #64
  40d3e4:	ret
  40d3e8:	stp	x29, x30, [sp, #-64]!
  40d3ec:	mov	x29, sp
  40d3f0:	stp	x19, x20, [sp, #16]
  40d3f4:	adrp	x20, 420000 <tigetstr@plt+0x1da50>
  40d3f8:	add	x20, x20, #0x9e0
  40d3fc:	stp	x21, x22, [sp, #32]
  40d400:	adrp	x21, 420000 <tigetstr@plt+0x1da50>
  40d404:	add	x21, x21, #0x9d8
  40d408:	sub	x20, x20, x21
  40d40c:	mov	w22, w0
  40d410:	stp	x23, x24, [sp, #48]
  40d414:	mov	x23, x1
  40d418:	mov	x24, x2
  40d41c:	bl	401f38 <mbrtowc@plt-0x38>
  40d420:	cmp	xzr, x20, asr #3
  40d424:	b.eq	40d450 <tigetstr@plt+0xaea0>  // b.none
  40d428:	asr	x20, x20, #3
  40d42c:	mov	x19, #0x0                   	// #0
  40d430:	ldr	x3, [x21, x19, lsl #3]
  40d434:	mov	x2, x24
  40d438:	add	x19, x19, #0x1
  40d43c:	mov	x1, x23
  40d440:	mov	w0, w22
  40d444:	blr	x3
  40d448:	cmp	x20, x19
  40d44c:	b.ne	40d430 <tigetstr@plt+0xae80>  // b.any
  40d450:	ldp	x19, x20, [sp, #16]
  40d454:	ldp	x21, x22, [sp, #32]
  40d458:	ldp	x23, x24, [sp, #48]
  40d45c:	ldp	x29, x30, [sp], #64
  40d460:	ret
  40d464:	nop
  40d468:	ret
  40d46c:	nop
  40d470:	adrp	x2, 421000 <tigetstr@plt+0x1ea50>
  40d474:	mov	x1, #0x0                   	// #0
  40d478:	ldr	x2, [x2, #816]
  40d47c:	b	4020d0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040d480 <.fini>:
  40d480:	stp	x29, x30, [sp, #-16]!
  40d484:	mov	x29, sp
  40d488:	ldp	x29, x30, [sp], #16
  40d48c:	ret
