TimeQuest Timing Analyzer report for leaf_soc
Wed Apr 26 15:12:45 2023
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'
 14. Slow 1200mV 85C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'
 15. Slow 1200mV 85C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'
 18. Slow 1200mV 85C Model Recovery: 'clk'
 19. Slow 1200mV 85C Model Removal: 'clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'clk'
 35. Slow 1200mV 0C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'
 36. Slow 1200mV 0C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'
 37. Slow 1200mV 0C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'
 38. Slow 1200mV 0C Model Hold: 'clk'
 39. Slow 1200mV 0C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'
 40. Slow 1200mV 0C Model Recovery: 'clk'
 41. Slow 1200mV 0C Model Removal: 'clk'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'clk'
 56. Fast 1200mV 0C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'
 57. Fast 1200mV 0C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'
 58. Fast 1200mV 0C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'
 59. Fast 1200mV 0C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'
 60. Fast 1200mV 0C Model Hold: 'clk'
 61. Fast 1200mV 0C Model Recovery: 'clk'
 62. Fast 1200mV 0C Model Removal: 'clk'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths
 88. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; leaf_soc                                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; Clock Name                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; clk                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                 ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { leaf:soc_cpu|wb_ctrl:leaf_master|clk }                ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE } ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 60.06 MHz  ; 60.06 MHz       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ;      ;
; 135.39 MHz ; 135.39 MHz      ; clk                                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; clk                                                 ; -16.249 ; -7369.181     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; -15.649 ; -16494.386    ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.085  ; -0.085        ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.326 ; -0.326        ;
; clk                                                 ; 0.184  ; 0.000         ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; 0.253  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -0.801 ; -20.030               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.734 ; 0.000                 ;
+-------+-------+-----------------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -3.000 ; -893.544      ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; -1.000 ; -1314.000     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.345  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                          ; To Node                                                                                           ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -16.249 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.167     ; 17.067     ;
; -16.241 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.167     ; 17.059     ;
; -16.201 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 17.022     ;
; -16.184 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.172     ; 16.997     ;
; -16.182 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.172     ; 16.995     ;
; -16.154 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; rom:soc_rom|dat_o[12]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.174     ; 16.965     ;
; -16.154 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; rom:soc_rom|dat_o[5]                                                                              ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.174     ; 16.965     ;
; -16.129 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.159     ; 16.955     ;
; -16.127 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.176     ; 16.936     ;
; -16.127 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.176     ; 16.936     ;
; -16.127 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.176     ; 16.936     ;
; -16.127 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.176     ; 16.936     ;
; -16.127 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.176     ; 16.936     ;
; -16.121 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.159     ; 16.947     ;
; -16.093 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.914     ;
; -16.081 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.156     ; 16.910     ;
; -16.078 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.150     ; 16.913     ;
; -16.073 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.894     ;
; -16.073 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.543     ; 16.515     ;
; -16.070 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.150     ; 16.905     ;
; -16.065 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.156     ; 16.894     ;
; -16.065 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.882     ;
; -16.065 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.882     ;
; -16.065 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.882     ;
; -16.065 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.882     ;
; -16.065 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.882     ;
; -16.065 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.543     ; 16.507     ;
; -16.064 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.885     ;
; -16.062 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.883     ;
; -16.060 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.540     ; 16.505     ;
; -16.038 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[9]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.859     ;
; -16.034 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[12]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.855     ;
; -16.034 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; rom:soc_rom|dat_o[12]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.166     ; 16.853     ;
; -16.034 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; rom:soc_rom|dat_o[5]                                                                              ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.166     ; 16.853     ;
; -16.030 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.156     ; 16.859     ;
; -16.029 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[10]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.850     ;
; -16.020 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[8]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.841     ;
; -16.014 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.159     ; 16.840     ;
; -16.013 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.155     ; 16.843     ;
; -16.013 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; rom:soc_rom|dat_o[12]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.550     ; 16.448     ;
; -16.013 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; rom:soc_rom|dat_o[5]                                                                              ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.550     ; 16.448     ;
; -16.011 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.155     ; 16.841     ;
; -16.008 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.548     ; 16.445     ;
; -16.007 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.824     ;
; -16.007 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.824     ;
; -16.007 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.824     ;
; -16.007 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.824     ;
; -16.007 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.168     ; 16.824     ;
; -16.006 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.159     ; 16.832     ;
; -16.006 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.548     ; 16.443     ;
; -16.002 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.089      ; 17.109     ;
; -15.986 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.552     ; 16.419     ;
; -15.986 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.552     ; 16.419     ;
; -15.986 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.552     ; 16.419     ;
; -15.986 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.552     ; 16.419     ;
; -15.986 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.552     ; 16.419     ;
; -15.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.171     ; 16.799     ;
; -15.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.171     ; 16.799     ;
; -15.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.171     ; 16.799     ;
; -15.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.171     ; 16.799     ;
; -15.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.171     ; 16.799     ;
; -15.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.171     ; 16.799     ;
; -15.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.171     ; 16.799     ;
; -15.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.171     ; 16.799     ;
; -15.982 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.533     ; 16.434     ;
; -15.982 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.545     ; 16.422     ;
; -15.982 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.545     ; 16.422     ;
; -15.982 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.545     ; 16.422     ;
; -15.982 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.545     ; 16.422     ;
; -15.982 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.545     ; 16.422     ;
; -15.978 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.169     ; 16.794     ;
; -15.978 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.169     ; 16.794     ;
; -15.978 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.169     ; 16.794     ;
; -15.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.156     ; 16.802     ;
; -15.970 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.156     ; 16.799     ;
; -15.969 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.147     ; 16.807     ;
; -15.966 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.096      ; 17.080     ;
; -15.965 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.086      ; 17.069     ;
; -15.964 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.095      ; 17.077     ;
; -15.961 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.079      ; 17.058     ;
; -15.956 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.094      ; 17.068     ;
; -15.953 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.156     ; 16.782     ;
; -15.952 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.540     ; 16.397     ;
; -15.950 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.167     ; 16.768     ;
; -15.950 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.167     ; 16.768     ;
; -15.950 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.167     ; 16.768     ;
; -15.950 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.167     ; 16.768     ;
; -15.949 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.091      ; 17.058     ;
; -15.949 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.770     ;
; -15.947 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.533     ; 16.399     ;
; -15.947 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.164     ; 16.768     ;
; -15.945 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.169     ; 16.761     ;
; -15.945 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.169     ; 16.761     ;
; -15.945 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.169     ; 16.761     ;
; -15.945 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][1]  ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.522     ; 16.408     ;
; -15.943 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.083      ; 17.044     ;
; -15.943 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.159     ; 16.769     ;
; -15.939 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.176     ; 16.748     ;
; -15.939 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.176     ; 16.748     ;
; -15.939 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.176     ; 16.748     ;
+---------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'                                                                                                                                                                                                                                                                                                      ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -15.649 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.065     ; 16.579     ;
; -15.590 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.065     ; 16.520     ;
; -15.491 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.067     ; 16.419     ;
; -15.432 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.067     ; 16.360     ;
; -15.410 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.257      ; 16.662     ;
; -15.399 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.074     ; 16.320     ;
; -15.397 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.074     ; 16.318     ;
; -15.393 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][18]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.438     ; 15.950     ;
; -15.378 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.283      ; 16.656     ;
; -15.340 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.074     ; 16.261     ;
; -15.338 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.074     ; 16.259     ;
; -15.334 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][18]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.438     ; 15.891     ;
; -15.329 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[12][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.256      ; 16.580     ;
; -15.323 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.435     ; 15.883     ;
; -15.321 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.262      ; 16.578     ;
; -15.318 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.270      ; 16.583     ;
; -15.312 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.060     ; 16.247     ;
; -15.300 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.284      ; 16.579     ;
; -15.288 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.300      ; 16.583     ;
; -15.288 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[1][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.280      ; 16.563     ;
; -15.276 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.316      ; 16.587     ;
; -15.271 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.262      ; 16.528     ;
; -15.262 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][12]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.062     ; 16.195     ;
; -15.261 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.275      ; 16.531     ;
; -15.258 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.059     ; 16.194     ;
; -15.257 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.308      ; 16.560     ;
; -15.255 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][11] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.062     ; 16.188     ;
; -15.255 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.059     ; 16.191     ;
; -15.252 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.255      ; 16.502     ;
; -15.247 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.275      ; 16.517     ;
; -15.242 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[30][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.281      ; 16.518     ;
; -15.241 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.290      ; 16.526     ;
; -15.237 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][0]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.073     ; 16.159     ;
; -15.233 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][25] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.065     ; 16.163     ;
; -15.225 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[15][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.254      ; 16.474     ;
; -15.221 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.297      ; 16.513     ;
; -15.220 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.281      ; 16.496     ;
; -15.216 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.303      ; 16.514     ;
; -15.215 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.449     ; 15.761     ;
; -15.211 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.267      ; 16.473     ;
; -15.199 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.295      ; 16.489     ;
; -15.198 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.448     ; 15.745     ;
; -15.197 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[17][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.298      ; 16.490     ;
; -15.196 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[4][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.323      ; 16.514     ;
; -15.196 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.059     ; 16.132     ;
; -15.195 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.282      ; 16.472     ;
; -15.193 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.255      ; 16.443     ;
; -15.191 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][31] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.255      ; 16.441     ;
; -15.186 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[12][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.239      ; 16.420     ;
; -15.183 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[4][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.294      ; 16.472     ;
; -15.182 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[15][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.254      ; 16.431     ;
; -15.179 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.278      ; 16.452     ;
; -15.178 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.245      ; 16.418     ;
; -15.178 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][0]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.073     ; 16.100     ;
; -15.171 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[7][17]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.244      ; 16.410     ;
; -15.171 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.323      ; 16.489     ;
; -15.171 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][31] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.062     ; 16.104     ;
; -15.170 ; leaf:soc_cpu|core:leaf_core|instr_reg[20]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.061     ; 16.104     ;
; -15.169 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.077     ; 16.087     ;
; -15.167 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][9]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.062     ; 16.100     ;
; -15.166 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][31] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.283      ; 16.444     ;
; -15.162 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.283      ; 16.440     ;
; -15.161 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[27][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.260      ; 16.416     ;
; -15.160 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][14] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.268      ; 16.423     ;
; -15.160 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.268      ; 16.423     ;
; -15.160 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.248      ; 16.403     ;
; -15.159 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][29] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.288      ; 16.442     ;
; -15.158 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.248      ; 16.401     ;
; -15.157 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.267      ; 16.419     ;
; -15.154 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][18]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.116     ; 16.033     ;
; -15.152 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.278      ; 16.425     ;
; -15.152 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.282      ; 16.429     ;
; -15.152 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][17]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.075     ; 16.072     ;
; -15.151 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.306      ; 16.452     ;
; -15.149 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.268      ; 16.412     ;
; -15.147 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.256      ; 16.398     ;
; -15.145 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[1][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.263      ; 16.403     ;
; -15.140 ; leaf:soc_cpu|core:leaf_core|instr_reg[22]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.067     ; 16.068     ;
; -15.139 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.448     ; 15.686     ;
; -15.136 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][25]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.060     ; 16.071     ;
; -15.136 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[19][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.288      ; 16.419     ;
; -15.133 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][17] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.072     ; 16.056     ;
; -15.133 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][14] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.296      ; 16.424     ;
; -15.131 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][29] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.316      ; 16.442     ;
; -15.130 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][9]   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.265      ; 16.390     ;
; -15.130 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.298      ; 16.423     ;
; -15.128 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.274      ; 16.397     ;
; -15.127 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.295      ; 16.417     ;
; -15.127 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][3]   ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.467     ; 15.655     ;
; -15.126 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.274      ; 16.395     ;
; -15.122 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][18]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.090     ; 16.027     ;
; -15.121 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.306      ; 16.422     ;
; -15.119 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][10]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.244      ; 16.358     ;
; -15.118 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.284      ; 16.397     ;
; -15.118 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.314      ; 16.427     ;
; -15.115 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.076     ; 16.034     ;
; -15.114 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.291      ; 16.400     ;
; -15.113 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.260      ; 16.368     ;
; -15.112 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][7]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.072     ; 16.035     ;
; -15.112 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][11] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.079     ; 16.028     ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'                                                                                      ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.085 ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.500        ; 2.163      ; 1.855      ;
; 0.268  ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 1.000        ; 2.163      ; 2.002      ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'                                                                                       ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.326 ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.000        ; 2.254      ; 1.948      ;
; 0.028  ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.500       ; 2.254      ; 1.802      ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.184 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[1]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.191      ; 2.751      ;
; 0.186 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[3]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.191      ; 2.753      ;
; 0.186 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[0]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.191      ; 2.753      ;
; 0.248 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.193      ; 2.817      ;
; 0.348 ; rom:soc_rom|idle                                                                                ; rom:soc_rom|idle                                                                                  ; clk                                                 ; clk         ; 0.000        ; 0.075      ; 0.580      ;
; 0.357 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op                                        ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op                                          ; clk                                                 ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[0]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[0]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[1]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[0]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[1]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[2]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[2]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                        ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                          ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                         ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                           ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]         ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]         ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_STOP                         ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_STOP                           ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                            ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                              ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|last_op                                        ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|last_op                                          ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_DATA                      ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_DATA                        ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]      ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]      ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_STOP                      ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_STOP                        ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[0]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[1]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[2]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; rom:soc_rom|dat_o[0]                                                                            ; rom:soc_rom|dat_o[0]                                                                              ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[1]                                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.IDLE                         ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.IDLE                           ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_START                     ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_START                       ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ram:soc_ram|ack                                                                                 ; ram:soc_ram|ack                                                                                   ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                            ; clk                                                 ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                                            ; clk                                                 ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                                             ; clk                                                 ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]         ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]      ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.370 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|ack                                                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.192      ; 2.938      ;
; 0.378 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]      ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.597      ;
; 0.384 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]         ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.603      ;
; 0.393 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                            ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                          ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                    ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.614      ;
; 0.406 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[6]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.192      ; 2.974      ;
; 0.410 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                        ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                           ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.629      ;
; 0.412 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[7]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.192      ; 2.980      ;
; 0.438 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.436      ; 3.280      ;
; 0.444 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.445      ; 3.295      ;
; 0.451 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.443      ; 3.300      ;
; 0.452 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.193      ; 3.021      ;
; 0.452 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.193      ; 3.021      ;
; 0.452 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.193      ; 3.021      ;
; 0.460 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.434      ; 3.300      ;
; 0.463 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.190      ; 3.029      ;
; 0.463 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.432      ; 3.301      ;
; 0.464 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.445      ; 3.315      ;
; 0.465 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                    ; clk                                                 ; clk         ; 0.000        ; 0.454      ; 1.076      ;
; 0.465 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.435      ; 3.306      ;
; 0.466 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.445      ; 3.317      ;
; 0.478 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.445      ; 3.329      ;
; 0.479 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.437      ; 3.322      ;
; 0.480 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[6]               ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]                 ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[4]                 ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.699      ;
; 0.480 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.436      ; 3.322      ;
; 0.481 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[1]               ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[0]                 ; clk                                                 ; clk         ; 0.000        ; 0.062      ; 0.700      ;
; 0.497 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.441      ; 3.344      ;
; 0.498 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[8]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.193      ; 3.067      ;
; 0.499 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[10]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.193      ; 3.068      ;
; 0.500 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.439      ; 3.345      ;
; 0.506 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[9]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.193      ; 3.075      ;
; 0.506 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[12]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.193      ; 3.075      ;
; 0.506 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.437      ; 3.349      ;
; 0.506 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.437      ; 3.349      ;
; 0.513 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.436      ; 3.355      ;
; 0.513 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|idle                                                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.520      ; 3.409      ;
; 0.516 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                            ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.183      ; 3.075      ;
; 0.524 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.440      ; 3.370      ;
; 0.532 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.435      ; 3.373      ;
; 0.532 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.445      ; 3.383      ;
; 0.533 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.443      ; 3.382      ;
; 0.535 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.442      ; 3.383      ;
; 0.549 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[20]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.181      ; 3.106      ;
; 0.556 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]       ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]       ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]       ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]      ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]    ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]    ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]    ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13]   ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.789      ;
; 0.557 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]       ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]      ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]      ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]      ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]    ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11]   ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14]   ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.790      ;
; 0.557 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15]   ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.790      ;
; 0.558 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]       ; clk                                                 ; clk         ; 0.000        ; 0.076      ; 0.791      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.253 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[1]                                      ; leaf:soc_cpu|core:leaf_core|instr_reg[1]                                                                           ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.155      ; 0.595      ;
; 0.347 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[22]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[22]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.164      ; 0.698      ;
; 0.425 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[15]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.164      ; 0.776      ;
; 0.566 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.786      ;
; 0.566 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.786      ;
; 0.566 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.786      ;
; 0.566 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.786      ;
; 0.566 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.786      ;
; 0.567 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.787      ;
; 0.567 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.787      ;
; 0.567 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.787      ;
; 0.567 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.787      ;
; 0.567 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.787      ;
; 0.567 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.787      ;
; 0.567 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.787      ;
; 0.567 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.787      ;
; 0.568 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[63] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[63]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.790      ;
; 0.571 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[55] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[55]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[57] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[57]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[56] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[56]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[58] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[58]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.793      ;
; 0.589 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[0]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 0.809      ;
; 0.682 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[5]                                      ; leaf:soc_cpu|core:leaf_core|instr_reg[5]                                                                           ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; -0.171     ; 0.698      ;
; 0.752 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[30]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[30]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; -0.167     ; 0.772      ;
; 0.755 ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[25]                                     ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[21][25] ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.550      ; 1.492      ;
; 0.791 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START                                  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[9]                                   ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.097      ; 1.075      ;
; 0.817 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.087      ; 1.061      ;
; 0.827 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[26]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[26]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.164      ; 1.178      ;
; 0.835 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.087      ; 1.079      ;
; 0.841 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.061      ;
; 0.842 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.062      ;
; 0.843 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.063      ;
; 0.844 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.064      ;
; 0.844 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.064      ;
; 0.844 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.064      ;
; 0.844 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.064      ;
; 0.844 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.063      ; 1.064      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.801 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; clk          ; clk         ; 1.000        ; -0.086     ; 1.710      ;
; -0.801 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; clk          ; clk         ; 1.000        ; -0.086     ; 1.710      ;
; -0.801 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; clk          ; clk         ; 1.000        ; -0.086     ; 1.710      ;
; -0.749 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[7]               ; clk          ; clk         ; 1.000        ; -0.061     ; 1.683      ;
; -0.749 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[6]               ; clk          ; clk         ; 1.000        ; -0.061     ; 1.683      ;
; -0.749 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; clk          ; clk         ; 1.000        ; -0.061     ; 1.683      ;
; -0.749 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[4]               ; clk          ; clk         ; 1.000        ; -0.061     ; 1.683      ;
; -0.749 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[3]               ; clk          ; clk         ; 1.000        ; -0.061     ; 1.683      ;
; -0.749 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[2]               ; clk          ; clk         ; 1.000        ; -0.061     ; 1.683      ;
; -0.749 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[1]               ; clk          ; clk         ; 1.000        ; -0.061     ; 1.683      ;
; -0.749 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[0]               ; clk          ; clk         ; 1.000        ; -0.061     ; 1.683      ;
; -0.681 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                  ; clk          ; clk         ; 1.000        ; -0.066     ; 1.610      ;
; -0.681 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; clk          ; clk         ; 1.000        ; -0.066     ; 1.610      ;
; -0.681 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; clk          ; clk         ; 1.000        ; -0.066     ; 1.610      ;
; -0.681 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[1]                  ; clk          ; clk         ; 1.000        ; -0.066     ; 1.610      ;
; -0.393 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; clk          ; clk         ; 1.000        ; -0.062     ; 1.326      ;
; -0.393 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; clk          ; clk         ; 1.000        ; -0.062     ; 1.326      ;
; -0.393 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; clk          ; clk         ; 1.000        ; -0.062     ; 1.326      ;
; -0.305 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[7]                  ; clk          ; clk         ; 1.000        ; 0.310      ; 1.610      ;
; -0.305 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[6]                  ; clk          ; clk         ; 1.000        ; 0.310      ; 1.610      ;
; -0.305 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                  ; clk          ; clk         ; 1.000        ; 0.310      ; 1.610      ;
; -0.305 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[0]                  ; clk          ; clk         ; 1.000        ; 0.310      ; 1.610      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[0]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[7]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[8]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[9]  ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[10] ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12] ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14] ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; clk          ; clk         ; 1.000        ; 0.261      ; 1.490      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[0]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[4]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[7]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[8]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[9]     ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[10]    ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[12]    ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]    ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
; -0.173 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; clk          ; clk         ; 1.000        ; 0.265      ; 1.433      ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[0]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[4]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[7]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[8]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[9]     ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[10]    ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[12]    ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]    ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.734 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; clk          ; clk         ; 0.000        ; 0.403      ; 1.294      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[0]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[7]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[8]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[9]  ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[10] ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12] ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14] ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.776 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; clk          ; clk         ; 0.000        ; 0.399      ; 1.332      ;
; 0.872 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[7]                  ; clk          ; clk         ; 0.000        ; 0.450      ; 1.479      ;
; 0.872 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[6]                  ; clk          ; clk         ; 0.000        ; 0.450      ; 1.479      ;
; 0.872 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                  ; clk          ; clk         ; 0.000        ; 0.450      ; 1.479      ;
; 0.872 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[0]                  ; clk          ; clk         ; 0.000        ; 0.450      ; 1.479      ;
; 0.946 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; clk          ; clk         ; 0.000        ; 0.062      ; 1.165      ;
; 0.946 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; clk          ; clk         ; 0.000        ; 0.062      ; 1.165      ;
; 0.946 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; clk          ; clk         ; 0.000        ; 0.062      ; 1.165      ;
; 1.264 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.479      ;
; 1.264 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.479      ;
; 1.264 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.479      ;
; 1.264 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[1]                  ; clk          ; clk         ; 0.000        ; 0.058      ; 1.479      ;
; 1.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[7]               ; clk          ; clk         ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[6]               ; clk          ; clk         ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; clk          ; clk         ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[4]               ; clk          ; clk         ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[3]               ; clk          ; clk         ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[2]               ; clk          ; clk         ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[1]               ; clk          ; clk         ; 0.000        ; 0.063      ; 1.529      ;
; 1.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[0]               ; clk          ; clk         ; 0.000        ; 0.063      ; 1.529      ;
; 1.319 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; clk          ; clk         ; 0.000        ; 0.070      ; 1.546      ;
; 1.319 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; clk          ; clk         ; 0.000        ; 0.070      ; 1.546      ;
; 1.319 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; clk          ; clk         ; 0.000        ; 0.070      ; 1.546      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_we_reg        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'                                                                                                                ;
+--------+--------------+----------------+------------+--------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+----------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|flush_reg                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[55]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[56]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[57]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[58]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[63]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_int    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[8]       ;
+--------+--------------+----------------+------------+--------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------+
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk     ;
; 0.346 ; 0.346        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|clk|datac            ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|datad        ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|curr_state.EXECUTE|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|curr_state.EXECUTE|q ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|combout      ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|datad        ;
; 0.647 ; 0.647        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|clk|datac            ;
; 0.648 ; 0.648        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; rst       ; clk                                                 ; 5.383 ; 5.862 ; Rise       ; clk                                                 ;
; rx        ; clk                                                 ; 3.304 ; 3.875 ; Rise       ; clk                                                 ;
; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.565 ; 0.712 ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; rst       ; clk                                                 ; -1.228 ; -1.742 ; Rise       ; clk                                                 ;
; rx        ; clk                                                 ; -1.493 ; -2.041 ; Rise       ; clk                                                 ;
; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.452  ; 0.306  ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dbg[*]    ; clk        ; 8.502 ; 8.660 ; Rise       ; clk             ;
;  dbg[0]   ; clk        ; 7.995 ; 8.083 ; Rise       ; clk             ;
;  dbg[1]   ; clk        ; 7.988 ; 8.141 ; Rise       ; clk             ;
;  dbg[2]   ; clk        ; 7.370 ; 7.433 ; Rise       ; clk             ;
;  dbg[3]   ; clk        ; 8.502 ; 8.660 ; Rise       ; clk             ;
;  dbg[4]   ; clk        ; 6.593 ; 6.667 ; Rise       ; clk             ;
;  dbg[5]   ; clk        ; 8.215 ; 8.352 ; Rise       ; clk             ;
;  dbg[6]   ; clk        ; 7.307 ; 7.432 ; Rise       ; clk             ;
;  dbg[7]   ; clk        ; 7.979 ; 8.093 ; Rise       ; clk             ;
; tx        ; clk        ; 7.800 ; 7.701 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dbg[*]    ; clk        ; 6.373 ; 6.443 ; Rise       ; clk             ;
;  dbg[0]   ; clk        ; 7.717 ; 7.801 ; Rise       ; clk             ;
;  dbg[1]   ; clk        ; 7.710 ; 7.856 ; Rise       ; clk             ;
;  dbg[2]   ; clk        ; 7.117 ; 7.177 ; Rise       ; clk             ;
;  dbg[3]   ; clk        ; 8.204 ; 8.355 ; Rise       ; clk             ;
;  dbg[4]   ; clk        ; 6.373 ; 6.443 ; Rise       ; clk             ;
;  dbg[5]   ; clk        ; 7.978 ; 8.111 ; Rise       ; clk             ;
;  dbg[6]   ; clk        ; 7.054 ; 7.174 ; Rise       ; clk             ;
;  dbg[7]   ; clk        ; 7.751 ; 7.863 ; Rise       ; clk             ;
; tx        ; clk        ; 7.228 ; 7.148 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 67.18 MHz  ; 67.18 MHz       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ;      ;
; 149.45 MHz ; 149.45 MHz      ; clk                                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; clk                                                 ; -14.526 ; -6579.711     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; -13.886 ; -14627.116    ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.077  ; -0.077        ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.216 ; -0.216        ;
; clk                                                 ; 0.158  ; 0.000         ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; 0.249  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.608 ; -11.850              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.673 ; 0.000                ;
+-------+-------+----------------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -3.000 ; -893.544      ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; -1.000 ; -1314.000     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.428  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                          ; To Node                                                                                           ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -14.526 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.381     ;
; -14.514 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.369     ;
; -14.489 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.128     ; 15.346     ;
; -14.469 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 15.318     ;
; -14.467 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 15.316     ;
; -14.447 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; rom:soc_rom|dat_o[12]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.292     ;
; -14.447 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; rom:soc_rom|dat_o[5]                                                                              ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.292     ;
; -14.429 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.274     ;
; -14.429 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.274     ;
; -14.429 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.274     ;
; -14.429 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.274     ;
; -14.429 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.274     ;
; -14.419 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.120     ; 15.284     ;
; -14.407 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.120     ; 15.272     ;
; -14.385 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.454     ; 14.916     ;
; -14.384 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.128     ; 15.241     ;
; -14.382 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.118     ; 15.249     ;
; -14.378 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.118     ; 15.245     ;
; -14.363 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.128     ; 15.220     ;
; -14.362 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.126     ; 15.221     ;
; -14.360 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.126     ; 15.219     ;
; -14.349 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[9]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.128     ; 15.206     ;
; -14.345 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[12]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.128     ; 15.202     ;
; -14.340 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[10]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.128     ; 15.197     ;
; -14.340 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; rom:soc_rom|dat_o[12]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.195     ;
; -14.340 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; rom:soc_rom|dat_o[5]                                                                              ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.195     ;
; -14.332 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.463     ; 14.854     ;
; -14.330 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.185     ;
; -14.330 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.185     ;
; -14.330 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.185     ;
; -14.330 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.185     ;
; -14.330 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.185     ;
; -14.327 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[8]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.128     ; 15.184     ;
; -14.320 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.463     ; 14.842     ;
; -14.316 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.466     ; 14.835     ;
; -14.316 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.466     ; 14.835     ;
; -14.316 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.466     ; 14.835     ;
; -14.316 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.466     ; 14.835     ;
; -14.316 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.466     ; 14.835     ;
; -14.309 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.164     ;
; -14.309 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.164     ;
; -14.309 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.164     ;
; -14.309 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.164     ;
; -14.309 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 15.164     ;
; -14.307 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.092      ; 15.409     ;
; -14.302 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.120     ; 15.167     ;
; -14.298 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.086      ; 15.394     ;
; -14.298 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.148     ;
; -14.298 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.148     ;
; -14.298 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.148     ;
; -14.298 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.148     ;
; -14.298 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.148     ;
; -14.298 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.148     ;
; -14.298 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.148     ;
; -14.298 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.148     ;
; -14.295 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.461     ; 14.819     ;
; -14.294 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.098      ; 15.402     ;
; -14.290 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.120     ; 15.155     ;
; -14.288 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.134     ; 15.139     ;
; -14.288 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.134     ; 15.139     ;
; -14.288 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.134     ; 15.139     ;
; -14.287 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.099      ; 15.396     ;
; -14.280 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.118     ; 15.147     ;
; -14.280 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.454     ; 14.811     ;
; -14.275 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.469     ; 14.791     ;
; -14.274 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.096      ; 15.380     ;
; -14.273 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.082      ; 15.365     ;
; -14.273 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.113     ; 15.145     ;
; -14.273 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.469     ; 14.789     ;
; -14.273 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.118     ; 15.140     ;
; -14.268 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.094      ; 15.372     ;
; -14.268 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.089      ; 15.367     ;
; -14.261 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.113     ; 15.133     ;
; -14.259 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.454     ; 14.790     ;
; -14.256 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.131     ; 15.110     ;
; -14.256 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.131     ; 15.110     ;
; -14.256 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.131     ; 15.110     ;
; -14.256 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[2][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.131     ; 15.110     ;
; -14.256 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.118     ; 15.123     ;
; -14.255 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.100     ;
; -14.255 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.100     ;
; -14.255 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.100     ;
; -14.255 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.100     ;
; -14.255 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 15.100     ;
; -14.253 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; rom:soc_rom|dat_o[12]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.473     ; 14.765     ;
; -14.253 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][2]  ; rom:soc_rom|dat_o[5]                                                                              ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.473     ; 14.765     ;
; -14.252 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.455     ; 14.782     ;
; -14.252 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.118     ; 15.119     ;
; -14.251 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.134     ; 15.102     ;
; -14.251 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.134     ; 15.102     ;
; -14.251 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.134     ; 15.102     ;
; -14.250 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.121     ; 15.114     ;
; -14.245 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.126     ; 15.104     ;
; -14.245 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[9]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.454     ; 14.776     ;
; -14.243 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.100      ; 15.353     ;
; -14.243 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.126     ; 15.102     ;
; -14.242 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.088      ; 15.340     ;
; -14.242 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[9]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.118     ; 15.109     ;
; -14.241 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.091     ;
; -14.241 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.135     ; 15.091     ;
+---------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'                                                                                                                                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -13.886 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.057     ; 14.824     ;
; -13.848 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.057     ; 14.786     ;
; -13.743 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.060     ; 14.678     ;
; -13.705 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.060     ; 14.640     ;
; -13.681 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.064     ; 14.612     ;
; -13.664 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.064     ; 14.595     ;
; -13.643 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.064     ; 14.574     ;
; -13.633 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.230      ; 14.858     ;
; -13.629 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[12][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.228      ; 14.852     ;
; -13.626 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.064     ; 14.557     ;
; -13.623 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.055     ; 14.563     ;
; -13.615 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.234      ; 14.844     ;
; -13.608 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][18]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.389     ; 14.214     ;
; -13.604 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.254      ; 14.853     ;
; -13.600 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.255      ; 14.850     ;
; -13.594 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.241      ; 14.830     ;
; -13.581 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.055     ; 14.521     ;
; -13.576 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.286      ; 14.857     ;
; -13.574 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[1][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.251      ; 14.820     ;
; -13.566 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.245      ; 14.806     ;
; -13.566 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.269      ; 14.830     ;
; -13.564 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.235      ; 14.794     ;
; -13.562 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][18]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.389     ; 14.168     ;
; -13.557 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][11] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.057     ; 14.495     ;
; -13.547 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.278      ; 14.820     ;
; -13.544 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][12]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.054     ; 14.485     ;
; -13.543 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.236      ; 14.774     ;
; -13.540 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.228      ; 14.763     ;
; -13.540 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.245      ; 14.780     ;
; -13.538 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.262      ; 14.795     ;
; -13.537 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[30][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.254      ; 14.786     ;
; -13.534 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.390     ; 14.139     ;
; -13.526 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.263      ; 14.784     ;
; -13.525 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.265      ; 14.785     ;
; -13.523 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[15][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.227      ; 14.745     ;
; -13.519 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][25] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.057     ; 14.457     ;
; -13.519 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[17][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.266      ; 14.780     ;
; -13.518 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.249      ; 14.762     ;
; -13.515 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[4][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.263      ; 14.773     ;
; -13.512 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.272      ; 14.779     ;
; -13.510 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.255      ; 14.760     ;
; -13.510 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.051     ; 14.454     ;
; -13.502 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[4][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.290      ; 14.787     ;
; -13.500 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[15][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.227      ; 14.722     ;
; -13.500 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[12][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.211      ; 14.706     ;
; -13.498 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.290      ; 14.783     ;
; -13.494 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.072     ; 14.417     ;
; -13.493 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.254      ; 14.742     ;
; -13.491 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.276      ; 14.762     ;
; -13.490 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.227      ; 14.712     ;
; -13.486 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][14] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.237      ; 14.718     ;
; -13.486 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.400     ; 14.081     ;
; -13.486 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.217      ; 14.698     ;
; -13.485 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][0]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.064     ; 14.416     ;
; -13.479 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][17]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.069     ; 14.405     ;
; -13.477 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.229      ; 14.701     ;
; -13.476 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][9]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.057     ; 14.414     ;
; -13.472 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.051     ; 14.416     ;
; -13.471 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.254      ; 14.720     ;
; -13.471 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][7]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.064     ; 14.402     ;
; -13.471 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.238      ; 14.704     ;
; -13.466 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][16] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.055     ; 14.406     ;
; -13.464 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.237      ; 14.696     ;
; -13.464 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][16] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.055     ; 14.404     ;
; -13.462 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][29] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.259      ; 14.716     ;
; -13.462 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][14] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.264      ; 14.721     ;
; -13.461 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[7][17]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.214      ; 14.670     ;
; -13.461 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.251      ; 14.707     ;
; -13.457 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][31] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.228      ; 14.680     ;
; -13.456 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[8][25]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.223      ; 14.674     ;
; -13.455 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][25]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.055     ; 14.395     ;
; -13.455 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][31] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.057     ; 14.393     ;
; -13.452 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.249      ; 14.696     ;
; -13.452 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.072     ; 14.375     ;
; -13.451 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[27][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.232      ; 14.678     ;
; -13.451 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.238      ; 14.684     ;
; -13.450 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.256      ; 14.701     ;
; -13.447 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][17] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.064     ; 14.378     ;
; -13.447 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.263      ; 14.705     ;
; -13.447 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][0]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.064     ; 14.378     ;
; -13.445 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[1][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.234      ; 14.674     ;
; -13.443 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.400     ; 14.038     ;
; -13.436 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.402     ; 14.029     ;
; -13.435 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][29] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.286      ; 14.716     ;
; -13.433 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][31] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.255      ; 14.683     ;
; -13.433 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.283      ; 14.711     ;
; -13.432 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][9]   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.237      ; 14.664     ;
; -13.431 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[6][16]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.243      ; 14.669     ;
; -13.428 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][11] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.074     ; 14.349     ;
; -13.428 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.223      ; 14.646     ;
; -13.425 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.290      ; 14.710     ;
; -13.425 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[19][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.259      ; 14.679     ;
; -13.423 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.276      ; 14.694     ;
; -13.423 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.242      ; 14.660     ;
; -13.423 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.266      ; 14.684     ;
; -13.423 ; leaf:soc_cpu|core:leaf_core|instr_reg[20]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.053     ; 14.365     ;
; -13.422 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][24]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.054     ; 14.363     ;
; -13.421 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.232      ; 14.648     ;
; -13.418 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[9][25]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.261      ; 14.674     ;
; -13.418 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.261      ; 14.674     ;
+---------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'                                                                                       ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.077 ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.500        ; 1.930      ; 1.709      ;
; 0.270  ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 1.000        ; 1.930      ; 1.862      ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'                                                                                        ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.216 ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.000        ; 2.010      ; 1.814      ;
; 0.130  ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.500       ; 2.010      ; 1.660      ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.158 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[1]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.982      ; 2.484      ;
; 0.160 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[3]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.982      ; 2.486      ;
; 0.161 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[0]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.982      ; 2.487      ;
; 0.164 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.492      ;
; 0.309 ; rom:soc_rom|idle                                                                                ; rom:soc_rom|idle                                                                                  ; clk                                                 ; clk         ; 0.000        ; 0.066      ; 0.519      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op                                        ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op                                          ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[0]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[0]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[1]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[0]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[1]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[2]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[2]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                        ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                          ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                         ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                           ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]         ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]         ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_STOP                         ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_STOP                           ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                            ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                              ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|last_op                                        ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|last_op                                          ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_DATA                      ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_DATA                        ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]      ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]      ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_STOP                      ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_STOP                        ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[0]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[1]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[2]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[1]                                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.IDLE                         ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.IDLE                           ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_START                     ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_START                       ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                            ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                                            ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                                             ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ram:soc_ram|ack                                                                                 ; ram:soc_ram|ack                                                                                   ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|ack                                                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.983      ; 2.639      ;
; 0.313 ; rom:soc_rom|dat_o[0]                                                                            ; rom:soc_rom|dat_o[0]                                                                              ; clk                                                 ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.317 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[6]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.645      ;
; 0.320 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]         ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]      ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.322 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[7]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.650      ;
; 0.337 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]      ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.536      ;
; 0.343 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]         ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.542      ;
; 0.357 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                            ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                          ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                    ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.557      ;
; 0.370 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                        ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                           ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.569      ;
; 0.396 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.980      ; 2.720      ;
; 0.401 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[8]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.729      ;
; 0.402 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[10]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.730      ;
; 0.408 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[9]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.736      ;
; 0.408 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[12]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.736      ;
; 0.413 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.198      ; 2.980      ;
; 0.414 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.742      ;
; 0.414 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.742      ;
; 0.414 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.742      ;
; 0.422 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.206      ; 2.997      ;
; 0.425 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.206      ; 3.000      ;
; 0.427 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.204      ; 3.000      ;
; 0.427 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|idle                                                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.273      ; 3.044      ;
; 0.428 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.206      ; 3.003      ;
; 0.433 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[6]               ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]                 ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[4]                 ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.197      ; 3.000      ;
; 0.435 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[1]               ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[0]                 ; clk                                                 ; clk         ; 0.000        ; 0.055      ; 0.634      ;
; 0.439 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                    ; clk                                                 ; clk         ; 0.000        ; 0.408      ; 0.991      ;
; 0.441 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.206      ; 3.016      ;
; 0.445 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.198      ; 3.012      ;
; 0.447 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.196      ; 3.012      ;
; 0.449 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.195      ; 3.013      ;
; 0.455 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.198      ; 3.022      ;
; 0.463 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[14]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.982      ; 2.789      ;
; 0.465 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[14]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.982      ; 2.791      ;
; 0.466 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[1]                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.981      ; 2.791      ;
; 0.468 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.200      ; 3.037      ;
; 0.468 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.203      ; 3.040      ;
; 0.473 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.198      ; 3.040      ;
; 0.476 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.198      ; 3.043      ;
; 0.476 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.198      ; 3.043      ;
; 0.490 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.199      ; 3.058      ;
; 0.491 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[20]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.972      ; 2.807      ;
; 0.494 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.984      ; 2.822      ;
; 0.499 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]    ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]    ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13]   ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]       ; clk                                                 ; clk         ; 0.000        ; 0.067      ; 0.711      ;
; 0.500 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]       ; clk                                                 ; clk         ; 0.000        ; 0.067      ; 0.711      ;
; 0.500 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]      ; clk                                                 ; clk         ; 0.000        ; 0.067      ; 0.711      ;
; 0.500 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]    ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]    ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11]   ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15]   ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 2.206      ; 3.075      ;
; 0.501 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]       ; clk                                                 ; clk         ; 0.000        ; 0.067      ; 0.712      ;
; 0.501 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]       ; clk                                                 ; clk         ; 0.000        ; 0.067      ; 0.712      ;
; 0.501 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]      ; clk                                                 ; clk         ; 0.000        ; 0.067      ; 0.712      ;
; 0.501 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]      ; clk                                                 ; clk         ; 0.000        ; 0.067      ; 0.712      ;
; 0.501 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]    ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]    ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12]   ; clk                                                 ; clk         ; 0.000        ; 0.068      ; 0.713      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.249 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[1]                                      ; leaf:soc_cpu|core:leaf_core|instr_reg[1]                                                                           ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.118      ; 0.541      ;
; 0.329 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[22]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[22]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.128      ; 0.631      ;
; 0.398 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[15]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.128      ; 0.700      ;
; 0.509 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[63] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[63]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[55] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[55]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[57] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[57]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[56] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[56]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[58] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[58]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.716      ;
; 0.528 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[0]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.727      ;
; 0.631 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[5]                                      ; leaf:soc_cpu|core:leaf_core|instr_reg[5]                                                                           ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; -0.174     ; 0.631      ;
; 0.690 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[30]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[30]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; -0.169     ; 0.695      ;
; 0.717 ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[25]                                     ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[21][25] ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.473      ; 1.364      ;
; 0.730 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.078      ; 0.952      ;
; 0.747 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.078      ; 0.969      ;
; 0.750 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START                                  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[9]                                   ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.056      ; 0.980      ;
; 0.753 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.956      ;
; 0.757 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.958      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.608 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; clk          ; clk         ; 1.000        ; -0.077     ; 1.526      ;
; -0.608 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; clk          ; clk         ; 1.000        ; -0.077     ; 1.526      ;
; -0.608 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; clk          ; clk         ; 1.000        ; -0.077     ; 1.526      ;
; -0.555 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[7]               ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.555 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[6]               ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.555 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.555 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[4]               ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.555 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[3]               ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.555 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[2]               ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.555 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[1]               ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.555 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[0]               ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.499 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                  ; clk          ; clk         ; 1.000        ; -0.059     ; 1.435      ;
; -0.499 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; clk          ; clk         ; 1.000        ; -0.059     ; 1.435      ;
; -0.499 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; clk          ; clk         ; 1.000        ; -0.059     ; 1.435      ;
; -0.499 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[1]                  ; clk          ; clk         ; 1.000        ; -0.059     ; 1.435      ;
; -0.242 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; clk          ; clk         ; 1.000        ; -0.055     ; 1.182      ;
; -0.242 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; clk          ; clk         ; 1.000        ; -0.055     ; 1.182      ;
; -0.242 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; clk          ; clk         ; 1.000        ; -0.055     ; 1.182      ;
; -0.160 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[7]                  ; clk          ; clk         ; 1.000        ; 0.280      ; 1.435      ;
; -0.160 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[6]                  ; clk          ; clk         ; 1.000        ; 0.280      ; 1.435      ;
; -0.160 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                  ; clk          ; clk         ; 1.000        ; 0.280      ; 1.435      ;
; -0.160 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[0]                  ; clk          ; clk         ; 1.000        ; 0.280      ; 1.435      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[0]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[7]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[8]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[9]  ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[10] ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12] ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14] ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.093 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; clk          ; clk         ; 1.000        ; 0.233      ; 1.321      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[0]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[4]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[7]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[8]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[9]     ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[10]    ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[12]    ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]    ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
; -0.046 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; clk          ; clk         ; 1.000        ; 0.238      ; 1.279      ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[0]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[4]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[7]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[8]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[9]     ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[10]    ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[12]    ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]    ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.673 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; clk          ; clk         ; 0.000        ; 0.360      ; 1.177      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[0]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[7]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[8]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[9]  ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[10] ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12] ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14] ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.714 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; clk          ; clk         ; 0.000        ; 0.356      ; 1.214      ;
; 0.794 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[7]                  ; clk          ; clk         ; 0.000        ; 0.404      ; 1.342      ;
; 0.794 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[6]                  ; clk          ; clk         ; 0.000        ; 0.404      ; 1.342      ;
; 0.794 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                  ; clk          ; clk         ; 0.000        ; 0.404      ; 1.342      ;
; 0.794 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[0]                  ; clk          ; clk         ; 0.000        ; 0.404      ; 1.342      ;
; 0.853 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; clk          ; clk         ; 0.000        ; 0.055      ; 1.052      ;
; 0.853 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; clk          ; clk         ; 0.000        ; 0.055      ; 1.052      ;
; 0.853 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; clk          ; clk         ; 0.000        ; 0.055      ; 1.052      ;
; 1.147 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                  ; clk          ; clk         ; 0.000        ; 0.051      ; 1.342      ;
; 1.147 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; clk          ; clk         ; 0.000        ; 0.051      ; 1.342      ;
; 1.147 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; clk          ; clk         ; 0.000        ; 0.051      ; 1.342      ;
; 1.147 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[1]                  ; clk          ; clk         ; 0.000        ; 0.051      ; 1.342      ;
; 1.199 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[7]               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.399      ;
; 1.199 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[6]               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.399      ;
; 1.199 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.399      ;
; 1.199 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[4]               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.399      ;
; 1.199 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[3]               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.399      ;
; 1.199 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[2]               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.399      ;
; 1.199 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[1]               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.399      ;
; 1.199 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[0]               ; clk          ; clk         ; 0.000        ; 0.056      ; 1.399      ;
; 1.210 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; clk          ; clk         ; 0.000        ; 0.061      ; 1.415      ;
; 1.210 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; clk          ; clk         ; 0.000        ; 0.061      ; 1.415      ;
; 1.210 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; clk          ; clk         ; 0.000        ; 0.061      ; 1.415      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a3~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a6~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a9~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~porta_we_reg        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'                                                                                                                 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+----------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|flush_reg                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[55]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[56]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[57]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[58]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[63]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_int    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[8]       ;
+--------+--------------+----------------+------------+--------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------+
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|clk|datac            ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk     ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|datad        ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|curr_state.EXECUTE|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|curr_state.EXECUTE|q ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|combout      ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|datad        ;
; 0.568 ; 0.568        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk     ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|clk|datac            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; rst       ; clk                                                 ; 4.803 ; 5.177 ; Rise       ; clk                                                 ;
; rx        ; clk                                                 ; 2.902 ; 3.345 ; Rise       ; clk                                                 ;
; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.557 ; 0.710 ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; rst       ; clk                                                 ; -1.049 ; -1.457 ; Rise       ; clk                                                 ;
; rx        ; clk                                                 ; -1.283 ; -1.701 ; Rise       ; clk                                                 ;
; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.350  ; 0.196  ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dbg[*]    ; clk        ; 7.685 ; 7.755 ; Rise       ; clk             ;
;  dbg[0]   ; clk        ; 7.223 ; 7.293 ; Rise       ; clk             ;
;  dbg[1]   ; clk        ; 7.240 ; 7.290 ; Rise       ; clk             ;
;  dbg[2]   ; clk        ; 6.644 ; 6.627 ; Rise       ; clk             ;
;  dbg[3]   ; clk        ; 7.685 ; 7.755 ; Rise       ; clk             ;
;  dbg[4]   ; clk        ; 5.956 ; 5.989 ; Rise       ; clk             ;
;  dbg[5]   ; clk        ; 7.390 ; 7.404 ; Rise       ; clk             ;
;  dbg[6]   ; clk        ; 6.609 ; 6.629 ; Rise       ; clk             ;
;  dbg[7]   ; clk        ; 7.179 ; 7.183 ; Rise       ; clk             ;
; tx        ; clk        ; 7.022 ; 6.912 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dbg[*]    ; clk        ; 5.747 ; 5.778 ; Rise       ; clk             ;
;  dbg[0]   ; clk        ; 6.960 ; 7.027 ; Rise       ; clk             ;
;  dbg[1]   ; clk        ; 6.977 ; 7.024 ; Rise       ; clk             ;
;  dbg[2]   ; clk        ; 6.404 ; 6.388 ; Rise       ; clk             ;
;  dbg[3]   ; clk        ; 7.404 ; 7.470 ; Rise       ; clk             ;
;  dbg[4]   ; clk        ; 5.747 ; 5.778 ; Rise       ; clk             ;
;  dbg[5]   ; clk        ; 7.165 ; 7.179 ; Rise       ; clk             ;
;  dbg[6]   ; clk        ; 6.369 ; 6.389 ; Rise       ; clk             ;
;  dbg[7]   ; clk        ; 6.963 ; 6.967 ; Rise       ; clk             ;
; tx        ; clk        ; 6.510 ; 6.396 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -9.241 ; -4101.638     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; -8.842 ; -9203.809     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.228  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.038 ; -0.038        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; 0.079  ; 0.000         ;
; clk                                                 ; 0.166  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.045 ; -0.231               ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.397 ; 0.000                ;
+-------+-------+----------------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clk                                                 ; -3.000 ; -642.346      ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; -1.000 ; -1314.000     ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.331  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                           ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -9.241 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.137     ; 10.081     ;
; -9.237 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.137     ; 10.077     ;
; -9.233 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.133     ; 10.077     ;
; -9.224 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.133     ; 10.068     ;
; -9.145 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; rom:soc_rom|dat_o[12]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.982      ;
; -9.145 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; rom:soc_rom|dat_o[5]                                                                              ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.982      ;
; -9.114 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.961      ;
; -9.108 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.955      ;
; -9.104 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.951      ;
; -9.102 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.949      ;
; -9.100 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.126     ; 9.951      ;
; -9.095 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.932      ;
; -9.095 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.932      ;
; -9.095 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.932      ;
; -9.095 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.932      ;
; -9.095 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.932      ;
; -9.091 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.126     ; 9.942      ;
; -9.061 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a4~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.008      ; 10.068     ;
; -9.052 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.003      ; 10.054     ;
; -9.046 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.015      ; 10.060     ;
; -9.045 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.014      ; 10.058     ;
; -9.040 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.887      ;
; -9.035 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.012      ; 10.046     ;
; -9.035 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a7~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.002     ; 10.032     ;
; -9.031 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem1_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a5~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.005      ; 10.035     ;
; -9.030 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.124     ; 9.883      ;
; -9.029 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a2~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.006      ; 10.034     ;
; -9.028 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.010      ; 10.037     ;
; -9.026 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[9]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.873      ;
; -9.026 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.873      ;
; -9.026 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.124     ; 9.879      ;
; -9.022 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.869      ;
; -9.022 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.120     ; 9.879      ;
; -9.018 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[8]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.865      ;
; -9.018 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.126     ; 9.869      ;
; -9.017 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[12]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.864      ;
; -9.016 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.131     ; 9.862      ;
; -9.013 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.120     ; 9.870      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[10]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.130     ; 9.859      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.850      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.850      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.850      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.850      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.850      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.850      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.850      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[4][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.850      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; rom:soc_rom|dat_o[12]                                                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.133     ; 9.856      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; rom:soc_rom|dat_o[5]                                                                              ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.133     ; 9.856      ;
; -9.012 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.131     ; 9.858      ;
; -9.009 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.126     ; 9.860      ;
; -9.008 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.127     ; 9.858      ;
; -9.002 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.016      ; 10.017     ;
; -9.002 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.843      ;
; -9.002 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.843      ;
; -9.002 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.843      ;
; -8.999 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.015      ; 10.013     ;
; -8.999 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.127     ; 9.849      ;
; -8.996 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[4]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.133     ; 9.840      ;
; -8.995 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.003      ; 9.997      ;
; -8.994 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a15~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.016      ; 10.009     ;
; -8.991 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem3_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a8~portb_address_reg0  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.001      ; 9.991      ;
; -8.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.826      ;
; -8.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.826      ;
; -8.985 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[7][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.826      ;
; -8.981 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.123     ; 9.835      ;
; -8.979 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][21] ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.331     ; 9.625      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.020      ; 9.994      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.813      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.813      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.813      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.813      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.813      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.813      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.813      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[6][7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.139     ; 9.813      ;
; -8.975 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][21] ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.331     ; 9.621      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[14]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[6]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[0]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[1]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[2]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[4]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[7]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[8]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[9]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[10]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[12]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[11]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[13]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[3]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.973 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[5]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.136     ; 9.814      ;
; -8.972 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[4]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.133     ; 9.816      ;
; -8.971 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][21] ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.327     ; 9.621      ;
; -8.969 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[5]                                                     ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; 0.037      ; 9.983      ;
; -8.969 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|baud_div[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.123     ; 9.823      ;
; -8.968 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.805      ;
; -8.968 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.805      ;
; -8.968 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.805      ;
; -8.968 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|fifo_data[5][5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk         ; 1.000        ; -0.140     ; 9.805      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -8.842 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.038     ; 9.791      ;
; -8.799 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.040     ; 9.746      ;
; -8.778 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.038     ; 9.727      ;
; -8.747 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.135      ; 9.869      ;
; -8.735 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.040     ; 9.682      ;
; -8.726 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.149      ; 9.862      ;
; -8.704 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.133      ; 9.824      ;
; -8.702 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[12][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.135      ; 9.824      ;
; -8.702 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.044     ; 9.645      ;
; -8.698 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.138      ; 9.823      ;
; -8.684 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.150      ; 9.821      ;
; -8.683 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.147      ; 9.817      ;
; -8.673 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.044     ; 9.616      ;
; -8.670 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.142      ; 9.799      ;
; -8.670 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[12][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.122      ; 9.779      ;
; -8.666 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.125      ; 9.778      ;
; -8.662 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[1][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.145      ; 9.794      ;
; -8.654 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.158      ; 9.799      ;
; -8.653 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[17][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.157      ; 9.797      ;
; -8.652 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.137      ; 9.776      ;
; -8.647 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.159      ; 9.793      ;
; -8.644 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.142      ; 9.773      ;
; -8.638 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.044     ; 9.581      ;
; -8.630 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[1][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.132      ; 9.749      ;
; -8.628 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.166      ; 9.781      ;
; -8.627 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.140      ; 9.754      ;
; -8.623 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][18]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.238     ; 9.372      ;
; -8.621 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[17][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.144      ; 9.752      ;
; -8.620 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.140      ; 9.747      ;
; -8.620 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.146      ; 9.753      ;
; -8.619 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.157      ; 9.763      ;
; -8.615 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.146      ; 9.748      ;
; -8.614 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[4][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.168      ; 9.769      ;
; -8.612 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.037     ; 9.562      ;
; -8.611 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.156      ; 9.754      ;
; -8.610 ; leaf:soc_cpu|core:leaf_core|instr_reg[23]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.034     ; 9.563      ;
; -8.609 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.044     ; 9.552      ;
; -8.607 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.036     ; 9.558      ;
; -8.607 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.129      ; 9.723      ;
; -8.606 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.154      ; 9.747      ;
; -8.606 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.155      ; 9.748      ;
; -8.605 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[15][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.134      ; 9.726      ;
; -8.603 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.161      ; 9.751      ;
; -8.601 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.140      ; 9.728      ;
; -8.600 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[25][21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.245     ; 9.342      ;
; -8.592 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[7][17]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.126      ; 9.705      ;
; -8.591 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[30][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.148      ; 9.726      ;
; -8.591 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.169      ; 9.747      ;
; -8.591 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[27][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.138      ; 9.716      ;
; -8.589 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.149      ; 9.725      ;
; -8.588 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][25] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.038     ; 9.537      ;
; -8.588 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.133      ; 9.708      ;
; -8.587 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][11] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.039     ; 9.535      ;
; -8.587 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.144      ; 9.718      ;
; -8.586 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.143      ; 9.716      ;
; -8.585 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.164      ; 9.736      ;
; -8.583 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.144      ; 9.714      ;
; -8.582 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.142      ; 9.711      ;
; -8.582 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[4][27]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.155      ; 9.724      ;
; -8.580 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.050     ; 9.517      ;
; -8.578 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.136      ; 9.701      ;
; -8.578 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.129      ; 9.694      ;
; -8.577 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][12]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.035     ; 9.529      ;
; -8.577 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[15][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.134      ; 9.698      ;
; -8.577 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[19][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.152      ; 9.716      ;
; -8.577 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.138      ; 9.702      ;
; -8.575 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[14][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.049     ; 9.513      ;
; -8.574 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.142      ; 9.703      ;
; -8.573 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[31][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.144      ; 9.704      ;
; -8.571 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.148      ; 9.706      ;
; -8.569 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[28][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.155      ; 9.711      ;
; -8.568 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.158      ; 9.713      ;
; -8.564 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][29] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.152      ; 9.703      ;
; -8.563 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.152      ; 9.702      ;
; -8.562 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[3][17]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.046     ; 9.503      ;
; -8.562 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[15][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.132      ; 9.681      ;
; -8.561 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.169      ; 9.717      ;
; -8.560 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[7][17]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.113      ; 9.660      ;
; -8.559 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.149      ; 9.695      ;
; -8.559 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[22][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.150      ; 9.696      ;
; -8.559 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[16][22] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.156      ; 9.702      ;
; -8.559 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[27][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.125      ; 9.671      ;
; -8.559 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][18]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.238     ; 9.308      ;
; -8.558 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.158      ; 9.703      ;
; -8.557 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[11][17] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.142      ; 9.686      ;
; -8.557 ; leaf:soc_cpu|core:leaf_core|instr_reg[16]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[23][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.143      ; 9.687      ;
; -8.555 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[26][31] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.136      ; 9.678      ;
; -8.555 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][11] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.052     ; 9.490      ;
; -8.552 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[10][31] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.039     ; 9.500      ;
; -8.552 ; leaf:soc_cpu|core:leaf_core|instr_reg[20]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.036     ; 9.503      ;
; -8.551 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[6][29]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.139      ; 9.677      ;
; -8.551 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[18][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; -0.238     ; 9.300      ;
; -8.551 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[12][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.140      ; 9.678      ;
; -8.550 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[20][29] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.166      ; 9.703      ;
; -8.550 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[5][14]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.139      ; 9.676      ;
; -8.550 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[24][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.129      ; 9.666      ;
; -8.549 ; leaf:soc_cpu|core:leaf_core|instr_reg[18]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[8][17]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.155      ; 9.691      ;
; -8.548 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[30][12] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.146      ; 9.681      ;
; -8.547 ; leaf:soc_cpu|core:leaf_core|instr_reg[17]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][27] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.143      ; 9.677      ;
; -8.546 ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[13][23] ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 1.000        ; 0.147      ; 9.680      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'                                                                                      ;
+-------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.228 ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.500        ; 1.289      ; 1.058      ;
; 0.434 ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 1.000        ; 1.289      ; 1.352      ;
+-------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'                                                                                        ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.038 ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.000        ; 1.341      ; 1.323      ;
; 0.164  ; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; clk          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.500       ; 1.341      ; 1.025      ;
+--------+-----------+--------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.079 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[1]                                      ; leaf:soc_cpu|core:leaf_core|instr_reg[1]                                                                           ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.124      ; 0.317      ;
; 0.129 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[22]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[22]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.131      ; 0.374      ;
; 0.174 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[15]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[15]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.131      ; 0.419      ;
; 0.303 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[63] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[63]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[55] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[55]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[57] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[57]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[56] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[56]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[58] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[58]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.428      ;
; 0.312 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[5]                                      ; leaf:soc_cpu|core:leaf_core|instr_reg[5]                                                                           ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; -0.053     ; 0.373      ;
; 0.316 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[0]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[0]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.436      ;
; 0.348 ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[25]                                     ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[21][25] ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.339      ; 0.801      ;
; 0.352 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[30]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[30]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; -0.051     ; 0.415      ;
; 0.380 ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[26]                                     ; leaf:soc_cpu|core:leaf_core|instr_reg[26]                                                                          ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.130      ; 0.624      ;
; 0.397 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START                                  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[9]                                   ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.066      ; 0.577      ;
; 0.433 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.572      ;
; 0.447 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.055      ; 0.586      ;
; 0.448 ; leaf:soc_cpu|core:leaf_core|next_pc_reg[15]                                        ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|int_strg:stage_int_strg|reg_file:int_strg_rf|regs[2][15]  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; -0.129     ; 0.403      ;
; 0.452 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START                                  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mtvec_base[12]                            ; clk                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.067      ; 0.633      ;
; 0.452 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]  ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53] ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54]                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; 0.000        ; 0.035      ; 0.574      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.166 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[1]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.240      ; 1.615      ;
; 0.169 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[3]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.240      ; 1.618      ;
; 0.169 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[0]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.240      ; 1.618      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op                                        ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|last_op                                        ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[0]                                  ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                  ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                        ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                        ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                         ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                         ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_STOP                         ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_STOP                         ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                            ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                            ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_DATA                      ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_DATA                      ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rom:soc_rom|idle                                                                                ; rom:soc_rom|idle                                                                                ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[0]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[1]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[0]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[1]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|wr_pointer[2]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|rd_pointer[2]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|last_op                                        ; uart_wbsl:soc_io|uart:internal_uart|fifo:rx_fifo|last_op                                        ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_STOP                      ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_STOP                      ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[0]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[0]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[1]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[2]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|rd_pointer[2]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rom:soc_rom|dat_o[0]                                                                            ; rom:soc_rom|dat_o[0]                                                                            ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[1]                                  ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[1]                                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.IDLE                         ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.IDLE                         ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_START                     ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_START                     ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                          ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                                          ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                                           ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ram:soc_ram|ack                                                                                 ; ram:soc_ram|ack                                                                                 ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.IDLE                            ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                        ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[15]                                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.242      ; 1.656      ;
; 0.206 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.326      ;
; 0.215 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_START                        ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.RX_DATA                         ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.336      ;
; 0.234 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                  ; clk                                                 ; clk         ; 0.000        ; 0.245      ; 0.563      ;
; 0.248 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[6]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.242      ; 1.699      ;
; 0.252 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[6]               ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[4]               ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[1]               ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[0]               ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.256 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[7]                                                   ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.242      ; 1.707      ;
; 0.266 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|ack                                                                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.241      ; 1.716      ;
; 0.292 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[14]                                                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.238      ; 1.739      ;
; 0.292 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[21]                                                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.238      ; 1.739      ;
; 0.292 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[4]                                                                            ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.238      ; 1.739      ;
; 0.292 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[22]                                                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.238      ; 1.739      ;
; 0.292 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[13]                                                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.238      ; 1.739      ;
; 0.292 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[15]                                                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.238      ; 1.739      ;
; 0.292 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[10]                                                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.238      ; 1.739      ;
; 0.292 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[9]                                                                            ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.238      ; 1.739      ;
; 0.295 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                          ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.236      ; 1.740      ;
; 0.297 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[4]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[4]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[8]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[8]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]    ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[8]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[8]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14] ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[7]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[7]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[9]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[9]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[10]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[10]    ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[12]    ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[12]    ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[7]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[7]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[9]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[9]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[10] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[10] ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12] ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12] ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; uart_wbsl:soc_io|uart:internal_uart|fifo:tx_fifo|wr_pointer[2]                                  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.238      ; 1.747      ;
; 0.302 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; clk                                                 ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_DATA                      ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|curr_state.TX_STOP                      ; clk                                                 ; clk         ; 0.000        ; 0.041      ; 0.427      ;
; 0.304 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; rom:soc_rom|dat_o[20]                                                                           ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.232      ; 1.746      ;
; 0.308 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; clk                                                 ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[0]     ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[0]     ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[0]  ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[0]  ; clk                                                 ; clk         ; 0.000        ; 0.044      ; 0.437      ;
; 0.312 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                             ; ram:soc_ram|altsyncram:mem2_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]               ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk         ; 0.000        ; 1.243      ; 1.764      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.045 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; clk          ; clk         ; 1.000        ; -0.052     ; 0.980      ;
; -0.045 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; clk          ; clk         ; 1.000        ; -0.052     ; 0.980      ;
; -0.045 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; clk          ; clk         ; 1.000        ; -0.052     ; 0.980      ;
; -0.012 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[7]               ; clk          ; clk         ; 1.000        ; -0.037     ; 0.962      ;
; -0.012 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[6]               ; clk          ; clk         ; 1.000        ; -0.037     ; 0.962      ;
; -0.012 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; clk          ; clk         ; 1.000        ; -0.037     ; 0.962      ;
; -0.012 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[4]               ; clk          ; clk         ; 1.000        ; -0.037     ; 0.962      ;
; -0.012 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[3]               ; clk          ; clk         ; 1.000        ; -0.037     ; 0.962      ;
; -0.012 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[2]               ; clk          ; clk         ; 1.000        ; -0.037     ; 0.962      ;
; -0.012 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[1]               ; clk          ; clk         ; 1.000        ; -0.037     ; 0.962      ;
; -0.012 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[0]               ; clk          ; clk         ; 1.000        ; -0.037     ; 0.962      ;
; 0.028  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                  ; clk          ; clk         ; 1.000        ; -0.042     ; 0.917      ;
; 0.028  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; clk          ; clk         ; 1.000        ; -0.042     ; 0.917      ;
; 0.028  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; clk          ; clk         ; 1.000        ; -0.042     ; 0.917      ;
; 0.028  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[1]                  ; clk          ; clk         ; 1.000        ; -0.042     ; 0.917      ;
; 0.200  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; clk          ; clk         ; 1.000        ; -0.037     ; 0.750      ;
; 0.200  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; clk          ; clk         ; 1.000        ; -0.037     ; 0.750      ;
; 0.200  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; clk          ; clk         ; 1.000        ; -0.037     ; 0.750      ;
; 0.229  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[7]                  ; clk          ; clk         ; 1.000        ; 0.159      ; 0.917      ;
; 0.229  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[6]                  ; clk          ; clk         ; 1.000        ; 0.159      ; 0.917      ;
; 0.229  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                  ; clk          ; clk         ; 1.000        ; 0.159      ; 0.917      ;
; 0.229  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[0]                  ; clk          ; clk         ; 1.000        ; 0.159      ; 0.917      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[0]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[7]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[8]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[9]  ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[10] ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12] ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14] ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.280  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; clk          ; clk         ; 1.000        ; 0.138      ; 0.845      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[0]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[4]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[7]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[8]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[9]     ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[10]    ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[12]    ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]    ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
; 0.313  ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; clk          ; clk         ; 1.000        ; 0.140      ; 0.814      ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[0]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[1]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[2]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[3]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[4]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[5]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[6]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[7]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[8]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[9]     ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[10]    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[11]    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[12]    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[13]    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[14]    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.397 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:baud_counter|inter_val[15]    ; clk          ; clk         ; 0.000        ; 0.221      ; 0.702      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[0]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[1]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[2]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[3]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[4]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[5]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[6]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[7]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[8]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[9]  ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[10] ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[11] ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[12] ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[13] ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[14] ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.416 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:baud_counter|inter_val[15] ; clk          ; clk         ; 0.000        ; 0.219      ; 0.719      ;
; 0.473 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[7]                  ; clk          ; clk         ; 0.000        ; 0.240      ; 0.797      ;
; 0.473 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[6]                  ; clk          ; clk         ; 0.000        ; 0.240      ; 0.797      ;
; 0.473 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[2]                  ; clk          ; clk         ; 0.000        ; 0.240      ; 0.797      ;
; 0.473 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[0]                  ; clk          ; clk         ; 0.000        ; 0.240      ; 0.797      ;
; 0.520 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[0]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[1]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|down_counter:rx_counter|inter_val[2]       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.641      ;
; 0.682 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[5]                  ; clk          ; clk         ; 0.000        ; 0.031      ; 0.797      ;
; 0.682 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[4]                  ; clk          ; clk         ; 0.000        ; 0.031      ; 0.797      ;
; 0.682 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[3]                  ; clk          ; clk         ; 0.000        ; 0.031      ; 0.797      ;
; 0.682 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|sipo:rx_sipo|inter_val[1]                  ; clk          ; clk         ; 0.000        ; 0.031      ; 0.797      ;
; 0.705 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[7]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[6]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[5]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[4]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[3]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[2]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[1]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.826      ;
; 0.705 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|piso:tx_piso|inter_val[0]               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.826      ;
; 0.715 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[0]    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.840      ;
; 0.715 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[1]    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.840      ;
; 0.715 ; uart_wbsl:soc_io|uart:internal_uart|uart_rx:receiver|curr_state.START ; uart_wbsl:soc_io|uart:internal_uart|uart_tx:transmitter|down_counter:tx_counter|inter_val[2]    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.840      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; debug_reg:soc_dbg|value[0]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; debug_reg:soc_dbg|value[1]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; debug_reg:soc_dbg|value[2]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; debug_reg:soc_dbg|value[3]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; debug_reg:soc_dbg|value[4]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; debug_reg:soc_dbg|value[5]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; debug_reg:soc_dbg|value[6]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; debug_reg:soc_dbg|value[7]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.BRD_CYCLE                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_DATA                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.READ_INSTR                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.RMW_CYCLE                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.START                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.WRITE_DATA                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[0]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[10]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[11]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[12]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[13]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[14]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[15]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[16]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[17]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[18]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[19]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[1]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[20]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[21]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[22]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[23]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[24]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[25]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[26]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[27]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[28]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[29]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[2]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[30]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[31]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[3]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[4]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[5]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[6]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[7]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[8]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|dmrd_data[9]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[0]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[10]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[11]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[12]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[13]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[14]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[15]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[16]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[17]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[18]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[19]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[1]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[20]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[21]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[22]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[23]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[24]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[25]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[26]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[27]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[28]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[29]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[2]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[30]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[31]                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[3]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[4]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[5]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[6]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[7]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[8]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; leaf:soc_cpu|wb_ctrl:leaf_master|imrd_data[9]                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|ack                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ram:soc_ram|altsyncram:mem0_rtl_0|altsyncram_c3e1:auto_generated|ram_block1a13~porta_datain_reg0  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|clk'                                                                                                                 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+----------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|flush_reg                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[21]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[22]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[23]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[24]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[25]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[26]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[27]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[28]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[29]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[30]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[31]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[32]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[33]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[34]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[35]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[36]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[37]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[38]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[39]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[40]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[41]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[42]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[43]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[44]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[45]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[46]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[47]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[48]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[49]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[50]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[51]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[52]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[53]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[54]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[55]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[56]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[57]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[58]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[59]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[60]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[61]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[62]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[63]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|cycle[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_exc[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mcause_int    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; leaf:soc_cpu|wb_ctrl:leaf_master|clk ; Rise       ; leaf:soc_cpu|core:leaf_core|id_ex_stage:core_id_ex_stage|csrs:stage_csrs|mepc[8]       ;
+--------+--------------+----------------+------------+--------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE'                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------+
; 0.331 ; 0.331        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk     ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|clk|datac            ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|datad        ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|curr_state.EXECUTE|q ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|curr_state.EXECUTE|q ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|combout      ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|cyc_o~0|datad        ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Rise       ; soc_cpu|leaf_master|clk|datac            ;
; 0.664 ; 0.664        ; 0.000          ; Low Pulse Width  ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|clk     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; rst       ; clk                                                 ; 3.106 ; 3.757 ; Rise       ; clk                                                 ;
; rx        ; clk                                                 ; 1.911 ; 2.546 ; Rise       ; clk                                                 ;
; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.252 ; 0.546 ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; rst       ; clk                                                 ; -0.672 ; -1.300 ; Rise       ; clk                                                 ;
; rx        ; clk                                                 ; -0.875 ; -1.550 ; Rise       ; clk                                                 ;
; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.316  ; 0.018  ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dbg[*]    ; clk        ; 4.972 ; 5.253 ; Rise       ; clk             ;
;  dbg[0]   ; clk        ; 4.686 ; 4.956 ; Rise       ; clk             ;
;  dbg[1]   ; clk        ; 4.669 ; 4.948 ; Rise       ; clk             ;
;  dbg[2]   ; clk        ; 4.278 ; 4.461 ; Rise       ; clk             ;
;  dbg[3]   ; clk        ; 4.972 ; 5.253 ; Rise       ; clk             ;
;  dbg[4]   ; clk        ; 3.865 ; 4.028 ; Rise       ; clk             ;
;  dbg[5]   ; clk        ; 4.959 ; 5.179 ; Rise       ; clk             ;
;  dbg[6]   ; clk        ; 4.253 ; 4.463 ; Rise       ; clk             ;
;  dbg[7]   ; clk        ; 4.801 ; 5.005 ; Rise       ; clk             ;
; tx        ; clk        ; 4.537 ; 4.602 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dbg[*]    ; clk        ; 3.735 ; 3.892 ; Rise       ; clk             ;
;  dbg[0]   ; clk        ; 4.520 ; 4.779 ; Rise       ; clk             ;
;  dbg[1]   ; clk        ; 4.504 ; 4.771 ; Rise       ; clk             ;
;  dbg[2]   ; clk        ; 4.129 ; 4.304 ; Rise       ; clk             ;
;  dbg[3]   ; clk        ; 4.795 ; 5.065 ; Rise       ; clk             ;
;  dbg[4]   ; clk        ; 3.735 ; 3.892 ; Rise       ; clk             ;
;  dbg[5]   ; clk        ; 4.821 ; 5.034 ; Rise       ; clk             ;
;  dbg[6]   ; clk        ; 4.106 ; 4.307 ; Rise       ; clk             ;
;  dbg[7]   ; clk        ; 4.668 ; 4.867 ; Rise       ; clk             ;
; tx        ; clk        ; 4.186 ; 4.284 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                                ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -16.249    ; -0.326 ; -0.801   ; 0.397   ; -3.000              ;
;  clk                                                 ; -16.249    ; 0.158  ; -0.801   ; 0.397   ; -3.000              ;
;  leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; -15.649    ; 0.079  ; N/A      ; N/A     ; -1.000              ;
;  leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.085     ; -0.326 ; N/A      ; N/A     ; 0.331               ;
; Design-wide TNS                                      ; -23863.652 ; -0.326 ; -20.03   ; 0.0     ; -2207.544           ;
;  clk                                                 ; -7369.181  ; 0.000  ; -20.030  ; 0.000   ; -893.544            ;
;  leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; -16494.386 ; 0.000  ; N/A      ; N/A     ; -1314.000           ;
;  leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; -0.085     ; -0.326 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+------------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+
; rst       ; clk                                                 ; 5.383 ; 5.862 ; Rise       ; clk                                                 ;
; rx        ; clk                                                 ; 3.304 ; 3.875 ; Rise       ; clk                                                 ;
; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.565 ; 0.712 ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ;
+-----------+-----------------------------------------------------+-------+-------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; Data Port ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+
; rst       ; clk                                                 ; -0.672 ; -1.300 ; Rise       ; clk                                                 ;
; rx        ; clk                                                 ; -0.875 ; -1.550 ; Rise       ; clk                                                 ;
; clk       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0.452  ; 0.306  ; Fall       ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ;
+-----------+-----------------------------------------------------+--------+--------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dbg[*]    ; clk        ; 8.502 ; 8.660 ; Rise       ; clk             ;
;  dbg[0]   ; clk        ; 7.995 ; 8.083 ; Rise       ; clk             ;
;  dbg[1]   ; clk        ; 7.988 ; 8.141 ; Rise       ; clk             ;
;  dbg[2]   ; clk        ; 7.370 ; 7.433 ; Rise       ; clk             ;
;  dbg[3]   ; clk        ; 8.502 ; 8.660 ; Rise       ; clk             ;
;  dbg[4]   ; clk        ; 6.593 ; 6.667 ; Rise       ; clk             ;
;  dbg[5]   ; clk        ; 8.215 ; 8.352 ; Rise       ; clk             ;
;  dbg[6]   ; clk        ; 7.307 ; 7.432 ; Rise       ; clk             ;
;  dbg[7]   ; clk        ; 7.979 ; 8.093 ; Rise       ; clk             ;
; tx        ; clk        ; 7.800 ; 7.701 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dbg[*]    ; clk        ; 3.735 ; 3.892 ; Rise       ; clk             ;
;  dbg[0]   ; clk        ; 4.520 ; 4.779 ; Rise       ; clk             ;
;  dbg[1]   ; clk        ; 4.504 ; 4.771 ; Rise       ; clk             ;
;  dbg[2]   ; clk        ; 4.129 ; 4.304 ; Rise       ; clk             ;
;  dbg[3]   ; clk        ; 4.795 ; 5.065 ; Rise       ; clk             ;
;  dbg[4]   ; clk        ; 3.735 ; 3.892 ; Rise       ; clk             ;
;  dbg[5]   ; clk        ; 4.821 ; 5.034 ; Rise       ; clk             ;
;  dbg[6]   ; clk        ; 4.106 ; 4.307 ; Rise       ; clk             ;
;  dbg[7]   ; clk        ; 4.668 ; 4.867 ; Rise       ; clk             ;
; tx        ; clk        ; 4.186 ; 4.284 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dbg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dbg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dbg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dbg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dbg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dbg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dbg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dbg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; dbg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; dbg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; dbg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; dbg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; dbg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; dbg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; dbg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; dbg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; dbg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; dbg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; dbg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; dbg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; dbg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; dbg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; dbg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; dbg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dbg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dbg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dbg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dbg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dbg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dbg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dbg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dbg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+----------+----------+----------+
; clk                                                 ; clk                                                 ; 26103     ; 0        ; 0        ; 0        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; clk                                                 ; 294810960 ; 0        ; 0        ; 0        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk                                                 ; 232       ; 232      ; 0        ; 0        ;
; clk                                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; 7774      ; 0        ; 0        ; 0        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; 116525770 ; 0        ; 0        ; 0        ;
; clk                                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0         ; 0        ; 1        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                         ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+----------+----------+----------+
; clk                                                 ; clk                                                 ; 26103     ; 0        ; 0        ; 0        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; clk                                                 ; 294810960 ; 0        ; 0        ; 0        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; clk                                                 ; 232       ; 232      ; 0        ; 0        ;
; clk                                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; 7774      ; 0        ; 0        ; 0        ;
; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; leaf:soc_cpu|wb_ctrl:leaf_master|clk                ; 116525770 ; 0        ; 0        ; 0        ;
; clk                                                 ; leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE ; 0         ; 0        ; 1        ; 1        ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 54       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 54       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 215   ; 215  ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 26 15:12:28 2023
Info: Command: quartus_sta leaf_soc -c leaf_soc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'leaf_soc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name leaf:soc_cpu|wb_ctrl:leaf_master|clk leaf:soc_cpu|wb_ctrl:leaf_master|clk
    Info (332105): create_clock -period 1.000 -name leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.249
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.249     -7369.181 clk 
    Info (332119):   -15.649    -16494.386 leaf:soc_cpu|wb_ctrl:leaf_master|clk 
    Info (332119):    -0.085        -0.085 leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE 
Info (332146): Worst-case hold slack is -0.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.326        -0.326 leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE 
    Info (332119):     0.184         0.000 clk 
    Info (332119):     0.253         0.000 leaf:soc_cpu|wb_ctrl:leaf_master|clk 
Info (332146): Worst-case recovery slack is -0.801
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.801       -20.030 clk 
Info (332146): Worst-case removal slack is 0.734
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.734         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -893.544 clk 
    Info (332119):    -1.000     -1314.000 leaf:soc_cpu|wb_ctrl:leaf_master|clk 
    Info (332119):     0.345         0.000 leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.526
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.526     -6579.711 clk 
    Info (332119):   -13.886    -14627.116 leaf:soc_cpu|wb_ctrl:leaf_master|clk 
    Info (332119):    -0.077        -0.077 leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE 
Info (332146): Worst-case hold slack is -0.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.216        -0.216 leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE 
    Info (332119):     0.158         0.000 clk 
    Info (332119):     0.249         0.000 leaf:soc_cpu|wb_ctrl:leaf_master|clk 
Info (332146): Worst-case recovery slack is -0.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.608       -11.850 clk 
Info (332146): Worst-case removal slack is 0.673
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.673         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -893.544 clk 
    Info (332119):    -1.000     -1314.000 leaf:soc_cpu|wb_ctrl:leaf_master|clk 
    Info (332119):     0.428         0.000 leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.241     -4101.638 clk 
    Info (332119):    -8.842     -9203.809 leaf:soc_cpu|wb_ctrl:leaf_master|clk 
    Info (332119):     0.228         0.000 leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE 
Info (332146): Worst-case hold slack is -0.038
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.038        -0.038 leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE 
    Info (332119):     0.079         0.000 leaf:soc_cpu|wb_ctrl:leaf_master|clk 
    Info (332119):     0.166         0.000 clk 
Info (332146): Worst-case recovery slack is -0.045
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.045        -0.231 clk 
Info (332146): Worst-case removal slack is 0.397
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.397         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -642.346 clk 
    Info (332119):    -1.000     -1314.000 leaf:soc_cpu|wb_ctrl:leaf_master|clk 
    Info (332119):     0.331         0.000 leaf:soc_cpu|wb_ctrl:leaf_master|curr_state.EXECUTE 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 442 megabytes
    Info: Processing ended: Wed Apr 26 15:12:45 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:13


