Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o Z:/laser310_64k/ram64k_tb_isim_beh.exe -prj Z:/laser310_64k/ram64k_tb_beh.prj work.ram64k_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/laser310_64k/top.v" into library work
Analyzing Verilog file "Z:/laser310_64k/laser310_64k_tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "Z:/laser310_64k/laser310_64k_tb.v" Line 41: Port led1 is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 77860 KB
Fuse CPU Usage: 210 ms
Compiling module top
Compiling module ram64k_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable Z:/laser310_64k/ram64k_tb_isim_beh.exe
Fuse Memory Usage: 81320 KB
Fuse CPU Usage: 210 ms
