/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_ssgnp0p675v0c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675v0c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 9758.890000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007203;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003452") ;
            }
            fall_power("scalar") {
                values ("0.003452") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007098;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003452") ;
            }
            fall_power("scalar") {
                values ("0.003452") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001681;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.092427, 1.113699, 1.141271, 1.187270, 1.264421" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003452") ;
            }
            fall_power("scalar") {
                values ("0.003452") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004010 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.195495, 0.219131, 0.249767, 0.300876, 0.386601" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.436398, 0.460034, 0.490670, 0.541779, 0.627503" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.213807, 1.237443, 1.268079, 1.319189, 1.404913" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.213810" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.468386") ;
            }
            fall_power("scalar") {
                values ("0.052043") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.419400") ;
            }
            fall_power("scalar") {
                values ("0.046600") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.443893") ;
            }
            fall_power("scalar") {
                values ("0.049322") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005290") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001852 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.334829, 0.357642, 0.389966, 0.451451, 0.555064",\
              "0.312713, 0.335526, 0.367850, 0.429335, 0.532948",\
              "0.284921, 0.307733, 0.340057, 0.401542, 0.505156",\
              "0.240277, 0.263089, 0.295413, 0.356898, 0.460512",\
              "0.171687, 0.194499, 0.226824, 0.288309, 0.391922"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.334829, 0.357642, 0.389966, 0.451451, 0.555064",\
              "0.312713, 0.335526, 0.367850, 0.429335, 0.532948",\
              "0.284921, 0.307733, 0.340057, 0.401542, 0.505156",\
              "0.240277, 0.263089, 0.295413, 0.356898, 0.460512",\
              "0.171687, 0.194499, 0.226824, 0.288309, 0.391922"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.169490, 0.159546, 0.145573, 0.124094, 0.093745",\
              "0.201951, 0.192007, 0.178034, 0.156555, 0.126205",\
              "0.243167, 0.233223, 0.219250, 0.197772, 0.167422",\
              "0.311341, 0.301397, 0.287424, 0.265945, 0.235595",\
              "0.426742, 0.416798, 0.402825, 0.381347, 0.350997"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.169490, 0.159546, 0.145573, 0.124094, 0.093745",\
              "0.201951, 0.192007, 0.178034, 0.156555, 0.126205",\
              "0.243167, 0.233223, 0.219250, 0.197772, 0.167422",\
              "0.311341, 0.301397, 0.287424, 0.265945, 0.235595",\
              "0.426742, 0.416798, 0.402825, 0.381347, 0.350997"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003452") ;
            }
            fall_power("scalar") {
                values ("0.003452") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001400 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.244194, 0.266326, 0.296941, 0.353315, 0.449597",\
              "0.220947, 0.243079, 0.273694, 0.330068, 0.426350",\
              "0.191725, 0.213857, 0.244472, 0.300846, 0.397127",\
              "0.142751, 0.164883, 0.195498, 0.251872, 0.348153",\
              "0.060324, 0.082456, 0.113071, 0.169445, 0.265727"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.244194, 0.266326, 0.296941, 0.353315, 0.449597",\
              "0.220947, 0.243079, 0.273694, 0.330068, 0.426350",\
              "0.191725, 0.213857, 0.244472, 0.300846, 0.397127",\
              "0.142751, 0.164883, 0.195498, 0.251872, 0.348153",\
              "0.060324, 0.082456, 0.113071, 0.169445, 0.265727"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.329940, 0.320353, 0.307044, 0.285527, 0.254409",\
              "0.362400, 0.352814, 0.339504, 0.317987, 0.286870",\
              "0.403617, 0.394031, 0.380721, 0.359204, 0.328086",\
              "0.471790, 0.462204, 0.448895, 0.427377, 0.396260",\
              "0.590911, 0.580367, 0.565726, 0.542779, 0.511661"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.329940, 0.320353, 0.307044, 0.285527, 0.254409",\
              "0.362400, 0.352814, 0.339504, 0.317987, 0.286870",\
              "0.403617, 0.394031, 0.380721, 0.359204, 0.328086",\
              "0.471790, 0.462204, 0.448895, 0.427377, 0.396260",\
              "0.590911, 0.580367, 0.565726, 0.542779, 0.511661"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.024125") ;
            }
            fall_power("scalar") {
                values ("0.024125") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001389 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163619, 0.188788, 0.222468, 0.286121, 0.395931",\
              "0.140372, 0.165541, 0.199221, 0.262874, 0.372685",\
              "0.111149, 0.136318, 0.169999, 0.233652, 0.343462",\
              "0.062176, 0.087344, 0.121025, 0.184678, 0.294488",\
              "0.000000, 0.004918, 0.038598, 0.102251, 0.212061"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.163619, 0.188788, 0.222468, 0.286121, 0.395931",\
              "0.140372, 0.165541, 0.199221, 0.262874, 0.372685",\
              "0.111149, 0.136318, 0.169999, 0.233652, 0.343462",\
              "0.062176, 0.087344, 0.121025, 0.184678, 0.294488",\
              "0.000000, 0.004918, 0.038598, 0.102251, 0.212061"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.466064, 0.440994, 0.407505, 0.346224, 0.255684",\
              "0.489251, 0.464180, 0.430691, 0.369410, 0.278870",\
              "0.518691, 0.493621, 0.460131, 0.398850, 0.308311",\
              "0.569125, 0.542316, 0.508827, 0.447546, 0.357006",\
              "0.659797, 0.632220, 0.595382, 0.529975, 0.439435"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.466064, 0.440994, 0.407505, 0.346224, 0.255684",\
              "0.489251, 0.464180, 0.430691, 0.369410, 0.278870",\
              "0.518691, 0.493621, 0.460131, 0.398850, 0.308311",\
              "0.569125, 0.542316, 0.508827, 0.447546, 0.357006",\
              "0.659797, 0.632220, 0.595382, 0.529975, 0.439435"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006550") ;
            }
            fall_power("scalar") {
                values ("0.006550") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001319 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.204137, 0.229306, 0.262987, 0.326640, 0.436684",\
              "0.182022, 0.207191, 0.240871, 0.304524, 0.414569",\
              "0.154229, 0.179398, 0.213079, 0.276731, 0.386776",\
              "0.109585, 0.134754, 0.168435, 0.232088, 0.342132",\
              "0.040995, 0.066164, 0.099845, 0.163498, 0.273542"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.204137, 0.229306, 0.262987, 0.326640, 0.436684",\
              "0.182022, 0.207191, 0.240871, 0.304524, 0.414569",\
              "0.154229, 0.179398, 0.213079, 0.276731, 0.386776",\
              "0.109585, 0.134754, 0.168435, 0.232088, 0.342132",\
              "0.040995, 0.066164, 0.099845, 0.163498, 0.273542"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.373557, 0.349510, 0.319113, 0.265259, 0.174549",\
              "0.396743, 0.372696, 0.342299, 0.288445, 0.197735",\
              "0.426183, 0.402137, 0.371740, 0.317885, 0.227176",\
              "0.474878, 0.450832, 0.420434, 0.366580, 0.275871",\
              "0.558039, 0.533262, 0.502864, 0.449010, 0.358301"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.373557, 0.349510, 0.319113, 0.265259, 0.174549",\
              "0.396743, 0.372696, 0.342299, 0.288445, 0.197735",\
              "0.426183, 0.402137, 0.371740, 0.317885, 0.227176",\
              "0.474878, 0.450832, 0.420434, 0.366580, 0.275871",\
              "0.558039, 0.533262, 0.502864, 0.449010, 0.358301"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004928") ;
            }
            fall_power("scalar") {
                values ("0.004928") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004018 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.407585, 0.418171, 0.426109, 0.436144, 0.450077" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.901870, 0.912455, 0.920395, 0.930429, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.901870, 0.912455, 0.920395, 0.930429, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.901870" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.222575") ;
            }
            fall_power("scalar") {
                values ("0.333863") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.005677") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001845 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.372341, 0.395931, 0.428180, 0.488581, 0.592292",\
              "0.345524, 0.369114, 0.401363, 0.461764, 0.565475",\
              "0.317648, 0.341238, 0.373487, 0.433887, 0.537598",\
              "0.272018, 0.295609, 0.327858, 0.388258, 0.491969",\
              "0.197380, 0.220971, 0.253219, 0.313620, 0.417331"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.372341, 0.395931, 0.428180, 0.488581, 0.592292",\
              "0.345524, 0.369114, 0.401363, 0.461764, 0.565475",\
              "0.317648, 0.341238, 0.373487, 0.433887, 0.537598",\
              "0.272018, 0.295609, 0.327858, 0.388258, 0.491969",\
              "0.197380, 0.220971, 0.253219, 0.313620, 0.417331"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.162370, 0.152542, 0.138461, 0.116755, 0.086002",\
              "0.176942, 0.167115, 0.153033, 0.131328, 0.100575",\
              "0.188049, 0.178222, 0.164141, 0.142435, 0.111682",\
              "0.202044, 0.192216, 0.178135, 0.156429, 0.125676",\
              "0.221750, 0.211923, 0.197842, 0.176136, 0.145383"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.162370, 0.152542, 0.138461, 0.116755, 0.086002",\
              "0.176942, 0.167115, 0.153033, 0.131328, 0.100575",\
              "0.188049, 0.178222, 0.164141, 0.142435, 0.111682",\
              "0.202044, 0.192216, 0.178135, 0.156429, 0.125676",\
              "0.221750, 0.211923, 0.197842, 0.176136, 0.145383"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003894") ;
            }
            fall_power("scalar") {
                values ("0.003894") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001403 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.238849, 0.255883, 0.276176, 0.307098, 0.351799",\
              "0.228406, 0.245440, 0.265732, 0.296654, 0.341355",\
              "0.220491, 0.237526, 0.257818, 0.288740, 0.333441",\
              "0.210455, 0.227490, 0.247782, 0.278704, 0.323405",\
              "0.196417, 0.213452, 0.233744, 0.264666, 0.309368"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.238849, 0.255883, 0.276176, 0.307098, 0.351799",\
              "0.228406, 0.245440, 0.265732, 0.296654, 0.341355",\
              "0.220491, 0.237526, 0.257818, 0.288740, 0.333441",\
              "0.210455, 0.227490, 0.247782, 0.278704, 0.323405",\
              "0.196417, 0.213452, 0.233744, 0.264666, 0.309368"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180020, 0.172209, 0.164997, 0.153414, 0.137790",\
              "0.194593, 0.186782, 0.179570, 0.167987, 0.152363",\
              "0.205700, 0.197889, 0.190677, 0.179094, 0.163470",\
              "0.219694, 0.211884, 0.204672, 0.193089, 0.177464",\
              "0.239401, 0.231590, 0.224378, 0.212795, 0.197171"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.180020, 0.172209, 0.164997, 0.153414, 0.137790",\
              "0.194593, 0.186782, 0.179570, 0.167987, 0.152363",\
              "0.205700, 0.197889, 0.190677, 0.179094, 0.163470",\
              "0.219694, 0.211884, 0.204672, 0.193089, 0.177464",\
              "0.239401, 0.231590, 0.224378, 0.212795, 0.197171"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.024125") ;
            }
            fall_power("scalar") {
                values ("0.024125") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.368021, 0.418024, 0.470079, 0.565945, 0.751107",\
              "0.378606, 0.428609, 0.480664, 0.576530, 0.761692",\
              "0.386545, 0.436548, 0.488603, 0.584469, 0.769631",\
              "0.396580, 0.446583, 0.498638, 0.594504, 0.779666",\
              "0.410512, 0.460515, 0.512570, 0.608435, 0.793599"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.368021, 0.418024, 0.470079, 0.565945, 0.751107",\
              "0.378606, 0.428609, 0.480664, 0.576530, 0.761692",\
              "0.386545, 0.436548, 0.488603, 0.584469, 0.769631",\
              "0.396580, 0.446583, 0.498638, 0.594504, 0.779666",\
              "0.410512, 0.460515, 0.512570, 0.608435, 0.793599"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.203623, 0.236969, 0.270410, 0.333860, 0.454918",\
              "0.213704, 0.247050, 0.280491, 0.343942, 0.465000",\
              "0.221265, 0.254611, 0.288052, 0.351502, 0.472561",\
              "0.230822, 0.264168, 0.297609, 0.361060, 0.482118",\
              "0.244090, 0.277437, 0.310877, 0.374328, 0.495386"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.203623, 0.236969, 0.270410, 0.333860, 0.454918",\
              "0.213704, 0.247050, 0.280491, 0.343942, 0.465000",\
              "0.221265, 0.254611, 0.288052, 0.351502, 0.472561",\
              "0.230822, 0.264168, 0.297609, 0.361060, 0.482118",\
              "0.244090, 0.277437, 0.310877, 0.374328, 0.495386"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.035253, 0.112056, 0.197840, 0.368471, 0.721404" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.035253, 0.112056, 0.197840, 0.368471, 0.721404" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.025973, 0.078677, 0.137988, 0.255185, 0.488014" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.025973, 0.078677, 0.137988, 0.255185, 0.488014" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.001450, 0.001450, 0.001450, 0.001450, 0.001450") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.203034;
  }
  


}   /* cell() */

}   /* library() */

