{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746097915645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746097915646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  1 19:11:54 2025 " "Processing started: Thu May  1 19:11:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746097915646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097915646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi_clock_top -c multi_clock_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi_clock_top -c multi_clock_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097915646 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746097916118 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746097916118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/vibration_clearing.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/vibration_clearing.v" { { "Info" "ISGN_ENTITY_NAME" "1 vibration_clearing " "Found entity 1: vibration_clearing" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/vibration_clearing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/time_set.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/time_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_set " "Found entity 1: time_set" {  } { { "../code/time_set.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/time_set.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/stop_watch.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/stop_watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stop_watch " "Found entity 1: stop_watch" {  } { { "../code/stop_watch.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/stop_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/number_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/number_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_display " "Found entity 1: number_display" {  } { { "../code/number_display.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/number_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALARM_second alarm_second multi_clock_top.v(45) " "Verilog HDL Declaration information at multi_clock_top.v(45): object \"ALARM_second\" differs only in case from object \"alarm_second\" in the same scope" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746097921212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALARM_minute alarm_minute multi_clock_top.v(46) " "Verilog HDL Declaration information at multi_clock_top.v(46): object \"ALARM_minute\" differs only in case from object \"alarm_minute\" in the same scope" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746097921213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALARM_hour alarm_hour multi_clock_top.v(47) " "Verilog HDL Declaration information at multi_clock_top.v(47): object \"ALARM_hour\" differs only in case from object \"alarm_hour\" in the same scope" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746097921213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/multi_clock_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_clock_top " "Found entity 1: multi_clock_top" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayer " "Found entity 1: displayer" {  } { { "../code/displayer.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/displayer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/counter_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/counter_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_M " "Found entity 1: counter_M" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../code/clk_div.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/clk_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../code/bin2bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/bcd_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/bcd_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_displayer " "Found entity 1: bcd_displayer" {  } { { "../code/bcd_displayer.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/bcd_displayer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/alarm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/multi_mode_clock/code/alarm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "../code/alarm_clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/alarm_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746097921227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097921227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multi_clock_top " "Elaborating entity \"multi_clock_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746097921260 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3..2\] multi_clock_top.v(26) " "Output port \"LEDG\[3..2\]\" at multi_clock_top.v(26) has no driver" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746097921264 "|multi_clock_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u_clk_div\"" {  } { { "../code/multi_clock_top.v" "u_clk_div" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vibration_clearing vibration_clearing:gen_vb\[0\].u_vb " "Elaborating entity \"vibration_clearing\" for hierarchy \"vibration_clearing:gen_vb\[0\].u_vb\"" {  } { { "../code/multi_clock_top.v" "gen_vb\[0\].u_vb" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vibration_clearing.v(36) " "Verilog HDL assignment warning at vibration_clearing.v(36): truncated value with size 32 to match size of target (19)" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/vibration_clearing.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921281 "|multi_clock_top|vibration_clearing:gen_vb[0].u_vb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:u_clock " "Elaborating entity \"clock\" for hierarchy \"clock:u_clock\"" {  } { { "../code/multi_clock_top.v" "u_clock" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_M clock:u_clock\|counter_M:u_second " "Elaborating entity \"counter_M\" for hierarchy \"clock:u_clock\|counter_M:u_second\"" {  } { { "../code/clock.v" "u_second" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/clock.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_M.v(16) " "Verilog HDL assignment warning at counter_M.v(16): truncated value with size 32 to match size of target (8)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921285 "|multi_clock_top|clock:u_clock|counter_M:u_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_M.v(29) " "Verilog HDL assignment warning at counter_M.v(29): truncated value with size 32 to match size of target (8)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921285 "|multi_clock_top|clock:u_clock|counter_M:u_second"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_M clock:u_clock\|counter_M:u_minute " "Elaborating entity \"counter_M\" for hierarchy \"clock:u_clock\|counter_M:u_minute\"" {  } { { "../code/clock.v" "u_minute" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/clock.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_M.v(16) " "Verilog HDL assignment warning at counter_M.v(16): truncated value with size 32 to match size of target (8)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921287 "|multi_clock_top|clock:u_clock|counter_M:u_minute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_M.v(29) " "Verilog HDL assignment warning at counter_M.v(29): truncated value with size 32 to match size of target (8)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921287 "|multi_clock_top|clock:u_clock|counter_M:u_minute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_M clock:u_clock\|counter_M:u_hour " "Elaborating entity \"counter_M\" for hierarchy \"clock:u_clock\|counter_M:u_hour\"" {  } { { "../code/clock.v" "u_hour" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/clock.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_M.v(16) " "Verilog HDL assignment warning at counter_M.v(16): truncated value with size 32 to match size of target (8)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921288 "|multi_clock_top|clock:u_clock|counter_M:u_hour"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_M.v(29) " "Verilog HDL assignment warning at counter_M.v(29): truncated value with size 32 to match size of target (8)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921288 "|multi_clock_top|clock:u_clock|counter_M:u_hour"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_set time_set:u_time_set " "Elaborating entity \"time_set\" for hierarchy \"time_set:u_time_set\"" {  } { { "../code/multi_clock_top.v" "u_time_set" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_set.v(49) " "Verilog HDL assignment warning at time_set.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../code/time_set.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/time_set.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921289 "|multi_clock_top|time_set:u_time_set"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_set.v(50) " "Verilog HDL assignment warning at time_set.v(50): truncated value with size 32 to match size of target (8)" {  } { { "../code/time_set.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/time_set.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921289 "|multi_clock_top|time_set:u_time_set"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_set.v(51) " "Verilog HDL assignment warning at time_set.v(51): truncated value with size 32 to match size of target (8)" {  } { { "../code/time_set.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/time_set.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921289 "|multi_clock_top|time_set:u_time_set"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_set.v(55) " "Verilog HDL assignment warning at time_set.v(55): truncated value with size 32 to match size of target (8)" {  } { { "../code/time_set.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/time_set.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921289 "|multi_clock_top|time_set:u_time_set"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_set.v(56) " "Verilog HDL assignment warning at time_set.v(56): truncated value with size 32 to match size of target (8)" {  } { { "../code/time_set.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/time_set.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921289 "|multi_clock_top|time_set:u_time_set"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 time_set.v(57) " "Verilog HDL assignment warning at time_set.v(57): truncated value with size 32 to match size of target (8)" {  } { { "../code/time_set.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/time_set.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921289 "|multi_clock_top|time_set:u_time_set"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_watch stop_watch:u_stop_watch " "Elaborating entity \"stop_watch\" for hierarchy \"stop_watch:u_stop_watch\"" {  } { { "../code/multi_clock_top.v" "u_stop_watch" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stop_watch.v(42) " "Verilog HDL assignment warning at stop_watch.v(42): truncated value with size 32 to match size of target (8)" {  } { { "../code/stop_watch.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/stop_watch.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921291 "|multi_clock_top|stop_watch:u_stop_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stop_watch.v(46) " "Verilog HDL assignment warning at stop_watch.v(46): truncated value with size 32 to match size of target (8)" {  } { { "../code/stop_watch.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/stop_watch.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921291 "|multi_clock_top|stop_watch:u_stop_watch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stop_watch.v(50) " "Verilog HDL assignment warning at stop_watch.v(50): truncated value with size 32 to match size of target (8)" {  } { { "../code/stop_watch.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/stop_watch.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921291 "|multi_clock_top|stop_watch:u_stop_watch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock alarm_clock:u_alarm_clock " "Elaborating entity \"alarm_clock\" for hierarchy \"alarm_clock:u_alarm_clock\"" {  } { { "../code/multi_clock_top.v" "u_alarm_clock" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm_clock.v(42) " "Verilog HDL assignment warning at alarm_clock.v(42): truncated value with size 32 to match size of target (8)" {  } { { "../code/alarm_clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/alarm_clock.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921293 "|multi_clock_top|alarm_clock:u_alarm_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm_clock.v(43) " "Verilog HDL assignment warning at alarm_clock.v(43): truncated value with size 32 to match size of target (8)" {  } { { "../code/alarm_clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/alarm_clock.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921293 "|multi_clock_top|alarm_clock:u_alarm_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm_clock.v(44) " "Verilog HDL assignment warning at alarm_clock.v(44): truncated value with size 32 to match size of target (8)" {  } { { "../code/alarm_clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/alarm_clock.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921293 "|multi_clock_top|alarm_clock:u_alarm_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm_clock.v(47) " "Verilog HDL assignment warning at alarm_clock.v(47): truncated value with size 32 to match size of target (8)" {  } { { "../code/alarm_clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/alarm_clock.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921293 "|multi_clock_top|alarm_clock:u_alarm_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm_clock.v(48) " "Verilog HDL assignment warning at alarm_clock.v(48): truncated value with size 32 to match size of target (8)" {  } { { "../code/alarm_clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/alarm_clock.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921293 "|multi_clock_top|alarm_clock:u_alarm_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alarm_clock.v(49) " "Verilog HDL assignment warning at alarm_clock.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../code/alarm_clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/alarm_clock.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921293 "|multi_clock_top|alarm_clock:u_alarm_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayer displayer:u_displayer " "Elaborating entity \"displayer\" for hierarchy \"displayer:u_displayer\"" {  } { { "../code/multi_clock_top.v" "u_displayer" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_displayer displayer:u_displayer\|bcd_displayer:gen_display\[0\].u_displayer " "Elaborating entity \"bcd_displayer\" for hierarchy \"displayer:u_displayer\|bcd_displayer:gen_display\[0\].u_displayer\"" {  } { { "../code/displayer.v" "gen_display\[0\].u_displayer" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/displayer.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd displayer:u_displayer\|bcd_displayer:gen_display\[0\].u_displayer\|bin2bcd:u_bin2bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"displayer:u_displayer\|bcd_displayer:gen_display\[0\].u_displayer\|bin2bcd:u_bin2bcd\"" {  } { { "../code/bcd_displayer.v" "u_bin2bcd" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/bcd_displayer.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 bin2bcd.v(16) " "Verilog HDL assignment warning at bin2bcd.v(16): truncated value with size 5 to match size of target (4)" {  } { { "../code/bin2bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/bin2bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746097921296 "|multi_clock_top|displayer:u_displayer|bcd_displayer:gen_display[0].u_displayer|bin2bcd:u_bin2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_display displayer:u_displayer\|bcd_displayer:gen_display\[0\].u_displayer\|number_display:gen_display\[0\].u_number_display " "Elaborating entity \"number_display\" for hierarchy \"displayer:u_displayer\|bcd_displayer:gen_display\[0\].u_displayer\|number_display:gen_display\[0\].u_number_display\"" {  } { { "../code/bcd_displayer.v" "gen_display\[0\].u_number_display" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/bcd_displayer.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097921297 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746097921843 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_second\|counter\[0\] clock:u_clock\|counter_M:u_second\|counter\[0\]~_emulated clock:u_clock\|counter_M:u_second\|counter\[0\]~1 " "Register \"clock:u_clock\|counter_M:u_second\|counter\[0\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_second\|counter\[0\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_second\|counter\[0\]~1\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_second|counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_second\|counter\[6\] clock:u_clock\|counter_M:u_second\|counter\[6\]~_emulated clock:u_clock\|counter_M:u_second\|counter\[6\]~6 " "Register \"clock:u_clock\|counter_M:u_second\|counter\[6\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_second\|counter\[6\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_second\|counter\[6\]~6\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_second|counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_second\|counter\[5\] clock:u_clock\|counter_M:u_second\|counter\[5\]~_emulated clock:u_clock\|counter_M:u_second\|counter\[5\]~11 " "Register \"clock:u_clock\|counter_M:u_second\|counter\[5\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_second\|counter\[5\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_second\|counter\[5\]~11\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_second|counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_second\|counter\[7\] clock:u_clock\|counter_M:u_second\|counter\[7\]~_emulated clock:u_clock\|counter_M:u_second\|counter\[7\]~16 " "Register \"clock:u_clock\|counter_M:u_second\|counter\[7\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_second\|counter\[7\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_second\|counter\[7\]~16\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_second|counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_second\|counter\[4\] clock:u_clock\|counter_M:u_second\|counter\[4\]~_emulated clock:u_clock\|counter_M:u_second\|counter\[4\]~21 " "Register \"clock:u_clock\|counter_M:u_second\|counter\[4\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_second\|counter\[4\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_second\|counter\[4\]~21\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_second|counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_second\|counter\[3\] clock:u_clock\|counter_M:u_second\|counter\[3\]~_emulated clock:u_clock\|counter_M:u_second\|counter\[3\]~26 " "Register \"clock:u_clock\|counter_M:u_second\|counter\[3\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_second\|counter\[3\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_second\|counter\[3\]~26\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_second|counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_second\|counter\[2\] clock:u_clock\|counter_M:u_second\|counter\[2\]~_emulated clock:u_clock\|counter_M:u_second\|counter\[2\]~31 " "Register \"clock:u_clock\|counter_M:u_second\|counter\[2\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_second\|counter\[2\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_second\|counter\[2\]~31\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_second|counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_second\|counter\[1\] clock:u_clock\|counter_M:u_second\|counter\[1\]~_emulated clock:u_clock\|counter_M:u_second\|counter\[1\]~36 " "Register \"clock:u_clock\|counter_M:u_second\|counter\[1\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_second\|counter\[1\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_second\|counter\[1\]~36\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_second|counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_minute\|counter\[0\] clock:u_clock\|counter_M:u_minute\|counter\[0\]~_emulated clock:u_clock\|counter_M:u_minute\|counter\[0\]~1 " "Register \"clock:u_clock\|counter_M:u_minute\|counter\[0\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_minute\|counter\[0\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_minute\|counter\[0\]~1\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_minute|counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_minute\|counter\[6\] clock:u_clock\|counter_M:u_minute\|counter\[6\]~_emulated clock:u_clock\|counter_M:u_minute\|counter\[6\]~6 " "Register \"clock:u_clock\|counter_M:u_minute\|counter\[6\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_minute\|counter\[6\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_minute\|counter\[6\]~6\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_minute|counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_minute\|counter\[5\] clock:u_clock\|counter_M:u_minute\|counter\[5\]~_emulated clock:u_clock\|counter_M:u_minute\|counter\[5\]~11 " "Register \"clock:u_clock\|counter_M:u_minute\|counter\[5\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_minute\|counter\[5\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_minute\|counter\[5\]~11\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_minute|counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_minute\|counter\[7\] clock:u_clock\|counter_M:u_minute\|counter\[7\]~_emulated clock:u_clock\|counter_M:u_minute\|counter\[7\]~16 " "Register \"clock:u_clock\|counter_M:u_minute\|counter\[7\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_minute\|counter\[7\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_minute\|counter\[7\]~16\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_minute|counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_minute\|counter\[4\] clock:u_clock\|counter_M:u_minute\|counter\[4\]~_emulated clock:u_clock\|counter_M:u_minute\|counter\[4\]~21 " "Register \"clock:u_clock\|counter_M:u_minute\|counter\[4\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_minute\|counter\[4\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_minute\|counter\[4\]~21\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_minute|counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_minute\|counter\[3\] clock:u_clock\|counter_M:u_minute\|counter\[3\]~_emulated clock:u_clock\|counter_M:u_minute\|counter\[3\]~26 " "Register \"clock:u_clock\|counter_M:u_minute\|counter\[3\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_minute\|counter\[3\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_minute\|counter\[3\]~26\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_minute|counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_minute\|counter\[2\] clock:u_clock\|counter_M:u_minute\|counter\[2\]~_emulated clock:u_clock\|counter_M:u_minute\|counter\[2\]~31 " "Register \"clock:u_clock\|counter_M:u_minute\|counter\[2\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_minute\|counter\[2\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_minute\|counter\[2\]~31\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_minute|counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_minute\|counter\[1\] clock:u_clock\|counter_M:u_minute\|counter\[1\]~_emulated clock:u_clock\|counter_M:u_minute\|counter\[1\]~36 " "Register \"clock:u_clock\|counter_M:u_minute\|counter\[1\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_minute\|counter\[1\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_minute\|counter\[1\]~36\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_minute|counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_hour\|counter\[0\] clock:u_clock\|counter_M:u_hour\|counter\[0\]~_emulated clock:u_clock\|counter_M:u_hour\|counter\[0\]~1 " "Register \"clock:u_clock\|counter_M:u_hour\|counter\[0\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_hour\|counter\[0\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_hour\|counter\[0\]~1\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_hour|counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_hour\|counter\[6\] clock:u_clock\|counter_M:u_hour\|counter\[6\]~_emulated clock:u_clock\|counter_M:u_hour\|counter\[6\]~6 " "Register \"clock:u_clock\|counter_M:u_hour\|counter\[6\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_hour\|counter\[6\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_hour\|counter\[6\]~6\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_hour|counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_hour\|counter\[5\] clock:u_clock\|counter_M:u_hour\|counter\[5\]~_emulated clock:u_clock\|counter_M:u_hour\|counter\[5\]~11 " "Register \"clock:u_clock\|counter_M:u_hour\|counter\[5\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_hour\|counter\[5\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_hour\|counter\[5\]~11\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_hour|counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_hour\|counter\[7\] clock:u_clock\|counter_M:u_hour\|counter\[7\]~_emulated clock:u_clock\|counter_M:u_hour\|counter\[7\]~16 " "Register \"clock:u_clock\|counter_M:u_hour\|counter\[7\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_hour\|counter\[7\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_hour\|counter\[7\]~16\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_hour|counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_hour\|counter\[4\] clock:u_clock\|counter_M:u_hour\|counter\[4\]~_emulated clock:u_clock\|counter_M:u_hour\|counter\[4\]~21 " "Register \"clock:u_clock\|counter_M:u_hour\|counter\[4\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_hour\|counter\[4\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_hour\|counter\[4\]~21\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_hour|counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_hour\|counter\[3\] clock:u_clock\|counter_M:u_hour\|counter\[3\]~_emulated clock:u_clock\|counter_M:u_hour\|counter\[3\]~26 " "Register \"clock:u_clock\|counter_M:u_hour\|counter\[3\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_hour\|counter\[3\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_hour\|counter\[3\]~26\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_hour|counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_hour\|counter\[2\] clock:u_clock\|counter_M:u_hour\|counter\[2\]~_emulated clock:u_clock\|counter_M:u_hour\|counter\[2\]~31 " "Register \"clock:u_clock\|counter_M:u_hour\|counter\[2\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_hour\|counter\[2\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_hour\|counter\[2\]~31\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_hour|counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:u_clock\|counter_M:u_hour\|counter\[1\] clock:u_clock\|counter_M:u_hour\|counter\[1\]~_emulated clock:u_clock\|counter_M:u_hour\|counter\[1\]~36 " "Register \"clock:u_clock\|counter_M:u_hour\|counter\[1\]\" is converted into an equivalent circuit using register \"clock:u_clock\|counter_M:u_hour\|counter\[1\]~_emulated\" and latch \"clock:u_clock\|counter_M:u_hour\|counter\[1\]~36\"" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/counter_M.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746097921862 "|multi_clock_top|clock:u_clock|counter_M:u_hour|counter[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1746097921862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746097922266 "|multi_clock_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746097922266 "|multi_clock_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746097922266 "|multi_clock_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746097922266 "|multi_clock_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746097922266 "|multi_clock_top|HEX0[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746097922266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746097922333 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746097922785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/project/output_files/multi_clock_top.map.smsg " "Generated suppressed messages file D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/project/output_files/multi_clock_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097922832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746097922941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746097922941 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../code/multi_clock_top.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/multi_mode_clock/code/multi_clock_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746097922996 "|multi_clock_top|SW[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746097922996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "962 " "Implemented 962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746097922997 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746097922997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "879 " "Implemented 879 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746097922997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746097922997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746097923012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  1 19:12:03 2025 " "Processing ended: Thu May  1 19:12:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746097923012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746097923012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746097923012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746097923012 ""}
