

================================================================
== Vivado HLS Report for 'avgpool'
================================================================
* Date:           Mon Dec 10 14:57:25 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  64513|  64513|  64513|  64513|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  64512|  64512|       126|          -|          -|   512|    no    |
        | + Loop 1.1      |    120|    120|        30|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     28|     28|         7|          -|          -|     4|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     157|     81|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     207|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     712|    902|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U167  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U168  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |Total                        |                      |        0|      5|  348|  711|
    +-----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_18_fu_132_p2      |     +    |      0|  35|  15|          10|           1|
    |h_18_fu_160_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_178_fu_170_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_179_fu_199_p2    |     +    |      0|  50|  20|          15|          15|
    |w_18_fu_189_p2       |     +    |      0|  14|   9|           3|           1|
    |exitcond1_fu_154_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond2_fu_126_p2  |   icmp   |      0|   0|   6|          10|          11|
    |exitcond_fu_183_p2   |   icmp   |      0|   0|   2|           3|           4|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 157|  81|          60|          50|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  65|         15|    1|         15|
    |co_reg_58     |   9|          2|   10|         20|
    |h_reg_81      |   9|          2|    3|          6|
    |sum_1_reg_92  |   9|          2|   32|         64|
    |sum_reg_69    |   9|          2|   32|         64|
    |w_reg_104     |   9|          2|    3|          6|
    +--------------+----+-----------+-----+-----------+
    |Total         | 110|         25|   81|        175|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |co_18_reg_212                 |  10|   0|   10|          0|
    |co_reg_58                     |  10|   0|   10|          0|
    |conv_last_output_loa_reg_253  |  32|   0|   32|          0|
    |h_18_reg_230                  |   3|   0|    3|          0|
    |h_reg_81                      |   3|   0|    3|          0|
    |sum_1_reg_92                  |  32|   0|   32|          0|
    |sum_reg_69                    |  32|   0|   32|          0|
    |tmp_292_cast_reg_222          |  10|   0|   13|          3|
    |tmp_295_cast_reg_235          |  13|   0|   15|          2|
    |tmp_reg_217                   |  10|   0|   64|         54|
    |tmp_s_reg_263                 |  32|   0|   32|          0|
    |w_18_reg_243                  |   3|   0|    3|          0|
    |w_reg_104                     |   3|   0|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 207|   0|  266|         59|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      avgpool     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      avgpool     | return value |
|output_r_address0          | out |    9|  ap_memory |     output_r     |     array    |
|output_r_ce0               | out |    1|  ap_memory |     output_r     |     array    |
|output_r_we0               | out |    1|  ap_memory |     output_r     |     array    |
|output_r_d0                | out |   32|  ap_memory |     output_r     |     array    |
|conv_last_output_address0  | out |   13|  ap_memory | conv_last_output |     array    |
|conv_last_output_ce0       | out |    1|  ap_memory | conv_last_output |     array    |
|conv_last_output_q0        |  in |   32|  ap_memory | conv_last_output |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	11  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_15 (3)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:570
:0  br label %1


 <State 2>: 3.02ns
ST_2: co (5)  [1/1] 0.00ns
:0  %co = phi i10 [ 0, %0 ], [ %co_18, %3 ]

ST_2: exitcond2 (6)  [1/1] 3.02ns  loc: accelerator_hls/components.cpp:570
:1  %exitcond2 = icmp eq i10 %co, -512

ST_2: empty (7)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: co_18 (8)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:570
:3  %co_18 = add i10 %co, 1

ST_2: StgValue_20 (9)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:570
:4  br i1 %exitcond2, label %4, label %.preheader3.preheader

ST_2: tmp (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:574
.preheader3.preheader:0  %tmp = zext i10 %co to i64

ST_2: tmp_177 (12)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:570
.preheader3.preheader:1  %tmp_177 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %co, i2 0)

ST_2: tmp_292_cast (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:572
.preheader3.preheader:2  %tmp_292_cast = zext i12 %tmp_177 to i13

ST_2: StgValue_24 (14)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:572
.preheader3.preheader:3  br label %.preheader3

ST_2: StgValue_25 (50)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:579
:0  ret void


 <State 3>: 5.70ns
ST_3: sum (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:574
.preheader3:0  %sum = phi float [ 0.000000e+00, %.preheader3.preheader ], [ %sum_1, %.preheader3.loopexit ]

ST_3: h (17)  [1/1] 0.00ns
.preheader3:1  %h = phi i3 [ 0, %.preheader3.preheader ], [ %h_18, %.preheader3.loopexit ]

ST_3: exitcond1 (18)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:572
.preheader3:2  %exitcond1 = icmp eq i3 %h, -4

ST_3: empty_78 (19)  [1/1] 0.00ns
.preheader3:3  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: h_18 (20)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:572
.preheader3:4  %h_18 = add i3 %h, 1

ST_3: StgValue_31 (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:572
.preheader3:5  br i1 %exitcond1, label %3, label %.preheader.preheader

ST_3: tmp_117_cast (23)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:574
.preheader.preheader:0  %tmp_117_cast = zext i3 %h to i13

ST_3: tmp_178 (24)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:574
.preheader.preheader:1  %tmp_178 = add i13 %tmp_117_cast, %tmp_292_cast

ST_3: tmp_295_cast (25)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:573
.preheader.preheader:2  %tmp_295_cast = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_178, i2 0)

ST_3: StgValue_35 (26)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:573
.preheader.preheader:3  br label %.preheader

ST_3: tmp_s (45)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:577
:0  %tmp_s = fmul float %sum, 6.250000e-02


 <State 4>: 5.61ns
ST_4: sum_1 (28)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_16, %2 ], [ %sum, %.preheader.preheader ]

ST_4: w (29)  [1/1] 0.00ns
.preheader:1  %w = phi i3 [ %w_18, %2 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (30)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:573
.preheader:2  %exitcond = icmp eq i3 %w, -4

ST_4: empty_79 (31)  [1/1] 0.00ns
.preheader:3  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: w_18 (32)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:573
.preheader:4  %w_18 = add i3 %w, 1

ST_4: StgValue_42 (33)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:573
.preheader:5  br i1 %exitcond, label %.preheader3.loopexit, label %2

ST_4: tmp_118_cast (35)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:574
:0  %tmp_118_cast = zext i3 %w to i15

ST_4: tmp_179 (36)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:574
:1  %tmp_179 = add i15 %tmp_295_cast, %tmp_118_cast

ST_4: tmp_296_cast (37)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:574
:2  %tmp_296_cast = zext i15 %tmp_179 to i64

ST_4: conv_last_output_add (38)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:574
:3  %conv_last_output_add = getelementptr [8192 x float]* @conv_last_output, i64 0, i64 %tmp_296_cast

ST_4: conv_last_output_loa (39)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:574
:4  %conv_last_output_loa = load float* %conv_last_output_add, align 4

ST_4: StgValue_48 (43)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 3.25ns
ST_5: conv_last_output_loa (39)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:574
:4  %conv_last_output_loa = load float* %conv_last_output_add, align 4


 <State 6>: 7.26ns
ST_6: sum_16 (40)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:574
:5  %sum_16 = fadd float %sum_1, %conv_last_output_loa


 <State 7>: 7.26ns
ST_7: sum_16 (40)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:574
:5  %sum_16 = fadd float %sum_1, %conv_last_output_loa


 <State 8>: 7.26ns
ST_8: sum_16 (40)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:574
:5  %sum_16 = fadd float %sum_1, %conv_last_output_loa


 <State 9>: 7.26ns
ST_9: sum_16 (40)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:574
:5  %sum_16 = fadd float %sum_1, %conv_last_output_loa


 <State 10>: 7.26ns
ST_10: sum_16 (40)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:574
:5  %sum_16 = fadd float %sum_1, %conv_last_output_loa

ST_10: StgValue_55 (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:573
:6  br label %.preheader


 <State 11>: 5.70ns
ST_11: tmp_s (45)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:577
:0  %tmp_s = fmul float %sum, 6.250000e-02


 <State 12>: 5.70ns
ST_12: tmp_s (45)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:577
:0  %tmp_s = fmul float %sum, 6.250000e-02


 <State 13>: 5.70ns
ST_13: tmp_s (45)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:577
:0  %tmp_s = fmul float %sum, 6.250000e-02


 <State 14>: 3.25ns
ST_14: output_addr (46)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:577
:1  %output_addr = getelementptr [512 x float]* %output_r, i64 0, i64 %tmp

ST_14: StgValue_60 (47)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:577
:2  store float %tmp_s, float* %output_addr, align 4

ST_14: StgValue_61 (48)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:570
:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_last_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15          (br               ) [ 011111111111111]
co                   (phi              ) [ 001000000000000]
exitcond2            (icmp             ) [ 001111111111111]
empty                (speclooptripcount) [ 000000000000000]
co_18                (add              ) [ 011111111111111]
StgValue_20          (br               ) [ 000000000000000]
tmp                  (zext             ) [ 000111111111111]
tmp_177              (bitconcatenate   ) [ 000000000000000]
tmp_292_cast         (zext             ) [ 000111111110000]
StgValue_24          (br               ) [ 001111111111111]
StgValue_25          (ret              ) [ 000000000000000]
sum                  (phi              ) [ 000111111111110]
h                    (phi              ) [ 000100000000000]
exitcond1            (icmp             ) [ 001111111111111]
empty_78             (speclooptripcount) [ 000000000000000]
h_18                 (add              ) [ 001111111111111]
StgValue_31          (br               ) [ 000000000000000]
tmp_117_cast         (zext             ) [ 000000000000000]
tmp_178              (add              ) [ 000000000000000]
tmp_295_cast         (bitconcatenate   ) [ 000011111110000]
StgValue_35          (br               ) [ 001111111111111]
sum_1                (phi              ) [ 001111111111111]
w                    (phi              ) [ 000010000000000]
exitcond             (icmp             ) [ 001111111111111]
empty_79             (speclooptripcount) [ 000000000000000]
w_18                 (add              ) [ 001111111111111]
StgValue_42          (br               ) [ 000000000000000]
tmp_118_cast         (zext             ) [ 000000000000000]
tmp_179              (add              ) [ 000000000000000]
tmp_296_cast         (zext             ) [ 000000000000000]
conv_last_output_add (getelementptr    ) [ 000001000000000]
StgValue_48          (br               ) [ 001111111111111]
conv_last_output_loa (load             ) [ 000000111110000]
sum_16               (fadd             ) [ 001111111111111]
StgValue_55          (br               ) [ 001111111111111]
tmp_s                (fmul             ) [ 000000000000001]
output_addr          (getelementptr    ) [ 000000000000000]
StgValue_60          (store            ) [ 000000000000000]
StgValue_61          (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_last_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_last_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="conv_last_output_add_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="15" slack="0"/>
<pin id="38" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_last_output_add/4 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="13" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="44" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_last_output_loa/4 "/>
</bind>
</comp>

<comp id="46" class="1004" name="output_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="10" slack="5"/>
<pin id="50" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/14 "/>
</bind>
</comp>

<comp id="53" class="1004" name="StgValue_60_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="9" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="1"/>
<pin id="56" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/14 "/>
</bind>
</comp>

<comp id="58" class="1005" name="co_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="1"/>
<pin id="60" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="co_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="10" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="69" class="1005" name="sum_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="sum_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="32" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="81" class="1005" name="h_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="1"/>
<pin id="83" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="h_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="sum_1_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="sum_1_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="32" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/4 "/>
</bind>
</comp>

<comp id="104" class="1005" name="w_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="1"/>
<pin id="106" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="w_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_16/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="exitcond2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="co_18_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_18/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_177_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_177/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_292_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_292_cast/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="exitcond1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="3" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="h_18_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_18/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_117_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_117_cast/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_178_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="1"/>
<pin id="173" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_178/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_295_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="15" slack="0"/>
<pin id="177" dir="0" index="1" bw="13" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_295_cast/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="exitcond_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="w_18_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_18/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_118_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118_cast/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_179_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="15" slack="1"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_179/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_296_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="15" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_296_cast/4 "/>
</bind>
</comp>

<comp id="212" class="1005" name="co_18_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="co_18 "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="5"/>
<pin id="219" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_292_cast_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="1"/>
<pin id="224" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_292_cast "/>
</bind>
</comp>

<comp id="230" class="1005" name="h_18_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_18 "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_295_cast_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="1"/>
<pin id="237" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_295_cast "/>
</bind>
</comp>

<comp id="243" class="1005" name="w_18_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_18 "/>
</bind>
</comp>

<comp id="248" class="1005" name="conv_last_output_add_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="1"/>
<pin id="250" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_add "/>
</bind>
</comp>

<comp id="253" class="1005" name="conv_last_output_loa_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_last_output_loa "/>
</bind>
</comp>

<comp id="258" class="1005" name="sum_16_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_16 "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_s_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="32" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="32" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="73" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="92" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="102"><net_src comp="69" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="92" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="73" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="62" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="62" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="62" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="62" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="85" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="85" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="85" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="108" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="108" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="108" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="215"><net_src comp="132" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="220"><net_src comp="138" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="225"><net_src comp="150" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="233"><net_src comp="160" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="238"><net_src comp="175" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="246"><net_src comp="189" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="251"><net_src comp="34" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="256"><net_src comp="41" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="261"><net_src comp="115" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="266"><net_src comp="120" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="53" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {14 }
	Port: conv_last_output | {}
 - Input state : 
	Port: avgpool : output_r | {}
	Port: avgpool : conv_last_output | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		co_18 : 1
		StgValue_20 : 2
		tmp : 1
		tmp_177 : 1
		tmp_292_cast : 2
	State 3
		exitcond1 : 1
		h_18 : 1
		StgValue_31 : 2
		tmp_117_cast : 1
		tmp_178 : 2
		tmp_295_cast : 3
		tmp_s : 1
	State 4
		exitcond : 1
		w_18 : 1
		StgValue_42 : 2
		tmp_118_cast : 1
		tmp_179 : 2
		tmp_296_cast : 3
		conv_last_output_add : 4
		conv_last_output_loa : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		StgValue_60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_115     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_120     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |     co_18_fu_132    |    0    |    35   |    15   |
|          |     h_18_fu_160     |    0    |    14   |    9    |
|    add   |    tmp_178_fu_170   |    0    |    41   |    17   |
|          |     w_18_fu_189     |    0    |    14   |    9    |
|          |    tmp_179_fu_199   |    0    |    50   |    20   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond2_fu_126  |    0    |    0    |    5    |
|   icmp   |   exitcond1_fu_154  |    0    |    0    |    1    |
|          |   exitcond_fu_183   |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_138     |    0    |    0    |    0    |
|          | tmp_292_cast_fu_150 |    0    |    0    |    0    |
|   zext   | tmp_117_cast_fu_166 |    0    |    0    |    0    |
|          | tmp_118_cast_fu_195 |    0    |    0    |    0    |
|          | tmp_296_cast_fu_204 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    tmp_177_fu_142   |    0    |    0    |    0    |
|          | tmp_295_cast_fu_175 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   502   |   788   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        co_18_reg_212       |   10   |
|          co_reg_58         |   10   |
|conv_last_output_add_reg_248|   13   |
|conv_last_output_loa_reg_253|   32   |
|        h_18_reg_230        |    3   |
|          h_reg_81          |    3   |
|       sum_16_reg_258       |   32   |
|        sum_1_reg_92        |   32   |
|         sum_reg_69         |   32   |
|    tmp_292_cast_reg_222    |   13   |
|    tmp_295_cast_reg_235    |   15   |
|         tmp_reg_217        |   64   |
|        tmp_s_reg_263       |   32   |
|        w_18_reg_243        |    3   |
|          w_reg_104         |    3   |
+----------------------------+--------+
|            Total           |   297  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_41 |  p0  |   2  |  13  |   26   ||    9    |
|    sum_reg_69    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   90   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   502  |   788  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   297  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   799  |   806  |
+-----------+--------+--------+--------+--------+
