<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7')">rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.74</td>
<td class="s7 cl rt"><a href="mod1386.html#Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1386.html#Cond" > 47.06</a></td>
<td class="s9 cl rt"><a href="mod1386.html#Toggle" > 94.10</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1386.html#Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_108678"  onclick="showContent('inst_tag_108678')">config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></td>
<td class="s4 cl rt"> 45.14</td>
<td class="s7 cl rt"><a href="mod1386.html#inst_tag_108678_Line" > 72.73</a></td>
<td class="s4 cl rt"><a href="mod1386.html#inst_tag_108678_Cond" > 47.06</a></td>
<td class="s0 cl rt"><a href="mod1386.html#inst_tag_108678_Toggle" >  2.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1386.html#inst_tag_108678_Branch" > 58.70</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_108679"  onclick="showContent('inst_tag_108679')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></td>
<td class="s6 cl rt"> 68.74</td>
<td class="s7 cl rt"><a href="mod1386.html#inst_tag_108679_Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1386.html#inst_tag_108679_Cond" > 47.06</a></td>
<td class="s9 cl rt"><a href="mod1386.html#inst_tag_108679_Toggle" > 94.10</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1386.html#inst_tag_108679_Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_108678'>
<hr>
<a name="inst_tag_108678"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy43.html#tag_urg_inst_108678" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.14</td>
<td class="s7 cl rt"><a href="mod1386.html#inst_tag_108678_Line" > 72.73</a></td>
<td class="s4 cl rt"><a href="mod1386.html#inst_tag_108678_Cond" > 47.06</a></td>
<td class="s0 cl rt"><a href="mod1386.html#inst_tag_108678_Toggle" >  2.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1386.html#inst_tag_108678_Branch" > 58.70</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.81</td>
<td class="s7 cl rt"> 75.58</td>
<td class="s4 cl rt"> 47.06</td>
<td class="s0 cl rt">  7.36</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.22</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.86</td>
<td class="s5 cl rt"> 56.61</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  1.45</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.38</td>
<td class="wht cl rt"></td>
<td><a href="mod1076.html#inst_tag_77338" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1729.html#inst_tag_171965" id="tag_urg_inst_171965">uc55defb2b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod518.html#inst_tag_32603" id="tag_urg_inst_32603">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod520.html#inst_tag_32648" id="tag_urg_inst_32648">ud101</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_70760" id="tag_urg_inst_70760">ud99</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_4.html#inst_tag_254806" id="tag_urg_inst_254806">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod258.html#inst_tag_17040" id="tag_urg_inst_17040">ursrsrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod258.html#inst_tag_17039" id="tag_urg_inst_17039">ursrsrg28</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_108679'>
<hr>
<a name="inst_tag_108679"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_108679" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.74</td>
<td class="s7 cl rt"><a href="mod1386.html#inst_tag_108679_Line" > 74.03</a></td>
<td class="s4 cl rt"><a href="mod1386.html#inst_tag_108679_Cond" > 47.06</a></td>
<td class="s9 cl rt"><a href="mod1386.html#inst_tag_108679_Toggle" > 94.10</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1386.html#inst_tag_108679_Branch" > 59.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.83</td>
<td class="s7 cl rt"> 76.74</td>
<td class="s4 cl rt"> 47.06</td>
<td class="s8 cl rt"> 89.26</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.24</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.86</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.45</td>
<td class="wht cl rt"></td>
<td><a href="mod1127.html#inst_tag_78008" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1729.html#inst_tag_171967" id="tag_urg_inst_171967">uc55defb2b</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod518.html#inst_tag_32605" id="tag_urg_inst_32605">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod520.html#inst_tag_32656" id="tag_urg_inst_32656">ud101</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod900.html#inst_tag_70761" id="tag_urg_inst_70761">ud99</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_4.html#inst_tag_254862" id="tag_urg_inst_254862">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod258.html#inst_tag_17046" id="tag_urg_inst_17046">ursrsrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod258.html#inst_tag_17045" id="tag_urg_inst_17045">ursrsrg28</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1386.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>57</td><td>74.03</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120377</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120382</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120387</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120393</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>120410</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120445</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120464</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120471</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120476</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120482</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120495</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120501</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120507</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120513</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120519</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120525</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120537</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
120376                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120377     1/1          		if ( ! Sys_Clk_RstN )
120378     1/1          			Reg_Cmd &lt;= #1.0 ( 7'b0 );
120379     1/1          		else if ( CmdCe )
120380     <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
120381                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120382     1/1          		if ( ! Sys_Clk_RstN )
120383     1/1          			First &lt;= #1.0 ( 1'b1 );
120384     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
120385     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
120386                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120387     1/1          		if ( ! Sys_Clk_RstN )
120388     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
120389     1/1          		else if ( StrmCe )
120390     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
120391                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
120392                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120393     1/1          		if ( ! Sys_Clk_RstN )
120394     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
120395     1/1          		else if ( CntEn )
120396     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
120397                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
120398                  		.Clk( Sys_Clk )
120399                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120400                  	,	.Clk_En( Sys_Clk_En )
120401                  	,	.Clk_EnS( Sys_Clk_EnS )
120402                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120403                  	,	.Clk_RstN( Sys_Clk_RstN )
120404                  	,	.Clk_Tm( Sys_Clk_Tm )
120405                  	,	.O( Reg_Vld )
120406                  	,	.Reset( RegSel &amp; Tx_Req_Rdy )
120407                  	,	.Set( CntEn &amp; CntClr )
120408                  	);
120409                  	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
120410     1/1          		case ( u_6dba )
120411     <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
120412     <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
120413     <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
120414     1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
120415                  		endcase
120416                  	end
120417                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
120418                  		.Clk( Sys_Clk )
120419                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120420                  	,	.Clk_En( Sys_Clk_En )
120421                  	,	.Clk_EnS( Sys_Clk_EnS )
120422                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120423                  	,	.Clk_RstN( Sys_Clk_RstN )
120424                  	,	.Clk_Tm( Sys_Clk_Tm )
120425                  	,	.O( PreStrm )
120426                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
120427                  	,	.Set( StrmCe )
120428                  	);
120429                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
120430                  		.Clk( Sys_Clk )
120431                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120432                  	,	.Clk_En( Sys_Clk_En )
120433                  	,	.Clk_EnS( Sys_Clk_EnS )
120434                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120435                  	,	.Clk_RstN( Sys_Clk_RstN )
120436                  	,	.Clk_Tm( Sys_Clk_Tm )
120437                  	,	.O( RegSel )
120438                  	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
120439                  	,	.Set( CmdCe )
120440                  	);
120441                  	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
120442                  	assign Sys_Pwr_WakeUp = 1'b0;
120443                  	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
120444                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120445     1/1          		if ( ! Sys_Clk_RstN )
120446     1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
120447     1/1          		else if ( CmdCe )
120448     <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
120449                  	assign u_2393 = Rx_Req_Data;
120450                  	assign u_828c = u_2393 [63:32];
120451                  	assign upreStrm_AddrLsb = u_828c [18:12];
120452                  	assign StrmAddr = upreStrm_AddrLsb;
120453                  	assign MuxSel_0 = Mask &amp; Addr;
120454                  	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
120455                  	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
120456                  	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
120457                  	assign DRegCe =
120458                  			{ 2 { DRegCeCom }  }
120459                  		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
120460                  	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
120461                  	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
120462                  	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
120463                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120464     1/1          		if ( ! Sys_Clk_RstN )
120465     1/1          			Addr &lt;= #1.0 ( 1'b0 );
120466     1/1          		else if ( StrmCe )
120467     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
120468                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
120469                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
120470                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120471     1/1          		if ( ! Sys_Clk_RstN )
120472     1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
120473     1/1          		else if ( DRegCe [0] | BeClr )
120474     <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
120475                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120476     1/1          		if ( ! Sys_Clk_RstN )
120477     1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
120478     1/1          		else if ( DRegCe [1] | BeClr )
120479     <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
120480                  	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
120481                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120482     1/1          		if ( ! Sys_Clk_RstN )
120483     1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
120484     1/1          		else if ( CmdCe )
120485     <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
120486                  	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
120487                  	assign Reg_Data = { RegData1_0 , RegData1_1 };
120488                  	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
120489                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120490     1/1          		if ( ! Sys_Clk_RstN )
120491     1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
120492     1/1          		else if ( DRegCe [0] )
120493     <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120494                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120495     1/1          		if ( ! Sys_Clk_RstN )
120496     1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
120497     1/1          		else if ( DRegCe [1] )
120498     <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120499                  	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
120500                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120501     1/1          		if ( ! Sys_Clk_RstN )
120502     1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
120503     1/1          		else if ( CmdCe )
120504     <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
120505                  	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
120506                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120507     1/1          		if ( ! Sys_Clk_RstN )
120508     1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
120509     1/1          		else if ( CmdCe )
120510     <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
120511                  	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
120512                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120513     1/1          		if ( ! Sys_Clk_RstN )
120514     1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
120515     1/1          		else if ( CmdCe )
120516     <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
120517                  	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
120518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120519     1/1          		if ( ! Sys_Clk_RstN )
120520     1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
120521     1/1          		else if ( CmdCe )
120522     <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
120523                  	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
120524                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120525     1/1          		if ( ! Sys_Clk_RstN )
120526     1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
120527     1/1          		else if ( CmdCe )
120528     <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
120529                  	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
120530                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120531     1/1          		if ( ! Sys_Clk_RstN )
120532     1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
120533     1/1          		else if ( CmdCe )
120534     <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
120535                  	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
120536                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120537     1/1          		if ( ! Sys_Clk_RstN )
120538     1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
120539     1/1          		else if ( CmdCe )
120540     <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1386.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120371
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120373
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120375
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120443
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120454
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120461
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120480
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120486
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120488
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120499
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120504
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120505
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120511
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120517
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120523
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120529
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120535
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1386.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">25</td>
<td class="rt">62.50 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">576</td>
<td class="rt">542</td>
<td class="rt">94.10 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">271</td>
<td class="rt">94.10 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">271</td>
<td class="rt">94.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">25</td>
<td class="rt">62.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">576</td>
<td class="rt">542</td>
<td class="rt">94.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">271</td>
<td class="rt">94.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">271</td>
<td class="rt">94.10 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1386.html" >rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">92</td>
<td class="rt">55</td>
<td class="rt">59.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120371</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120375</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120443</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120454</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120461</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120480</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120486</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120499</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120505</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120511</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120517</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120523</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120529</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120535</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120377</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120382</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120387</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">120410</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120445</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120464</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120471</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120476</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120482</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120495</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120501</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120507</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120513</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120519</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120525</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120537</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120371     	assign Tx_Req_Vld = RegSel ? Reg_Vld : ~ Narrow & Rx_Req_Vld;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120373     	assign Tx_Req_Last = RegSel ? Reg_Last : Rx_Req_Last;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120375     	assign CmdTx = RegSel ? Reg_Cmd : CmdRx;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120443     	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120454     	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120461     	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120480     	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120486     	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120488     	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120499     	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120505     	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120511     	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120517     	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120523     	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120529     	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120535     	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120377     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120378     			Reg_Cmd <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
120379     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120380     			Reg_Cmd <= #1.0 ( CmdRx );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120382     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120383     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
120384     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
120385     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120387     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120388     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120389     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120390     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120393     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120394     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120395     		else if ( CntEn )
           		     <font color = "red">-2-</font>  
120396     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + StrmInc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120410     		case ( u_6dba )
           		<font color = "red">-1-</font>  
120411     			2'b11 : Rx_Req_Rdy = u_8cbf ;
           <font color = "red">			==></font>
120412     			2'b10 : Rx_Req_Rdy = 1'b1 ;
           <font color = "red">			==></font>
120413     			2'b01 : Rx_Req_Rdy = 1'b0 ;
           <font color = "red">			==></font>
120414     			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120445     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120446     			Reg_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120447     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120448     			Reg_Addr <= #1.0 ( Rx_Req_Addr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120464     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120465     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120466     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120467     			Addr <= #1.0 ( StrmAddr [2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120471     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120472     			RegBe1_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120473     		else if ( DRegCe [0] | BeClr )
           		     <font color = "red">-2-</font>  
120474     			RegBe1_0 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [0] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120476     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120477     			RegBe1_1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120478     		else if ( DRegCe [1] | BeClr )
           		     <font color = "red">-2-</font>  
120479     			RegBe1_1 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [1] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120482     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120483     			Reg_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120484     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120485     			Reg_BurstType <= #1.0 ( Rx_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120490     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120491     			RegData1_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120492     		else if ( DRegCe [0] )
           		     <font color = "red">-2-</font>  
120493     			RegData1_0 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120495     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120496     			RegData1_1 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120497     		else if ( DRegCe [1] )
           		     <font color = "red">-2-</font>  
120498     			RegData1_1 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120501     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120502     			Reg_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
120503     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120504     			Reg_Len1 <= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120507     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120508     			Reg_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120509     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120510     			Reg_Lock <= #1.0 ( Rx_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120513     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120514     			Reg_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
120515     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120516     			Reg_Opc <= #1.0 ( Rx_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120520     			Reg_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120521     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120522     			Reg_SeqId <= #1.0 ( Rx_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120525     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120526     			Reg_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120527     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120528     			Reg_SeqUnOrdered <= #1.0 ( Rx_Req_SeqUnOrdered );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120531     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120532     			Reg_SeqUnique <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120533     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120534     			Reg_SeqUnique <= #1.0 ( Rx_Req_SeqUnique );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120537     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120538     			Reg_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
120539     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120540     			Reg_User <= #1.0 ( Rx_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_108678'>
<a name="inst_tag_108678_Line"></a>
<b>Line Coverage for Instance : <a href="mod1386.html#inst_tag_108678" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>56</td><td>72.73</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120377</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120382</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120387</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120393</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>120410</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120445</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120464</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120471</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120476</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120482</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120495</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120501</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120507</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120513</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120519</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120525</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120537</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
120376                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120377     1/1          		if ( ! Sys_Clk_RstN )
120378     1/1          			Reg_Cmd &lt;= #1.0 ( 7'b0 );
120379     1/1          		else if ( CmdCe )
120380     <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
120381                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120382     1/1          		if ( ! Sys_Clk_RstN )
120383     1/1          			First &lt;= #1.0 ( 1'b1 );
120384     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
120385     <font color = "red">0/1     ==>  			First &lt;= #1.0 ( Rx_Req_Last );</font>
                        MISSING_ELSE
120386                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120387     1/1          		if ( ! Sys_Clk_RstN )
120388     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
120389     1/1          		else if ( StrmCe )
120390     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
120391                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
120392                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120393     1/1          		if ( ! Sys_Clk_RstN )
120394     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
120395     1/1          		else if ( CntEn )
120396     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
120397                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
120398                  		.Clk( Sys_Clk )
120399                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120400                  	,	.Clk_En( Sys_Clk_En )
120401                  	,	.Clk_EnS( Sys_Clk_EnS )
120402                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120403                  	,	.Clk_RstN( Sys_Clk_RstN )
120404                  	,	.Clk_Tm( Sys_Clk_Tm )
120405                  	,	.O( Reg_Vld )
120406                  	,	.Reset( RegSel &amp; Tx_Req_Rdy )
120407                  	,	.Set( CntEn &amp; CntClr )
120408                  	);
120409                  	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
120410     1/1          		case ( u_6dba )
120411     <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
120412     <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
120413     <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
120414     1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
120415                  		endcase
120416                  	end
120417                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
120418                  		.Clk( Sys_Clk )
120419                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120420                  	,	.Clk_En( Sys_Clk_En )
120421                  	,	.Clk_EnS( Sys_Clk_EnS )
120422                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120423                  	,	.Clk_RstN( Sys_Clk_RstN )
120424                  	,	.Clk_Tm( Sys_Clk_Tm )
120425                  	,	.O( PreStrm )
120426                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
120427                  	,	.Set( StrmCe )
120428                  	);
120429                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
120430                  		.Clk( Sys_Clk )
120431                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120432                  	,	.Clk_En( Sys_Clk_En )
120433                  	,	.Clk_EnS( Sys_Clk_EnS )
120434                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120435                  	,	.Clk_RstN( Sys_Clk_RstN )
120436                  	,	.Clk_Tm( Sys_Clk_Tm )
120437                  	,	.O( RegSel )
120438                  	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
120439                  	,	.Set( CmdCe )
120440                  	);
120441                  	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
120442                  	assign Sys_Pwr_WakeUp = 1'b0;
120443                  	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
120444                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120445     1/1          		if ( ! Sys_Clk_RstN )
120446     1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
120447     1/1          		else if ( CmdCe )
120448     <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
120449                  	assign u_2393 = Rx_Req_Data;
120450                  	assign u_828c = u_2393 [63:32];
120451                  	assign upreStrm_AddrLsb = u_828c [18:12];
120452                  	assign StrmAddr = upreStrm_AddrLsb;
120453                  	assign MuxSel_0 = Mask &amp; Addr;
120454                  	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
120455                  	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
120456                  	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
120457                  	assign DRegCe =
120458                  			{ 2 { DRegCeCom }  }
120459                  		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
120460                  	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
120461                  	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
120462                  	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
120463                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120464     1/1          		if ( ! Sys_Clk_RstN )
120465     1/1          			Addr &lt;= #1.0 ( 1'b0 );
120466     1/1          		else if ( StrmCe )
120467     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
120468                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
120469                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
120470                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120471     1/1          		if ( ! Sys_Clk_RstN )
120472     1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
120473     1/1          		else if ( DRegCe [0] | BeClr )
120474     <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
120475                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120476     1/1          		if ( ! Sys_Clk_RstN )
120477     1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
120478     1/1          		else if ( DRegCe [1] | BeClr )
120479     <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
120480                  	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
120481                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120482     1/1          		if ( ! Sys_Clk_RstN )
120483     1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
120484     1/1          		else if ( CmdCe )
120485     <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
120486                  	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
120487                  	assign Reg_Data = { RegData1_0 , RegData1_1 };
120488                  	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
120489                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120490     1/1          		if ( ! Sys_Clk_RstN )
120491     1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
120492     1/1          		else if ( DRegCe [0] )
120493     <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120494                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120495     1/1          		if ( ! Sys_Clk_RstN )
120496     1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
120497     1/1          		else if ( DRegCe [1] )
120498     <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120499                  	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
120500                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120501     1/1          		if ( ! Sys_Clk_RstN )
120502     1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
120503     1/1          		else if ( CmdCe )
120504     <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
120505                  	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
120506                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120507     1/1          		if ( ! Sys_Clk_RstN )
120508     1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
120509     1/1          		else if ( CmdCe )
120510     <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
120511                  	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
120512                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120513     1/1          		if ( ! Sys_Clk_RstN )
120514     1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
120515     1/1          		else if ( CmdCe )
120516     <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
120517                  	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
120518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120519     1/1          		if ( ! Sys_Clk_RstN )
120520     1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
120521     1/1          		else if ( CmdCe )
120522     <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
120523                  	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
120524                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120525     1/1          		if ( ! Sys_Clk_RstN )
120526     1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
120527     1/1          		else if ( CmdCe )
120528     <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
120529                  	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
120530                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120531     1/1          		if ( ! Sys_Clk_RstN )
120532     1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
120533     1/1          		else if ( CmdCe )
120534     <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
120535                  	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
120536                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120537     1/1          		if ( ! Sys_Clk_RstN )
120538     1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
120539     1/1          		else if ( CmdCe )
120540     <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_108678_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1386.html#inst_tag_108678" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120371
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120373
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120375
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120443
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120454
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120461
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120480
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120486
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120488
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120499
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120504
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120505
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120511
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120517
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120523
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120529
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120535
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_108678_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1386.html#inst_tag_108678" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">15.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">576</td>
<td class="rt">12</td>
<td class="rt">2.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">6</td>
<td class="rt">2.08  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">6</td>
<td class="rt">2.08  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">6</td>
<td class="rt">15.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">576</td>
<td class="rt">12</td>
<td class="rt">2.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">6</td>
<td class="rt">2.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">6</td>
<td class="rt">2.08  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_108678_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1386.html#inst_tag_108678" >config_ss_tb.DUT.flexnoc.flexnoc.jtag_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">92</td>
<td class="rt">54</td>
<td class="rt">58.70 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120371</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120375</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120443</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120454</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120461</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120480</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120486</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120499</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120505</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120511</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120517</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120523</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120529</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120535</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120377</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120382</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120387</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">120410</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120445</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120464</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120471</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120476</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120482</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120495</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120501</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120507</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120513</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120519</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120525</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120537</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120371     	assign Tx_Req_Vld = RegSel ? Reg_Vld : ~ Narrow & Rx_Req_Vld;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120373     	assign Tx_Req_Last = RegSel ? Reg_Last : Rx_Req_Last;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120375     	assign CmdTx = RegSel ? Reg_Cmd : CmdRx;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120443     	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120454     	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120461     	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120480     	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120486     	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120488     	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120499     	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120505     	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120511     	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120517     	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120523     	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120529     	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120535     	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120377     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120378     			Reg_Cmd <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
120379     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120380     			Reg_Cmd <= #1.0 ( CmdRx );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120382     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120383     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
120384     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "red">-2-</font>  
120385     			First <= #1.0 ( Rx_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120387     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120388     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120389     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120390     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120393     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120394     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120395     		else if ( CntEn )
           		     <font color = "red">-2-</font>  
120396     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + StrmInc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120410     		case ( u_6dba )
           		<font color = "red">-1-</font>  
120411     			2'b11 : Rx_Req_Rdy = u_8cbf ;
           <font color = "red">			==></font>
120412     			2'b10 : Rx_Req_Rdy = 1'b1 ;
           <font color = "red">			==></font>
120413     			2'b01 : Rx_Req_Rdy = 1'b0 ;
           <font color = "red">			==></font>
120414     			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120445     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120446     			Reg_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120447     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120448     			Reg_Addr <= #1.0 ( Rx_Req_Addr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120464     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120465     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120466     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120467     			Addr <= #1.0 ( StrmAddr [2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120471     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120472     			RegBe1_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120473     		else if ( DRegCe [0] | BeClr )
           		     <font color = "red">-2-</font>  
120474     			RegBe1_0 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [0] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120476     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120477     			RegBe1_1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120478     		else if ( DRegCe [1] | BeClr )
           		     <font color = "red">-2-</font>  
120479     			RegBe1_1 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [1] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120482     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120483     			Reg_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120484     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120485     			Reg_BurstType <= #1.0 ( Rx_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120490     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120491     			RegData1_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120492     		else if ( DRegCe [0] )
           		     <font color = "red">-2-</font>  
120493     			RegData1_0 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120495     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120496     			RegData1_1 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120497     		else if ( DRegCe [1] )
           		     <font color = "red">-2-</font>  
120498     			RegData1_1 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120501     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120502     			Reg_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
120503     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120504     			Reg_Len1 <= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120507     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120508     			Reg_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120509     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120510     			Reg_Lock <= #1.0 ( Rx_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120513     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120514     			Reg_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
120515     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120516     			Reg_Opc <= #1.0 ( Rx_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120520     			Reg_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120521     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120522     			Reg_SeqId <= #1.0 ( Rx_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120525     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120526     			Reg_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120527     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120528     			Reg_SeqUnOrdered <= #1.0 ( Rx_Req_SeqUnOrdered );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120531     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120532     			Reg_SeqUnique <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120533     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120534     			Reg_SeqUnique <= #1.0 ( Rx_Req_SeqUnique );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120537     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120538     			Reg_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
120539     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120540     			Reg_User <= #1.0 ( Rx_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_108679'>
<a name="inst_tag_108679_Line"></a>
<b>Line Coverage for Instance : <a href="mod1386.html#inst_tag_108679" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>77</td><td>57</td><td>74.03</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120377</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>120382</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120387</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120393</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>120410</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120445</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120464</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120471</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120476</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120482</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120495</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120501</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120507</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120513</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120519</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120525</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>120537</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
120376                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120377     1/1          		if ( ! Sys_Clk_RstN )
120378     1/1          			Reg_Cmd &lt;= #1.0 ( 7'b0 );
120379     1/1          		else if ( CmdCe )
120380     <font color = "red">0/1     ==>  			Reg_Cmd &lt;= #1.0 ( CmdRx );</font>
                        MISSING_ELSE
120381                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120382     1/1          		if ( ! Sys_Clk_RstN )
120383     1/1          			First &lt;= #1.0 ( 1'b1 );
120384     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
120385     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
120386                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120387     1/1          		if ( ! Sys_Clk_RstN )
120388     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
120389     1/1          		else if ( StrmCe )
120390     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
120391                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t1 ud( .I( 1'b1 - Ratio ) , .O( StrmInc ) );
120392                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120393     1/1          		if ( ! Sys_Clk_RstN )
120394     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
120395     1/1          		else if ( CntEn )
120396     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + StrmInc );</font>
                        MISSING_ELSE
120397                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg28(
120398                  		.Clk( Sys_Clk )
120399                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120400                  	,	.Clk_En( Sys_Clk_En )
120401                  	,	.Clk_EnS( Sys_Clk_EnS )
120402                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120403                  	,	.Clk_RstN( Sys_Clk_RstN )
120404                  	,	.Clk_Tm( Sys_Clk_Tm )
120405                  	,	.O( Reg_Vld )
120406                  	,	.Reset( RegSel &amp; Tx_Req_Rdy )
120407                  	,	.Set( CntEn &amp; CntClr )
120408                  	);
120409                  	always @( Tx_Req_Rdy  or u_6dba  or u_8cbf ) begin
120410     1/1          		case ( u_6dba )
120411     <font color = "red">0/1     ==>  			2'b11 : Rx_Req_Rdy = u_8cbf ;</font>
120412     <font color = "red">0/1     ==>  			2'b10 : Rx_Req_Rdy = 1'b1 ;</font>
120413     <font color = "red">0/1     ==>  			2'b01 : Rx_Req_Rdy = 1'b0 ;</font>
120414     1/1          			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
                        MISSING_DEFAULT
120415                  		endcase
120416                  	end
120417                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
120418                  		.Clk( Sys_Clk )
120419                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120420                  	,	.Clk_En( Sys_Clk_En )
120421                  	,	.Clk_EnS( Sys_Clk_EnS )
120422                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120423                  	,	.Clk_RstN( Sys_Clk_RstN )
120424                  	,	.Clk_Tm( Sys_Clk_Tm )
120425                  	,	.O( PreStrm )
120426                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
120427                  	,	.Set( StrmCe )
120428                  	);
120429                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
120430                  		.Clk( Sys_Clk )
120431                  	,	.Clk_ClkS( Sys_Clk_ClkS )
120432                  	,	.Clk_En( Sys_Clk_En )
120433                  	,	.Clk_EnS( Sys_Clk_EnS )
120434                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
120435                  	,	.Clk_RstN( Sys_Clk_RstN )
120436                  	,	.Clk_Tm( Sys_Clk_Tm )
120437                  	,	.O( RegSel )
120438                  	,	.Reset( Tx_Req_Vld &amp; Tx_Req_Rdy &amp; Tx_Req_Last )
120439                  	,	.Set( CmdCe )
120440                  	);
120441                  	assign Sys_Pwr_Idle = ~ ( PreStrm | RegSel );
120442                  	assign Sys_Pwr_WakeUp = 1'b0;
120443                  	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
120444                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120445     1/1          		if ( ! Sys_Clk_RstN )
120446     1/1          			Reg_Addr &lt;= #1.0 ( 32'b0 );
120447     1/1          		else if ( CmdCe )
120448     <font color = "red">0/1     ==>  			Reg_Addr &lt;= #1.0 ( Rx_Req_Addr );</font>
                        MISSING_ELSE
120449                  	assign u_2393 = Rx_Req_Data;
120450                  	assign u_828c = u_2393 [63:32];
120451                  	assign upreStrm_AddrLsb = u_828c [18:12];
120452                  	assign StrmAddr = upreStrm_AddrLsb;
120453                  	assign MuxSel_0 = Mask &amp; Addr;
120454                  	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
120455                  	assign BeClr = RegSel &amp; Tx_Req_Vld &amp; Tx_Req_Rdy;
120456                  	assign DRegCeCom = CntEn &amp; ( ~ First | Rx_Req_Opc == 3'b100 );
120457                  	assign DRegCe =
120458                  			{ 2 { DRegCeCom }  }
120459                  		&amp;	( Ratio ? { { 1 { u_c5 [1] } } , { 1 { u_c5 [0] } } } : { 2 { u_2156 }  } );
120460                  	assign Reg_Be = { RegBe1_0 , RegBe1_1 };
120461                  	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
120462                  	rsnoc_z_T_C_S_C_L_R_C_55defb2b_1 uc55defb2b( .I( StrmInc ) , .O( Mask ) );
120463                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120464     1/1          		if ( ! Sys_Clk_RstN )
120465     1/1          			Addr &lt;= #1.0 ( 1'b0 );
120466     1/1          		else if ( StrmCe )
120467     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [2] );</font>
                        MISSING_ELSE
120468                  	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud99( .O( u_2156 ) );
120469                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud101( .I( Cnt ) , .O( u_c5 ) );
120470                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120471     1/1          		if ( ! Sys_Clk_RstN )
120472     1/1          			RegBe1_0 &lt;= #1.0 ( 4'b0 );
120473     1/1          		else if ( DRegCe [0] | BeClr )
120474     <font color = "red">0/1     ==>  			RegBe1_0 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [0] ) }  } );</font>
                        MISSING_ELSE
120475                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120476     1/1          		if ( ! Sys_Clk_RstN )
120477     1/1          			RegBe1_1 &lt;= #1.0 ( 4'b0 );
120478     1/1          		else if ( DRegCe [1] | BeClr )
120479     <font color = "red">0/1     ==>  			RegBe1_1 &lt;= #1.0 ( MuxBe_0 &amp; ~ { 4 { ( BeClr &amp; ~ DRegCe [1] ) }  } );</font>
                        MISSING_ELSE
120480                  	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
120481                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120482     1/1          		if ( ! Sys_Clk_RstN )
120483     1/1          			Reg_BurstType &lt;= #1.0 ( 1'b0 );
120484     1/1          		else if ( CmdCe )
120485     <font color = "red">0/1     ==>  			Reg_BurstType &lt;= #1.0 ( Rx_Req_BurstType );</font>
                        MISSING_ELSE
120486                  	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
120487                  	assign Reg_Data = { RegData1_0 , RegData1_1 };
120488                  	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
120489                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120490     1/1          		if ( ! Sys_Clk_RstN )
120491     1/1          			RegData1_0 &lt;= #1.0 ( 32'b0 );
120492     1/1          		else if ( DRegCe [0] )
120493     <font color = "red">0/1     ==>  			RegData1_0 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120494                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120495     1/1          		if ( ! Sys_Clk_RstN )
120496     1/1          			RegData1_1 &lt;= #1.0 ( 32'b0 );
120497     1/1          		else if ( DRegCe [1] )
120498     <font color = "red">0/1     ==>  			RegData1_1 &lt;= #1.0 ( MuxData_0 );</font>
                        MISSING_ELSE
120499                  	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
120500                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120501     1/1          		if ( ! Sys_Clk_RstN )
120502     1/1          			Reg_Len1 &lt;= #1.0 ( 6'b0 );
120503     1/1          		else if ( CmdCe )
120504     <font color = "red">0/1     ==>  			Reg_Len1 &lt;= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );</font>
                        MISSING_ELSE
120505                  	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
120506                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120507     1/1          		if ( ! Sys_Clk_RstN )
120508     1/1          			Reg_Lock &lt;= #1.0 ( 1'b0 );
120509     1/1          		else if ( CmdCe )
120510     <font color = "red">0/1     ==>  			Reg_Lock &lt;= #1.0 ( Rx_Req_Lock );</font>
                        MISSING_ELSE
120511                  	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
120512                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120513     1/1          		if ( ! Sys_Clk_RstN )
120514     1/1          			Reg_Opc &lt;= #1.0 ( 3'b0 );
120515     1/1          		else if ( CmdCe )
120516     <font color = "red">0/1     ==>  			Reg_Opc &lt;= #1.0 ( Rx_Req_Opc );</font>
                        MISSING_ELSE
120517                  	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
120518                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120519     1/1          		if ( ! Sys_Clk_RstN )
120520     1/1          			Reg_SeqId &lt;= #1.0 ( 4'b0 );
120521     1/1          		else if ( CmdCe )
120522     <font color = "red">0/1     ==>  			Reg_SeqId &lt;= #1.0 ( Rx_Req_SeqId );</font>
                        MISSING_ELSE
120523                  	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
120524                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120525     1/1          		if ( ! Sys_Clk_RstN )
120526     1/1          			Reg_SeqUnOrdered &lt;= #1.0 ( 1'b0 );
120527     1/1          		else if ( CmdCe )
120528     <font color = "red">0/1     ==>  			Reg_SeqUnOrdered &lt;= #1.0 ( Rx_Req_SeqUnOrdered );</font>
                        MISSING_ELSE
120529                  	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
120530                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120531     1/1          		if ( ! Sys_Clk_RstN )
120532     1/1          			Reg_SeqUnique &lt;= #1.0 ( 1'b0 );
120533     1/1          		else if ( CmdCe )
120534     <font color = "red">0/1     ==>  			Reg_SeqUnique &lt;= #1.0 ( Rx_Req_SeqUnique );</font>
                        MISSING_ELSE
120535                  	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
120536                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
120537     1/1          		if ( ! Sys_Clk_RstN )
120538     1/1          			Reg_User &lt;= #1.0 ( 8'b0 );
120539     1/1          		else if ( CmdCe )
120540     <font color = "red">0/1     ==>  			Reg_User &lt;= #1.0 ( Rx_Req_User );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_108679_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1386.html#inst_tag_108679" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>34</td><td>16</td><td>47.06</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120371
 EXPRESSION (RegSel ? Reg_Vld : (((~Narrow) &amp; Rx_Req_Vld)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120373
 EXPRESSION (RegSel ? Reg_Last : Rx_Req_Last)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120375
 EXPRESSION (RegSel ? Reg_Cmd : CmdRx)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120443
 EXPRESSION (RegSel ? Reg_Addr : Rx_Req_Addr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120454
 EXPRESSION (MuxSel_0 ? Rx_Req_Be[3:0] : Rx_Req_Be[7:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120461
 EXPRESSION (RegSel ? Reg_Be : Rx_Req_Be)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120480
 EXPRESSION (RegSel ? Reg_BurstType : Rx_Req_BurstType)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120486
 EXPRESSION (MuxSel_0 ? Rx_Req_Data[31:0] : Rx_Req_Data[63:32])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120488
 EXPRESSION (RegSel ? Reg_Data : Rx_Req_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120499
 EXPRESSION (RegSel ? Reg_Len1 : Rx_Req_Len1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120504
 EXPRESSION (Ratio ? ({1'b0, Rx_Req_Len1[5:1]}) : Rx_Req_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120505
 EXPRESSION (RegSel ? Reg_Lock : Rx_Req_Lock)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120511
 EXPRESSION (RegSel ? Reg_Opc : Rx_Req_Opc)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120517
 EXPRESSION (RegSel ? Reg_SeqId : Rx_Req_SeqId)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120523
 EXPRESSION (RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120529
 EXPRESSION (RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       120535
 EXPRESSION (RegSel ? Reg_User : Rx_Req_User)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_108679_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1386.html#inst_tag_108679" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">40</td>
<td class="rt">25</td>
<td class="rt">62.50 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">576</td>
<td class="rt">542</td>
<td class="rt">94.10 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">271</td>
<td class="rt">94.10 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">271</td>
<td class="rt">94.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">25</td>
<td class="rt">62.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">576</td>
<td class="rt">542</td>
<td class="rt">94.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">288</td>
<td class="rt">271</td>
<td class="rt">94.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">288</td>
<td class="rt">271</td>
<td class="rt">94.10 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_108679_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1386.html#inst_tag_108679" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ispreq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">92</td>
<td class="rt">55</td>
<td class="rt">59.78 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120371</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120375</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120443</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120454</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120461</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120480</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120486</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120488</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120499</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120505</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120511</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120517</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120523</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120529</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">120535</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120377</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">120382</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120387</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120393</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">120410</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120445</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120464</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120471</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120476</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120482</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120495</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">120501</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120507</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120513</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120519</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120525</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">120537</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120371     	assign Tx_Req_Vld = RegSel ? Reg_Vld : ~ Narrow & Rx_Req_Vld;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120373     	assign Tx_Req_Last = RegSel ? Reg_Last : Rx_Req_Last;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120375     	assign CmdTx = RegSel ? Reg_Cmd : CmdRx;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120443     	assign Tx_Req_Addr = RegSel ? Reg_Addr : Rx_Req_Addr;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120454     	assign MuxBe_0 = MuxSel_0 ? Rx_Req_Be [3:0] : Rx_Req_Be [7:4];
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120461     	assign Tx_Req_Be = RegSel ? Reg_Be : Rx_Req_Be;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120480     	assign Tx_Req_BurstType = RegSel ? Reg_BurstType : Rx_Req_BurstType;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120486     	assign MuxData_0 = MuxSel_0 ? Rx_Req_Data [31:0] : Rx_Req_Data [63:32];
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120488     	assign Tx_Req_Data = RegSel ? Reg_Data : Rx_Req_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120499     	assign Tx_Req_Len1 = RegSel ? Reg_Len1 : Rx_Req_Len1;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120505     	assign Tx_Req_Lock = RegSel ? Reg_Lock : Rx_Req_Lock;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120511     	assign Tx_Req_Opc = RegSel ? Reg_Opc : Rx_Req_Opc;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120517     	assign Tx_Req_SeqId = RegSel ? Reg_SeqId : Rx_Req_SeqId;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120523     	assign Tx_Req_SeqUnOrdered = RegSel ? Reg_SeqUnOrdered : Rx_Req_SeqUnOrdered;
           	                                    <font color = "red">-1-</font>  
           	                                    <font color = "red">==></font>  
           	                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120529     	assign Tx_Req_SeqUnique = RegSel ? Reg_SeqUnique : Rx_Req_SeqUnique;
           	                                 <font color = "red">-1-</font>  
           	                                 <font color = "red">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120535     	assign Tx_Req_User = RegSel ? Reg_User : Rx_Req_User;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120377     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120378     			Reg_Cmd <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
120379     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120380     			Reg_Cmd <= #1.0 ( CmdRx );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120382     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120383     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
120384     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
120385     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120387     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120388     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120389     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120390     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120393     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120394     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120395     		else if ( CntEn )
           		     <font color = "red">-2-</font>  
120396     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + StrmInc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120410     		case ( u_6dba )
           		<font color = "red">-1-</font>  
120411     			2'b11 : Rx_Req_Rdy = u_8cbf ;
           <font color = "red">			==></font>
120412     			2'b10 : Rx_Req_Rdy = 1'b1 ;
           <font color = "red">			==></font>
120413     			2'b01 : Rx_Req_Rdy = 1'b0 ;
           <font color = "red">			==></font>
120414     			2'b0  : Rx_Req_Rdy = Tx_Req_Rdy ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>MISSING_DEFAULT</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120445     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120446     			Reg_Addr <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120447     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120448     			Reg_Addr <= #1.0 ( Rx_Req_Addr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120464     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120465     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120466     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
120467     			Addr <= #1.0 ( StrmAddr [2] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120471     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120472     			RegBe1_0 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120473     		else if ( DRegCe [0] | BeClr )
           		     <font color = "red">-2-</font>  
120474     			RegBe1_0 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [0] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120476     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120477     			RegBe1_1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120478     		else if ( DRegCe [1] | BeClr )
           		     <font color = "red">-2-</font>  
120479     			RegBe1_1 <= #1.0 ( MuxBe_0 & ~ { 4 { ( BeClr & ~ DRegCe [1] ) }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120482     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120483     			Reg_BurstType <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120484     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120485     			Reg_BurstType <= #1.0 ( Rx_Req_BurstType );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120490     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120491     			RegData1_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120492     		else if ( DRegCe [0] )
           		     <font color = "red">-2-</font>  
120493     			RegData1_0 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120495     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120496     			RegData1_1 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
120497     		else if ( DRegCe [1] )
           		     <font color = "red">-2-</font>  
120498     			RegData1_1 <= #1.0 ( MuxData_0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120501     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120502     			Reg_Len1 <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
120503     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120504     			Reg_Len1 <= #1.0 ( Ratio ? { 1'b0 , Rx_Req_Len1 [5:1] } : Rx_Req_Len1 );
           			                         <font color = "red">-3-</font>  
           			                         <font color = "red">==></font>  
           			                         <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120507     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120508     			Reg_Lock <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120509     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120510     			Reg_Lock <= #1.0 ( Rx_Req_Lock );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120513     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120514     			Reg_Opc <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
120515     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120516     			Reg_Opc <= #1.0 ( Rx_Req_Opc );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120519     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120520     			Reg_SeqId <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
120521     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120522     			Reg_SeqId <= #1.0 ( Rx_Req_SeqId );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120525     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120526     			Reg_SeqUnOrdered <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120527     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120528     			Reg_SeqUnOrdered <= #1.0 ( Rx_Req_SeqUnOrdered );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120531     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120532     			Reg_SeqUnique <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
120533     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120534     			Reg_SeqUnique <= #1.0 ( Rx_Req_SeqUnique );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
120537     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
120538     			Reg_User <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
120539     		else if ( CmdCe )
           		     <font color = "red">-2-</font>  
120540     			Reg_User <= #1.0 ( Rx_Req_User );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_108678">
    <li>
      <a href="#inst_tag_108678_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_108678_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_108678_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_108678_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_108679">
    <li>
      <a href="#inst_tag_108679_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_108679_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_108679_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_108679_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Sp_Requ_64f8f42f_W7">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
