/*
 * SPDX-License-Identifier: MIT
 *
 * Copyright (C) 2013-2024 OpenMV, LLC.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *
 * Board configuration and pin definitions.
 */
#ifndef __OMV_BOARDCONFIG_H__
#define __OMV_BOARDCONFIG_H__

// Architecture info
#define OMV_BOARD_ARCH                      "PORTENTA H7 8192 SDRAM"    // 33 chars max
#define OMV_BOARD_TYPE                      "H7"
#define OMV_BOARD_UID_ADDR                  0x1FF1E800  // Unique ID address.
#define OMV_BOARD_UID_SIZE                  3           // Unique ID size in words.
#define OMV_BOARD_UID_OFFSET                4           // Bytes offset for multi-word UIDs.

// JPEG configuration.
#define OMV_JPEG_CODEC_ENABLE               (1)
#define OMV_JPEG_QUALITY_LOW                (50)
#define OMV_JPEG_QUALITY_HIGH               (90)
#define OMV_JPEG_QUALITY_THRESHOLD          (320 * 240 * 2)

// GPU Configuration
#define OMV_GPU_ENABLE                      (1)

// CSI drivers configuration.
#define OMV_OV5640_ENABLE                   (0)
#define OMV_OV5640_AF_ENABLE                (1)
#define OMV_OV5640_CLK_FREQ                 (12500000)
#define OMV_OV5640_PLL_CTRL2                (0x7E)
#define OMV_OV5640_PLL_CTRL3                (0x13)
#define OMV_OV5640_REV_Y_CHECK              (0)
#define OMV_OV5640_REV_Y_FREQ               (12500000)
#define OMV_OV5640_REV_Y_CTRL2              (0x7E)
#define OMV_OV5640_REV_Y_CTRL3              (0x13)

#define OMV_HM01B0_ENABLE                   (1)
#define OMV_HM0360_ENABLE                   (1)
// This sensor uses an internal oscillator on the Arduino Portenta H7.
#define OMV_HM0360_CLK_FREQ                 (0)
#define OMV_HM0360_PLL1_CONFIG              (0x08)

// FIR drivers configuration.
#define OMV_FIR_MLX90621_ENABLE             (1)
#define OMV_FIR_MLX90640_ENABLE             (1)
#define OMV_FIR_MLX90641_ENABLE             (1)
#define OMV_FIR_AMG8833_ENABLE              (1)
#define OMV_FIR_LEPTON_ENABLE               (1)

// UMM heap block size
#define OMV_UMM_BLOCK_SIZE                  256

// USB IRQn.
#define OMV_USB_IRQN                        (OTG_HS_IRQn)
#define OMV_USB_ULPI                        (1)
#define OMV_USB_ULPI_STP_PIN                (&omv_pin_C0_OTG_HS)
#define OMV_USB_ULPI_DIR_PIN                (&omv_pin_I11_OTG_HS)

// Defined for cpu frequency scaling to override the revid.
#define OMV_MAX_CPU_FREQ                    (400)

// PLL1 400MHz/40MHz for SDMMC and FDCAN
// USB and RNG are clocked from the HSI48
#define OMV_OSC_PLL1M                       (5)
#define OMV_OSC_PLL1N                       (160)
#define OMV_OSC_PLL1P                       (2)
#define OMV_OSC_PLL1Q                       (16)
#define OMV_OSC_PLL1R                       (2)
#define OMV_OSC_PLL1VCI                     (RCC_PLL1VCIRANGE_2)
#define OMV_OSC_PLL1VCO                     (RCC_PLL1VCOWIDE)
#define OMV_OSC_PLL1FRAC                    (0)

// PLL2 200MHz for FMC and QSPI.
#define OMV_OSC_PLL2M                       (5)
#define OMV_OSC_PLL2N                       (80)
#define OMV_OSC_PLL2P                       (2)
#define OMV_OSC_PLL2Q                       (2)
#define OMV_OSC_PLL2R                       (2)
#define OMV_OSC_PLL2VCI                     (RCC_PLL2VCIRANGE_2)
#define OMV_OSC_PLL2VCO                     (RCC_PLL2VCOWIDE)
#define OMV_OSC_PLL2FRAC                    (0)

// PLL3 160MHz for ADC and SPI123
#define OMV_OSC_PLL3M                       (5)
#define OMV_OSC_PLL3N                       (160)
#define OMV_OSC_PLL3P                       (2)
#define OMV_OSC_PLL3Q                       (5)
#define OMV_OSC_PLL3R                       (2)
#define OMV_OSC_PLL3VCI                     (RCC_PLL3VCIRANGE_2)
#define OMV_OSC_PLL3VCO                     (RCC_PLL3VCOWIDE)
#define OMV_OSC_PLL3FRAC                    (0)

// Clock Sources
#define OMV_OSC_PLL_CLKSOURCE               RCC_PLLSOURCE_HSE
#define OMV_OSC_USB_CLKSOURCE               RCC_USBCLKSOURCE_HSI48
#define OMV_OSC_RNG_CLKSOURCE               RCC_RNGCLKSOURCE_HSI48
#define OMV_OSC_ADC_CLKSOURCE               RCC_ADCCLKSOURCE_PLL3
#define OMV_OSC_SPI123_CLKSOURCE            RCC_SPI123CLKSOURCE_PLL3

// HSE/HSI/CSI State
#define OMV_OSC_HSE_STATE                   (RCC_HSE_BYPASS)
#define OMV_OSC_HSI48_STATE                 (RCC_HSI48_ON)

// Flash Latency
#define OMV_FLASH_LATENCY                   (FLASH_LATENCY_2)

// Power supply configuration
#define OMV_PWR_SUPPLY                      (PWR_SMPS_1V8_SUPPLIES_LDO)

// Linker script constants (see the linker script template stm32.ld.S).
// Note: fb_alloc is a stack-based, dynamically allocated memory on FB.
// The maximum available fb_alloc memory = FB_ALLOC_SIZE + FB_SIZE - (w*h*bpp).
#define OMV_MAIN_MEMORY                     DTCM    // Data/BSS memory
#define OMV_STACK_MEMORY                    DTCM    // stack memory
#define OMV_STACK_SIZE                      (32K)
#define OMV_FB_MEMORY                       DRAM    // Framebuffer, fb_alloc
#define OMV_FB_SIZE                         (3M)    // FB memory: header + VGA/GS image
#define OMV_FB_ALLOC_SIZE                   (1M)    // minimum fb alloc size
#define OMV_FB_OVERLAY_MEMORY               SRAM0   // Fast fb_alloc memory.
#define OMV_FB_OVERLAY_SIZE                 (480K)  // Fast fb_alloc memory size.
#define OMV_JPEG_MEMORY                     DRAM    // JPEG buffer memory buffer.
#define OMV_JPEG_SIZE                       (1M)    // IDE JPEG buffer (header + data).
#define OMV_DMA_MEMORY                      SRAM3   // Misc DMA buffers memory.
#define OMV_DMA_MEMORY_D1                   SRAM0   // Domain 1 DMA buffers.
#define OMV_DMA_MEMORY_D2                   SRAM3   // Domain 2 DMA buffers.
#define OMV_DMA_MEMORY_D3                   SRAM4   // Domain 3 DMA buffers.
#define OMV_OPENAMP_MEMORY                  SRAM1
#define OMV_OPENAMP_SIZE                    (64K)
#define OMV_CORE1_MEMORY                    DRAM
#define OMV_CORE1_SIZE                      (512K)
#define OMV_GC_BLOCK0_MEMORY                SRAM1   // Main GC block.
#define OMV_GC_BLOCK0_SIZE                  (176K)
#define OMV_GC_BLOCK1_MEMORY                DRAM    // Extra GC block 1.
#define OMV_GC_BLOCK1_SIZE                  (2560K)
#define OMV_MSC_BUF_SIZE                    (2K)    // USB MSC bot data
#define OMV_SDRAM_SIZE                      (8 * 1024 * 1024)    // This needs to be here for UVC firmware.
#define OMV_LINE_BUF_SIZE                   (11 * 1024)    // Image line buffer round(2592 * 2BPP * 2 buffers).
#define OMV_VOSPI_DMA_BUFFER                ".dma_buffer"

// Memory map.
#define OMV_FLASH_ORIGIN                    0x08000000
#define OMV_FLASH_LENGTH                    2048K
#define OMV_DTCM_ORIGIN                     0x20000000    // Note accessible by CPU and MDMA only.
#define OMV_DTCM_LENGTH                     128K
#define OMV_SRAM0_ORIGIN                    0x24000000
#define OMV_SRAM0_LENGTH                    512K
#define OMV_SRAM1_ORIGIN                    0x30000000
#define OMV_SRAM1_LENGTH                    240K          // SRAM1 + SRAM2
#define OMV_SRAM3_ORIGIN                    0x30040000    // Second half of SRAM3 reserved for M4.
#define OMV_SRAM3_LENGTH                    32K
#define OMV_SRAM4_ORIGIN                    0x38000000
#define OMV_SRAM4_LENGTH                    64K
#define OMV_DRAM_ORIGIN                     0x60000000
#define OMV_DRAM_LENGTH                     8M

// Flash configuration.
#define OMV_FLASH_FFS_ORIGIN                0x08020000
#define OMV_FLASH_FFS_LENGTH                128K
#define OMV_FLASH_TXT_ORIGIN                0x08040000
#define OMV_FLASH_TXT_LENGTH                1792K
#define OMV_FLASH_EXT_ORIGIN                0x90000000
#define OMV_FLASH_EXT_LENGTH                16M

// ROMFS configuration.
#define OMV_ROMFS_PART0_ORIGIN              0x90B00000
#define OMV_ROMFS_PART0_LENGTH              4M

// MDMA configuration
#define OMV_MDMA_CHANNEL_DCMI_0             (0)
#define OMV_MDMA_CHANNEL_DCMI_1             (1)
#define OMV_MDMA_CHANNEL_JPEG_IN            (7) // in has a lower pri than out
#define OMV_MDMA_CHANNEL_JPEG_OUT           (6) // out has a higher pri than in

// AXI QoS - Low-High (0:15) - default 0
#define OMV_AXI_QOS_MDMA_R_PRI              14    // Max pri to move data.
#define OMV_AXI_QOS_MDMA_W_PRI              15    // Max pri to move data.
#define OMV_AXI_QOS_LTDC_R_PRI              15    // Max pri to read out the frame buffer.

// Enable additional GPIO ports.
#define OMV_GPIO_PORT_F_ENABLE              (1)
#define OMV_GPIO_PORT_G_ENABLE              (1)
#define OMV_GPIO_PORT_H_ENABLE              (1)
#define OMV_GPIO_PORT_I_ENABLE              (1)
#define OMV_GPIO_PORT_J_ENABLE              (1)
#define OMV_GPIO_PORT_K_ENABLE              (1)

// CSI I2C
#define OMV_CSI_I2C_ID                      (3)
#define OMV_CSI_I2C_SPEED                   (OMV_I2C_SPEED_STANDARD)

// Alternate I2C bus for the Portenta breakout
#define OMV_CSI_I2C_ALT_ID                  (4)
#define OMV_CSI_I2C_ALT_SPEED               (OMV_I2C_SPEED_STANDARD)

// FIR I2C bus
#define OMV_FIR_I2C_ID                      (3)
#define OMV_FIR_I2C_SPEED                   (OMV_I2C_SPEED_STANDARD)

// Camera interface.
#define OMV_CSI_CLK_SOURCE                  (OMV_CSI_CLK_SOURCE_TIM)
#define OMV_CSI_CLK_FREQUENCY               (12000000)
#define OMV_CSI_TIM                         (TIM1)
#define OMV_CSI_TIM_PIN                     (&omv_pin_K1_TIM1)
// Enable TIM1-CH1 on PA8 too for Portenta breakout.
#define OMV_CSI_TIM_EXT_PIN                 (&omv_pin_A8_TIM1)
#define OMV_CSI_TIM_CHANNEL                 (TIM_CHANNEL_1)
#define OMV_CSI_TIM_CLK_ENABLE()            __TIM1_CLK_ENABLE()
#define OMV_CSI_TIM_CLK_DISABLE()           __TIM1_CLK_DISABLE()
#define OMV_CSI_TIM_CLK_SLEEP_ENABLE()      __TIM1_CLK_SLEEP_ENABLE()
#define OMV_CSI_TIM_CLK_SLEEP_DISABLE()     __TIM1_CLK_SLEEP_DISABLE()
#define OMV_CSI_TIM_PCLK_FREQ()             HAL_RCC_GetPCLK2Freq()
#define OMV_CSI_DMA_CHANNEL                 (DMA2_Stream1)
#define OMV_CSI_DMA_REQUEST                 (DMA_REQUEST_DCMI)
#define OMV_CSI_DMA_MEMCPY_ENABLE           (1)
#define OMV_CSI_HW_CROP_ENABLE              (1)

#define OMV_CSI_D0_PIN                      (&omv_pin_H9_DCMI)
#define OMV_CSI_D1_PIN                      (&omv_pin_H10_DCMI)
#define OMV_CSI_D2_PIN                      (&omv_pin_H11_DCMI)
#define OMV_CSI_D3_PIN                      (&omv_pin_H12_DCMI)
#define OMV_CSI_D4_PIN                      (&omv_pin_H14_DCMI)
#define OMV_CSI_D5_PIN                      (&omv_pin_I4_DCMI)
#define OMV_CSI_D6_PIN                      (&omv_pin_I6_DCMI)
#define OMV_CSI_D7_PIN                      (&omv_pin_I7_DCMI)

#define OMV_CSI_HSYNC_PIN                   (&omv_pin_A4_DCMI)
#define OMV_CSI_VSYNC_PIN                   (&omv_pin_I5_DCMI)
#define OMV_CSI_PXCLK_PIN                   (&omv_pin_A6_DCMI)
// GPIO.0 is connected to the sensor module reset pin on the Portenta
// breakout board and to the LDO's LDO_ENABLE pin on the Himax shield.
// The sensor probing process will detect the right reset or powerdown
// polarity, so it should be fine to enable it for both boards.
#define OMV_CSI_RESET_PIN                   (&omv_pin_C13_GPIO)
#define OMV_CSI_RESET_DELAY                 (100)

// GPIO.1 is connected to the sensor module frame sync pin (OUTPUT) on
// the Portenta breakout board and to the INT pin (OUTPUT) on the Himax
// shield, so it can't be enabled for the two boards at the same time.
//#define OMV_CSI_FSYNC_PIN                    (&omv_pin_C15_GPIO)

// GPIO.3 is connected to the powerdown pin on the Portenta breakout board,
// and to the STROBE pin on the Himax shield, however it's not actually
// used on the Himax shield and can be safely enable for the two boards.
#define OMV_CSI_POWER_PIN                   (&omv_pin_D5_GPIO)
#define OMV_CSI_POWER_DELAY                 (100)

// Physical I2C buses.

// I2C bus 3
#define OMV_I2C3_ID                         (3)
#define OMV_I2C3_SCL_PIN                    (&omv_pin_H7_I2C3)
#define OMV_I2C3_SDA_PIN                    (&omv_pin_H8_I2C3)

// I2C bus 4
#define OMV_I2C4_ID                         (4)
#define OMV_I2C4_SCL_PIN                    (&omv_pin_H11_I2C4)
#define OMV_I2C4_SDA_PIN                    (&omv_pin_H12_I2C4)

// Physical SPI buses.

// SPI bus 2
#define OMV_SPI2_ID                         (2)
#define OMV_SPI2_SCLK_PIN                   (&omv_pin_I1_SPI2)
#define OMV_SPI2_MISO_PIN                   (&omv_pin_C2_SPI2)
#define OMV_SPI2_MOSI_PIN                   (&omv_pin_C3_SPI2)
#define OMV_SPI2_SSEL_PIN                   (&omv_pin_I0_SPI2)
#define OMV_SPI2_DMA_TX_CHANNEL             (DMA1_Stream4)
#define OMV_SPI2_DMA_TX_REQUEST             (DMA_REQUEST_SPI2_TX)
#define OMV_SPI2_DMA_RX_CHANNEL             (DMA1_Stream3)
#define OMV_SPI2_DMA_RX_REQUEST             (DMA_REQUEST_SPI2_RX)

// SAI4
#define OMV_SAI                             (SAI4_Block_A)
// SCKx frequency = SAI_KER_CK / MCKDIV / 2
#define OMV_SAI_MCKDIV                      (12)
#define OMV_SAI_FREQKHZ                     (2048U) // 2048KHz
#define OMV_AUDIO_MAX_CHANNELS              (2) // Maximum number of channels.

#define OMV_SAI_CK_PIN                      (&omv_pin_E2_SAI4)
#define OMV_SAI_D1_PIN                      (&omv_pin_B2_SAI4)

#define OMV_SAI_DMA_STREAM                  BDMA_Channel1
#define OMV_SAI_DMA_REQUEST                 BDMA_REQUEST_SAI4_A
#define OMV_SAI_DMA_IRQ                     BDMA_Channel1_IRQn
#define OMV_SAI_DMA_IRQHandler              BDMA_Channel1_IRQHandler

#define OMV_SAI_CLK_ENABLE()                __HAL_RCC_SAI4_CLK_ENABLE()
#define OMV_SAI_CLK_DISABLE()               __HAL_RCC_SAI4_CLK_DISABLE()
#define OMV_SAI_DMA_CLK_ENABLE()            __HAL_RCC_BDMA_CLK_ENABLE()

// SAI1
// Set SAI1 clock source in system ex: Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
//#define OMV_SAI                             (SAI1_Block_A)
//#define OMV_SAI_MCKDIV                      (12)
//#define OMV_SAI_FREQKHZ                     (2048U) // 2048KHz
//#define OMV_AUDIO_MAX_CHANNELS                    (2) // Maximum number of channels.
//
//#define OMV_SAI_CK_PIN                      (&omv_pin_E2_SAI1)
//#define OMV_SAI_D1_PIN                      (&omv_pin_B2_SAI1)
//
//#define OMV_SAI_DMA_STREAM                  DMA2_Stream6
//#define OMV_SAI_DMA_REQUEST                 DMA_REQUEST_SAI1_A
//#define OMV_SAI_DMA_IRQ                     DMA2_Stream6_IRQn
//#define OMV_SAI_DMA_IRQHandler              DMA2_Stream6_IRQHandler
//
//#define OMV_SAI_CLK_ENABLE()                __HAL_RCC_SAI1_CLK_ENABLE()
//#define OMV_SAI_CLK_DISABLE()               __HAL_RCC_SAI1_CLK_DISABLE()
//#define OMV_SAI_DMA_CLK_ENABLE()            __HAL_RCC_DMA2_CLK_ENABLE()

// LCD Interface
#define OMV_RGB_DISPLAY_CONTROLLER          (LTDC)
#define OMV_RGB_DISPLAY_CLK_ENABLE()        __HAL_RCC_LTDC_CLK_ENABLE()
#define OMV_RGB_DISPLAY_CLK_DISABLE()       __HAL_RCC_LTDC_CLK_DISABLE()
#define OMV_RGB_DISPLAY_FORCE_RESET()       __HAL_RCC_LTDC_FORCE_RESET()
#define OMV_RGB_DISPLAY_RELEASE_RESET()     __HAL_RCC_LTDC_RELEASE_RESET()

// DSI Interface
//#define OMV_DSI_DISPLAY_CONTROLLER        (DSI)
//#define OMV_DSI_DISPLAY_CLK_ENABLE()      __HAL_RCC_DSI_CLK_ENABLE()
//#define OMV_DSI_DISPLAY_CLK_DISABLE()     __HAL_RCC_DSI_CLK_DISABLE()
//#define OMV_DSI_DISPLAY_FORCE_RESET()     __HAL_RCC_DSI_FORCE_RESET()
//#define OMV_DSI_DISPLAY_RELEASE_RESET()   __HAL_RCC_DSI_RELEASE_RESET()

// SPI LCD Interface
#define OMV_SPI_DISPLAY_CONTROLLER          (OMV_SPI2_ID)
#define OMV_SPI_DISPLAY_MOSI_PIN            (&omv_pin_C3_SPI2)
#define OMV_SPI_DISPLAY_MISO_PIN            (&omv_pin_C2_SPI2)
#define OMV_SPI_DISPLAY_SCLK_PIN            (&omv_pin_I1_SPI2)
#define OMV_SPI_DISPLAY_SSEL_PIN            (&omv_pin_I0_GPIO)

#define OMV_SPI_DISPLAY_RS_PIN              (&omv_pin_C6_GPIO)
#define OMV_SPI_DISPLAY_RST_PIN             (&omv_pin_C7_GPIO)
#define OMV_SPI_DISPLAY_TRIPLE_BUFFER       (1)

// FIR Lepton
#define OMV_FIR_LEPTON_I2C_BUS              (OMV_FIR_I2C_ID)
#define OMV_FIR_LEPTON_I2C_BUS_SPEED        (OMV_FIR_I2C_SPEED)
#define OMV_FIR_LEPTON_SPI_BUS              (OMV_SPI2_ID)

#endif //__OMV_BOARDCONFIG_H__
