vendor_name = ModelSim
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/AND2BIT.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/GEN_REG.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/REGISTERS.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/MUX32.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/DECODER.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/ADDER.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/SL2.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/SEX.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/PC_ADD4.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/PC.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/P3_top.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/P3_tb.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/MUX2.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/CTRL_UNIT.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/ALU_CTRL.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/ALU.vhdl
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/IMEM.qip
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/IMEM.vhd
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/DMEM.qip
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/DMEM.vhd
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/db/P3_top.cmp.rdb
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/intelFPGA/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/db/altsyncram_jvp3.tdf
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/IMEM.mif
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/db/altsyncram_odn3.tdf
source_file = 1, /home/josh/school/ece4120/final_proj/p3single/P3_top.sdc
design_name = hard_block
design_name = P3_top
instance = comp, \PC_OUTPUT[0]~output\, PC_OUTPUT[0]~output, P3_top, 1
instance = comp, \PC_OUTPUT[1]~output\, PC_OUTPUT[1]~output, P3_top, 1
instance = comp, \PC_OUTPUT[2]~output\, PC_OUTPUT[2]~output, P3_top, 1
instance = comp, \PC_OUTPUT[3]~output\, PC_OUTPUT[3]~output, P3_top, 1
instance = comp, \PC_OUTPUT[4]~output\, PC_OUTPUT[4]~output, P3_top, 1
instance = comp, \PC_OUTPUT[5]~output\, PC_OUTPUT[5]~output, P3_top, 1
instance = comp, \PC_OUTPUT[6]~output\, PC_OUTPUT[6]~output, P3_top, 1
instance = comp, \PC_OUTPUT[7]~output\, PC_OUTPUT[7]~output, P3_top, 1
instance = comp, \PC_OUTPUT[8]~output\, PC_OUTPUT[8]~output, P3_top, 1
instance = comp, \PC_OUTPUT[9]~output\, PC_OUTPUT[9]~output, P3_top, 1
instance = comp, \PC_OUTPUT[10]~output\, PC_OUTPUT[10]~output, P3_top, 1
instance = comp, \PC_OUTPUT[11]~output\, PC_OUTPUT[11]~output, P3_top, 1
instance = comp, \PC_OUTPUT[12]~output\, PC_OUTPUT[12]~output, P3_top, 1
instance = comp, \PC_OUTPUT[13]~output\, PC_OUTPUT[13]~output, P3_top, 1
instance = comp, \PC_OUTPUT[14]~output\, PC_OUTPUT[14]~output, P3_top, 1
instance = comp, \PC_OUTPUT[15]~output\, PC_OUTPUT[15]~output, P3_top, 1
instance = comp, \PC_OUTPUT[16]~output\, PC_OUTPUT[16]~output, P3_top, 1
instance = comp, \PC_OUTPUT[17]~output\, PC_OUTPUT[17]~output, P3_top, 1
instance = comp, \PC_OUTPUT[18]~output\, PC_OUTPUT[18]~output, P3_top, 1
instance = comp, \PC_OUTPUT[19]~output\, PC_OUTPUT[19]~output, P3_top, 1
instance = comp, \PC_OUTPUT[20]~output\, PC_OUTPUT[20]~output, P3_top, 1
instance = comp, \PC_OUTPUT[21]~output\, PC_OUTPUT[21]~output, P3_top, 1
instance = comp, \PC_OUTPUT[22]~output\, PC_OUTPUT[22]~output, P3_top, 1
instance = comp, \PC_OUTPUT[23]~output\, PC_OUTPUT[23]~output, P3_top, 1
instance = comp, \PC_OUTPUT[24]~output\, PC_OUTPUT[24]~output, P3_top, 1
instance = comp, \PC_OUTPUT[25]~output\, PC_OUTPUT[25]~output, P3_top, 1
instance = comp, \PC_OUTPUT[26]~output\, PC_OUTPUT[26]~output, P3_top, 1
instance = comp, \PC_OUTPUT[27]~output\, PC_OUTPUT[27]~output, P3_top, 1
instance = comp, \PC_OUTPUT[28]~output\, PC_OUTPUT[28]~output, P3_top, 1
instance = comp, \PC_OUTPUT[29]~output\, PC_OUTPUT[29]~output, P3_top, 1
instance = comp, \PC_OUTPUT[30]~output\, PC_OUTPUT[30]~output, P3_top, 1
instance = comp, \PC_OUTPUT[31]~output\, PC_OUTPUT[31]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[0]~output\, INSTR_OUTPUT[0]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[1]~output\, INSTR_OUTPUT[1]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[2]~output\, INSTR_OUTPUT[2]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[3]~output\, INSTR_OUTPUT[3]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[4]~output\, INSTR_OUTPUT[4]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[5]~output\, INSTR_OUTPUT[5]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[6]~output\, INSTR_OUTPUT[6]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[7]~output\, INSTR_OUTPUT[7]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[8]~output\, INSTR_OUTPUT[8]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[9]~output\, INSTR_OUTPUT[9]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[10]~output\, INSTR_OUTPUT[10]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[11]~output\, INSTR_OUTPUT[11]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[12]~output\, INSTR_OUTPUT[12]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[13]~output\, INSTR_OUTPUT[13]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[14]~output\, INSTR_OUTPUT[14]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[15]~output\, INSTR_OUTPUT[15]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[16]~output\, INSTR_OUTPUT[16]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[17]~output\, INSTR_OUTPUT[17]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[18]~output\, INSTR_OUTPUT[18]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[19]~output\, INSTR_OUTPUT[19]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[20]~output\, INSTR_OUTPUT[20]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[21]~output\, INSTR_OUTPUT[21]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[22]~output\, INSTR_OUTPUT[22]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[23]~output\, INSTR_OUTPUT[23]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[24]~output\, INSTR_OUTPUT[24]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[25]~output\, INSTR_OUTPUT[25]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[26]~output\, INSTR_OUTPUT[26]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[27]~output\, INSTR_OUTPUT[27]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[28]~output\, INSTR_OUTPUT[28]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[29]~output\, INSTR_OUTPUT[29]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[30]~output\, INSTR_OUTPUT[30]~output, P3_top, 1
instance = comp, \INSTR_OUTPUT[31]~output\, INSTR_OUTPUT[31]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[0]~output\, Reg1Data_OUTPUT[0]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[1]~output\, Reg1Data_OUTPUT[1]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[2]~output\, Reg1Data_OUTPUT[2]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[3]~output\, Reg1Data_OUTPUT[3]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[4]~output\, Reg1Data_OUTPUT[4]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[5]~output\, Reg1Data_OUTPUT[5]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[6]~output\, Reg1Data_OUTPUT[6]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[7]~output\, Reg1Data_OUTPUT[7]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[8]~output\, Reg1Data_OUTPUT[8]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[9]~output\, Reg1Data_OUTPUT[9]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[10]~output\, Reg1Data_OUTPUT[10]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[11]~output\, Reg1Data_OUTPUT[11]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[12]~output\, Reg1Data_OUTPUT[12]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[13]~output\, Reg1Data_OUTPUT[13]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[14]~output\, Reg1Data_OUTPUT[14]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[15]~output\, Reg1Data_OUTPUT[15]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[16]~output\, Reg1Data_OUTPUT[16]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[17]~output\, Reg1Data_OUTPUT[17]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[18]~output\, Reg1Data_OUTPUT[18]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[19]~output\, Reg1Data_OUTPUT[19]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[20]~output\, Reg1Data_OUTPUT[20]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[21]~output\, Reg1Data_OUTPUT[21]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[22]~output\, Reg1Data_OUTPUT[22]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[23]~output\, Reg1Data_OUTPUT[23]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[24]~output\, Reg1Data_OUTPUT[24]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[25]~output\, Reg1Data_OUTPUT[25]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[26]~output\, Reg1Data_OUTPUT[26]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[27]~output\, Reg1Data_OUTPUT[27]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[28]~output\, Reg1Data_OUTPUT[28]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[29]~output\, Reg1Data_OUTPUT[29]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[30]~output\, Reg1Data_OUTPUT[30]~output, P3_top, 1
instance = comp, \Reg1Data_OUTPUT[31]~output\, Reg1Data_OUTPUT[31]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[0]~output\, Reg2Data_OUTPUT[0]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[1]~output\, Reg2Data_OUTPUT[1]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[2]~output\, Reg2Data_OUTPUT[2]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[3]~output\, Reg2Data_OUTPUT[3]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[4]~output\, Reg2Data_OUTPUT[4]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[5]~output\, Reg2Data_OUTPUT[5]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[6]~output\, Reg2Data_OUTPUT[6]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[7]~output\, Reg2Data_OUTPUT[7]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[8]~output\, Reg2Data_OUTPUT[8]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[9]~output\, Reg2Data_OUTPUT[9]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[10]~output\, Reg2Data_OUTPUT[10]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[11]~output\, Reg2Data_OUTPUT[11]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[12]~output\, Reg2Data_OUTPUT[12]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[13]~output\, Reg2Data_OUTPUT[13]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[14]~output\, Reg2Data_OUTPUT[14]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[15]~output\, Reg2Data_OUTPUT[15]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[16]~output\, Reg2Data_OUTPUT[16]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[17]~output\, Reg2Data_OUTPUT[17]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[18]~output\, Reg2Data_OUTPUT[18]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[19]~output\, Reg2Data_OUTPUT[19]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[20]~output\, Reg2Data_OUTPUT[20]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[21]~output\, Reg2Data_OUTPUT[21]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[22]~output\, Reg2Data_OUTPUT[22]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[23]~output\, Reg2Data_OUTPUT[23]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[24]~output\, Reg2Data_OUTPUT[24]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[25]~output\, Reg2Data_OUTPUT[25]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[26]~output\, Reg2Data_OUTPUT[26]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[27]~output\, Reg2Data_OUTPUT[27]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[28]~output\, Reg2Data_OUTPUT[28]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[29]~output\, Reg2Data_OUTPUT[29]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[30]~output\, Reg2Data_OUTPUT[30]~output, P3_top, 1
instance = comp, \Reg2Data_OUTPUT[31]~output\, Reg2Data_OUTPUT[31]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[0]~output\, WriteData_OUTPUT[0]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[1]~output\, WriteData_OUTPUT[1]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[2]~output\, WriteData_OUTPUT[2]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[3]~output\, WriteData_OUTPUT[3]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[4]~output\, WriteData_OUTPUT[4]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[5]~output\, WriteData_OUTPUT[5]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[6]~output\, WriteData_OUTPUT[6]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[7]~output\, WriteData_OUTPUT[7]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[8]~output\, WriteData_OUTPUT[8]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[9]~output\, WriteData_OUTPUT[9]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[10]~output\, WriteData_OUTPUT[10]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[11]~output\, WriteData_OUTPUT[11]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[12]~output\, WriteData_OUTPUT[12]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[13]~output\, WriteData_OUTPUT[13]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[14]~output\, WriteData_OUTPUT[14]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[15]~output\, WriteData_OUTPUT[15]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[16]~output\, WriteData_OUTPUT[16]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[17]~output\, WriteData_OUTPUT[17]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[18]~output\, WriteData_OUTPUT[18]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[19]~output\, WriteData_OUTPUT[19]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[20]~output\, WriteData_OUTPUT[20]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[21]~output\, WriteData_OUTPUT[21]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[22]~output\, WriteData_OUTPUT[22]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[23]~output\, WriteData_OUTPUT[23]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[24]~output\, WriteData_OUTPUT[24]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[25]~output\, WriteData_OUTPUT[25]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[26]~output\, WriteData_OUTPUT[26]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[27]~output\, WriteData_OUTPUT[27]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[28]~output\, WriteData_OUTPUT[28]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[29]~output\, WriteData_OUTPUT[29]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[30]~output\, WriteData_OUTPUT[30]~output, P3_top, 1
instance = comp, \WriteData_OUTPUT[31]~output\, WriteData_OUTPUT[31]~output, P3_top, 1
instance = comp, \DMEM_ADDR_OUTPUT[0]~output\, DMEM_ADDR_OUTPUT[0]~output, P3_top, 1
instance = comp, \DMEM_ADDR_OUTPUT[1]~output\, DMEM_ADDR_OUTPUT[1]~output, P3_top, 1
instance = comp, \DMEM_ADDR_OUTPUT[2]~output\, DMEM_ADDR_OUTPUT[2]~output, P3_top, 1
instance = comp, \DMEM_ADDR_OUTPUT[3]~output\, DMEM_ADDR_OUTPUT[3]~output, P3_top, 1
instance = comp, \DMEM_ADDR_OUTPUT[4]~output\, DMEM_ADDR_OUTPUT[4]~output, P3_top, 1
instance = comp, \DMEM_ADDR_OUTPUT[5]~output\, DMEM_ADDR_OUTPUT[5]~output, P3_top, 1
instance = comp, \DMEM_ADDR_OUTPUT[6]~output\, DMEM_ADDR_OUTPUT[6]~output, P3_top, 1
instance = comp, \DMEM_ADDR_OUTPUT[7]~output\, DMEM_ADDR_OUTPUT[7]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[0]~output\, DMEM_Write_OUTPUT[0]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[1]~output\, DMEM_Write_OUTPUT[1]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[2]~output\, DMEM_Write_OUTPUT[2]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[3]~output\, DMEM_Write_OUTPUT[3]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[4]~output\, DMEM_Write_OUTPUT[4]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[5]~output\, DMEM_Write_OUTPUT[5]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[6]~output\, DMEM_Write_OUTPUT[6]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[7]~output\, DMEM_Write_OUTPUT[7]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[8]~output\, DMEM_Write_OUTPUT[8]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[9]~output\, DMEM_Write_OUTPUT[9]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[10]~output\, DMEM_Write_OUTPUT[10]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[11]~output\, DMEM_Write_OUTPUT[11]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[12]~output\, DMEM_Write_OUTPUT[12]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[13]~output\, DMEM_Write_OUTPUT[13]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[14]~output\, DMEM_Write_OUTPUT[14]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[15]~output\, DMEM_Write_OUTPUT[15]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[16]~output\, DMEM_Write_OUTPUT[16]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[17]~output\, DMEM_Write_OUTPUT[17]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[18]~output\, DMEM_Write_OUTPUT[18]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[19]~output\, DMEM_Write_OUTPUT[19]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[20]~output\, DMEM_Write_OUTPUT[20]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[21]~output\, DMEM_Write_OUTPUT[21]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[22]~output\, DMEM_Write_OUTPUT[22]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[23]~output\, DMEM_Write_OUTPUT[23]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[24]~output\, DMEM_Write_OUTPUT[24]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[25]~output\, DMEM_Write_OUTPUT[25]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[26]~output\, DMEM_Write_OUTPUT[26]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[27]~output\, DMEM_Write_OUTPUT[27]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[28]~output\, DMEM_Write_OUTPUT[28]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[29]~output\, DMEM_Write_OUTPUT[29]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[30]~output\, DMEM_Write_OUTPUT[30]~output, P3_top, 1
instance = comp, \DMEM_Write_OUTPUT[31]~output\, DMEM_Write_OUTPUT[31]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[0]~output\, DMEM_Read_OUTPUT[0]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[1]~output\, DMEM_Read_OUTPUT[1]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[2]~output\, DMEM_Read_OUTPUT[2]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[3]~output\, DMEM_Read_OUTPUT[3]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[4]~output\, DMEM_Read_OUTPUT[4]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[5]~output\, DMEM_Read_OUTPUT[5]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[6]~output\, DMEM_Read_OUTPUT[6]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[7]~output\, DMEM_Read_OUTPUT[7]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[8]~output\, DMEM_Read_OUTPUT[8]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[9]~output\, DMEM_Read_OUTPUT[9]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[10]~output\, DMEM_Read_OUTPUT[10]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[11]~output\, DMEM_Read_OUTPUT[11]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[12]~output\, DMEM_Read_OUTPUT[12]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[13]~output\, DMEM_Read_OUTPUT[13]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[14]~output\, DMEM_Read_OUTPUT[14]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[15]~output\, DMEM_Read_OUTPUT[15]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[16]~output\, DMEM_Read_OUTPUT[16]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[17]~output\, DMEM_Read_OUTPUT[17]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[18]~output\, DMEM_Read_OUTPUT[18]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[19]~output\, DMEM_Read_OUTPUT[19]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[20]~output\, DMEM_Read_OUTPUT[20]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[21]~output\, DMEM_Read_OUTPUT[21]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[22]~output\, DMEM_Read_OUTPUT[22]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[23]~output\, DMEM_Read_OUTPUT[23]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[24]~output\, DMEM_Read_OUTPUT[24]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[25]~output\, DMEM_Read_OUTPUT[25]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[26]~output\, DMEM_Read_OUTPUT[26]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[27]~output\, DMEM_Read_OUTPUT[27]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[28]~output\, DMEM_Read_OUTPUT[28]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[29]~output\, DMEM_Read_OUTPUT[29]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[30]~output\, DMEM_Read_OUTPUT[30]~output, P3_top, 1
instance = comp, \DMEM_Read_OUTPUT[31]~output\, DMEM_Read_OUTPUT[31]~output, P3_top, 1
instance = comp, \ALU_OP_OUTPUT[0]~output\, ALU_OP_OUTPUT[0]~output, P3_top, 1
instance = comp, \ALU_OP_OUTPUT[1]~output\, ALU_OP_OUTPUT[1]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[0]~output\, ALU_RESULT_OUTPUT[0]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[1]~output\, ALU_RESULT_OUTPUT[1]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[2]~output\, ALU_RESULT_OUTPUT[2]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[3]~output\, ALU_RESULT_OUTPUT[3]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[4]~output\, ALU_RESULT_OUTPUT[4]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[5]~output\, ALU_RESULT_OUTPUT[5]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[6]~output\, ALU_RESULT_OUTPUT[6]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[7]~output\, ALU_RESULT_OUTPUT[7]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[8]~output\, ALU_RESULT_OUTPUT[8]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[9]~output\, ALU_RESULT_OUTPUT[9]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[10]~output\, ALU_RESULT_OUTPUT[10]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[11]~output\, ALU_RESULT_OUTPUT[11]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[12]~output\, ALU_RESULT_OUTPUT[12]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[13]~output\, ALU_RESULT_OUTPUT[13]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[14]~output\, ALU_RESULT_OUTPUT[14]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[15]~output\, ALU_RESULT_OUTPUT[15]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[16]~output\, ALU_RESULT_OUTPUT[16]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[17]~output\, ALU_RESULT_OUTPUT[17]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[18]~output\, ALU_RESULT_OUTPUT[18]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[19]~output\, ALU_RESULT_OUTPUT[19]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[20]~output\, ALU_RESULT_OUTPUT[20]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[21]~output\, ALU_RESULT_OUTPUT[21]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[22]~output\, ALU_RESULT_OUTPUT[22]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[23]~output\, ALU_RESULT_OUTPUT[23]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[24]~output\, ALU_RESULT_OUTPUT[24]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[25]~output\, ALU_RESULT_OUTPUT[25]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[26]~output\, ALU_RESULT_OUTPUT[26]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[27]~output\, ALU_RESULT_OUTPUT[27]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[28]~output\, ALU_RESULT_OUTPUT[28]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[29]~output\, ALU_RESULT_OUTPUT[29]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[30]~output\, ALU_RESULT_OUTPUT[30]~output, P3_top, 1
instance = comp, \ALU_RESULT_OUTPUT[31]~output\, ALU_RESULT_OUTPUT[31]~output, P3_top, 1
instance = comp, \WR_EN_OUTPUT~output\, WR_EN_OUTPUT~output, P3_top, 1
instance = comp, \BRANCH_OUTPUT~output\, BRANCH_OUTPUT~output, P3_top, 1
instance = comp, \BRANCH_TAKEN_OUTPUT~output\, BRANCH_TAKEN_OUTPUT~output, P3_top, 1
instance = comp, \SL2_OUTPUT[0]~output\, SL2_OUTPUT[0]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[1]~output\, SL2_OUTPUT[1]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[2]~output\, SL2_OUTPUT[2]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[3]~output\, SL2_OUTPUT[3]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[4]~output\, SL2_OUTPUT[4]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[5]~output\, SL2_OUTPUT[5]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[6]~output\, SL2_OUTPUT[6]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[7]~output\, SL2_OUTPUT[7]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[8]~output\, SL2_OUTPUT[8]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[9]~output\, SL2_OUTPUT[9]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[10]~output\, SL2_OUTPUT[10]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[11]~output\, SL2_OUTPUT[11]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[12]~output\, SL2_OUTPUT[12]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[13]~output\, SL2_OUTPUT[13]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[14]~output\, SL2_OUTPUT[14]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[15]~output\, SL2_OUTPUT[15]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[16]~output\, SL2_OUTPUT[16]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[17]~output\, SL2_OUTPUT[17]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[18]~output\, SL2_OUTPUT[18]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[19]~output\, SL2_OUTPUT[19]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[20]~output\, SL2_OUTPUT[20]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[21]~output\, SL2_OUTPUT[21]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[22]~output\, SL2_OUTPUT[22]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[23]~output\, SL2_OUTPUT[23]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[24]~output\, SL2_OUTPUT[24]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[25]~output\, SL2_OUTPUT[25]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[26]~output\, SL2_OUTPUT[26]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[27]~output\, SL2_OUTPUT[27]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[28]~output\, SL2_OUTPUT[28]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[29]~output\, SL2_OUTPUT[29]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[30]~output\, SL2_OUTPUT[30]~output, P3_top, 1
instance = comp, \SL2_OUTPUT[31]~output\, SL2_OUTPUT[31]~output, P3_top, 1
instance = comp, \ALU_SRC_OUTPUT~output\, ALU_SRC_OUTPUT~output, P3_top, 1
instance = comp, \RegWrite_OUTPUT~output\, RegWrite_OUTPUT~output, P3_top, 1
instance = comp, \MemWrite_OUTPUT~output\, MemWrite_OUTPUT~output, P3_top, 1
instance = comp, \WriteRegDst_OUTPUT[0]~output\, WriteRegDst_OUTPUT[0]~output, P3_top, 1
instance = comp, \WriteRegDst_OUTPUT[1]~output\, WriteRegDst_OUTPUT[1]~output, P3_top, 1
instance = comp, \WriteRegDst_OUTPUT[2]~output\, WriteRegDst_OUTPUT[2]~output, P3_top, 1
instance = comp, \WriteRegDst_OUTPUT[3]~output\, WriteRegDst_OUTPUT[3]~output, P3_top, 1
instance = comp, \WriteRegDst_OUTPUT[4]~output\, WriteRegDst_OUTPUT[4]~output, P3_top, 1
instance = comp, \CLK~input\, CLK~input, P3_top, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[2]~30\, DUT_PC|PC_OUT[2]~30, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[2]\, DUT_PC|PC_OUT[2], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[3]~32\, DUT_PC|PC_OUT[3]~32, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[3]\, DUT_PC|PC_OUT[3], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[4]~34\, DUT_PC|PC_OUT[4]~34, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[4]\, DUT_PC|PC_OUT[4], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[5]~36\, DUT_PC|PC_OUT[5]~36, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[5]\, DUT_PC|PC_OUT[5], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[6]~38\, DUT_PC|PC_OUT[6]~38, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[6]\, DUT_PC|PC_OUT[6], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[7]~40\, DUT_PC|PC_OUT[7]~40, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[7]\, DUT_PC|PC_OUT[7], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[8]~42\, DUT_PC|PC_OUT[8]~42, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[8]\, DUT_PC|PC_OUT[8], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[9]~44\, DUT_PC|PC_OUT[9]~44, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[9]\, DUT_PC|PC_OUT[9], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[10]~46\, DUT_PC|PC_OUT[10]~46, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[10]\, DUT_PC|PC_OUT[10], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[11]~48\, DUT_PC|PC_OUT[11]~48, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[11]\, DUT_PC|PC_OUT[11], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[12]~50\, DUT_PC|PC_OUT[12]~50, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[12]\, DUT_PC|PC_OUT[12], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[13]~52\, DUT_PC|PC_OUT[13]~52, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[13]\, DUT_PC|PC_OUT[13], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[14]~54\, DUT_PC|PC_OUT[14]~54, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[14]\, DUT_PC|PC_OUT[14], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[15]~56\, DUT_PC|PC_OUT[15]~56, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[15]\, DUT_PC|PC_OUT[15], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[16]~58\, DUT_PC|PC_OUT[16]~58, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[16]\, DUT_PC|PC_OUT[16], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[17]~60\, DUT_PC|PC_OUT[17]~60, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[17]\, DUT_PC|PC_OUT[17], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[18]~62\, DUT_PC|PC_OUT[18]~62, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[18]\, DUT_PC|PC_OUT[18], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[19]~64\, DUT_PC|PC_OUT[19]~64, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[19]\, DUT_PC|PC_OUT[19], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[20]~66\, DUT_PC|PC_OUT[20]~66, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[20]\, DUT_PC|PC_OUT[20], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[21]~68\, DUT_PC|PC_OUT[21]~68, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[21]\, DUT_PC|PC_OUT[21], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[22]~70\, DUT_PC|PC_OUT[22]~70, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[22]\, DUT_PC|PC_OUT[22], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[23]~72\, DUT_PC|PC_OUT[23]~72, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[23]\, DUT_PC|PC_OUT[23], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[24]~74\, DUT_PC|PC_OUT[24]~74, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[24]\, DUT_PC|PC_OUT[24], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[25]~76\, DUT_PC|PC_OUT[25]~76, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[25]\, DUT_PC|PC_OUT[25], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[26]~78\, DUT_PC|PC_OUT[26]~78, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[26]\, DUT_PC|PC_OUT[26], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[27]~80\, DUT_PC|PC_OUT[27]~80, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[27]\, DUT_PC|PC_OUT[27], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[28]~82\, DUT_PC|PC_OUT[28]~82, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[28]\, DUT_PC|PC_OUT[28], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[29]~84\, DUT_PC|PC_OUT[29]~84, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[29]\, DUT_PC|PC_OUT[29], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[30]~86\, DUT_PC|PC_OUT[30]~86, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[30]\, DUT_PC|PC_OUT[30], P3_top, 1
instance = comp, \DUT_PC|PC_OUT[31]~88\, DUT_PC|PC_OUT[31]~88, P3_top, 1
instance = comp, \DUT_PC|PC_OUT[31]\, DUT_PC|PC_OUT[31], P3_top, 1
instance = comp, \~GND\, ~GND, P3_top, 1
instance = comp, \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0\, DUT_IMEM|altsyncram_component|auto_generated|ram_block1a0, P3_top, 1
instance = comp, \DUT_IMEM|altsyncram_component|auto_generated|ram_block1a14\, DUT_IMEM|altsyncram_component|auto_generated|ram_block1a14, P3_top, 1
instance = comp, \DUT_DMEM|altsyncram_component|auto_generated|ram_block1a0\, DUT_DMEM|altsyncram_component|auto_generated|ram_block1a0, P3_top, 1
instance = comp, \DUT_DMEM|altsyncram_component|auto_generated|ram_block1a14\, DUT_DMEM|altsyncram_component|auto_generated|ram_block1a14, P3_top, 1
instance = comp, \RST~input\, RST~input, P3_top, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, P3_top, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, P3_top, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, P3_top, 1
