xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/hdl/verilog"incdir="../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/hdl/verilog"incdir="../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/hdl"
accelerator_controls.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/sim/accelerator_controls.v,incdir="../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/hdl/verilog"incdir="../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
