{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583762778701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583762778705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 09 15:06:18 2020 " "Processing started: Mon Mar 09 15:06:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583762778705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583762778705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_generator -c dds_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583762778705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583762779153 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "dss_gen_avl_ dss_gen_avl_.vhd(9) " "VHDL syntax error at dss_gen_avl_.vhd(9): dss_gen_avl_ is an illegal identifier in VHDL" {  } { { "dss_gen_avl_/synthesis/dss_gen_avl_.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/dss_gen_avl_.vhd" 9 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1583762779707 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "dss_gen_avl_ dss_gen_avl_.vhd(19) " "VHDL syntax error at dss_gen_avl_.vhd(19): dss_gen_avl_ is an illegal identifier in VHDL" {  } { { "dss_gen_avl_/synthesis/dss_gen_avl_.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/dss_gen_avl_.vhd" 19 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1583762779707 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "dss_gen_avl_ dss_gen_avl_.vhd(9) " "Ignored construct dss_gen_avl_ at dss_gen_avl_.vhd(9) due to previous errors" {  } { { "dss_gen_avl_/synthesis/dss_gen_avl_.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/dss_gen_avl_.vhd" 9 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1583762779707 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "dss_gen_avl_ dss_gen_avl_.vhd(21) " "VHDL syntax error at dss_gen_avl_.vhd(21): dss_gen_avl_ is an illegal identifier in VHDL" {  } { { "dss_gen_avl_/synthesis/dss_gen_avl_.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/dss_gen_avl_.vhd" 21 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1583762779707 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "dss_gen_avl__master_0 dss_gen_avl_.vhd(22) " "VHDL syntax error at dss_gen_avl_.vhd(22): dss_gen_avl__master_0 is an illegal identifier in VHDL" {  } { { "dss_gen_avl_/synthesis/dss_gen_avl_.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/dss_gen_avl_.vhd" 22 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1583762779707 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "dss_gen_avl__master_0 dss_gen_avl_.vhd(41) " "VHDL syntax error at dss_gen_avl_.vhd(41): dss_gen_avl__master_0 is an illegal identifier in VHDL" {  } { { "dss_gen_avl_/synthesis/dss_gen_avl_.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/dss_gen_avl_.vhd" 41 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1583762779707 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_IDENTIFIER" "dss_gen_avl__master_0 dss_gen_avl_.vhd(222) " "VHDL syntax error at dss_gen_avl_.vhd(222): dss_gen_avl__master_0 is an illegal identifier in VHDL" {  } { { "dss_gen_avl_/synthesis/dss_gen_avl_.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/dss_gen_avl_.vhd" 222 0 0 } }  } 0 10622 "VHDL syntax error at %2!s!: %1!s! is an illegal identifier in VHDL" 0 0 "Quartus II" 0 -1 1583762779707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/dss_gen_avl_.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dss_gen_avl_/synthesis/dss_gen_avl_.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dss_gen_avl_/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dss_gen_avl_/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/dds_gen_avl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dss_gen_avl_/synthesis/submodules/dds_gen_avl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/dds_logic.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dss_gen_avl_/synthesis/submodules/dds_logic.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/sig_rom.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dss_gen_avl_/synthesis/submodules/sig_rom.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dss_gen_avl__master_0 " "Found entity 1: dss_gen_avl__master_0" {  } { { "dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dss_gen_avl_/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dss_gen_avl_/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dss_gen_avl__master_0_p2b_adapter " "Found entity 1: dss_gen_avl__master_0_p2b_adapter" {  } { { "dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_p2b_adapter.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dss_gen_avl__master_0_b2p_adapter " "Found entity 1: dss_gen_avl__master_0_b2p_adapter" {  } { { "dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_b2p_adapter.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779775 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779775 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779775 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779775 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779775 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779775 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dss_gen_avl__master_0_timing_adt " "Found entity 1: dss_gen_avl__master_0_timing_adt" {  } { { "dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_timing_adt.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/dss_gen_avl__master_0_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file dss_gen_avl_/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "dss_gen_avl_/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779815 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "dss_gen_avl_/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779815 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "dss_gen_avl_/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "dss_gen_avl_/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "dss_gen_avl_/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "dss_gen_avl_/synthesis/submodules/altera_pli_streaming.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dss_gen_avl_/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file dss_gen_avl_/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "dss_gen_avl_/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/ACZS/DDS_Generator/dss_gen_avl_/synthesis/submodules/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583762779855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583762779855 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583762779999 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 09 15:06:19 2020 " "Processing ended: Mon Mar 09 15:06:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583762779999 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583762779999 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583762779999 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583762779999 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus II Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583762780606 ""}
