# ğŸš€ Day 3 - Combinational and Sequential Optimizations âš¡ğŸ”¥

Welcome to **Day 3** of the RISC-V Reference SoC Tapeout Program! ğŸ‰ Today you'll master optimization techniques for both combinational and sequential logic circuits! ğŸ’ª

## ğŸ“š Overview ğŸŒŸ

**Combinational circuits** ğŸ”Œ are time-independent where outputs depend solely on current inputs - you'll learn advanced logic minimization and gate-level optimizations! **Sequential circuits** â° are time-dependent, clock-driven circuits with state memory - you'll explore timing-driven synthesis, clock gating, and power optimization strategies! ğŸ§ 

## ğŸ“‹ Table of Content ğŸ§ª

### ğŸ”§ 1. Introduction to Optimizations ğŸ“–
### âš¡  2. Combinational Logic Optimizations ğŸ§®
### ğŸ”„ 3. Sequential Logic Optimizations ğŸ•
### ğŸ›ï¸ 4. Sequential Optimizations for Unused Outputs ğŸ—‘ï¸




## ğŸ¯ Learning Objectives ğŸ“ˆ

Through comprehensive labs on:
- **Combinational logic optimizations** âš™ï¸ğŸ”§
- **Sequential logic optimizations** ğŸ”„âš¡ 
- **Unused output optimizations** ğŸ›ï¸âœ‚ï¸

