Classic Timing Analyzer report for dividerfsm
Wed Nov 29 09:40:13 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.010 ns                                       ; M[2]                ; cState.s4 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.692 ns                                      ; Status[1]~reg0      ; Status[1] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.097 ns                                      ; SubtractorStatus[0] ; cState.s8 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s8           ; cState.s4 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                     ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                        ;
+-------+------------------------------------------------+-----------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s8       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 2.053 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s8       ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s3       ; SLOAD~reg0         ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[1]       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[1]       ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[1]       ; scount[6]          ; clk        ; clk      ; None                        ; None                      ; 1.878 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[0]       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[0]       ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[0]       ; scount[6]          ; clk        ; clk      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[2]       ; scount[6]          ; clk        ; clk      ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.sEND     ; Status[0]~reg0     ; clk        ; clk      ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[2]       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.sEND     ; Status[1]~reg0     ; clk        ; clk      ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[2]       ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[3]       ; scount[6]          ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[1]       ; scount[5]          ; clk        ; clk      ; None                        ; None                      ; 1.704 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s5       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 1.693 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s5       ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 1.689 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[0]       ; scount[5]          ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[4]       ; scount[6]          ; clk        ; clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[1]       ; scount[4]          ; clk        ; clk      ; None                        ; None                      ; 1.624 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[3]       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[3]       ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[2]       ; scount[5]          ; clk        ; clk      ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[0]       ; scount[4]          ; clk        ; clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[3]       ; scount[5]          ; clk        ; clk      ; None                        ; None                      ; 1.545 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[1]       ; scount[3]          ; clk        ; clk      ; None                        ; None                      ; 1.544 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[5]       ; scount[6]          ; clk        ; clk      ; None                        ; None                      ; 1.530 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[2]       ; scount[4]          ; clk        ; clk      ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[0]       ; scount[3]          ; clk        ; clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[4]       ; scount[5]          ; clk        ; clk      ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[3]       ; scount[4]          ; clk        ; clk      ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[1]       ; scount[2]          ; clk        ; clk      ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[2]       ; scount[3]          ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[5]       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[5]       ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 1.427 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[4]       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[4]       ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 1.412 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[0]       ; scount[2]          ; clk        ; clk      ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[6]       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[6]       ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[1]       ; scount[1]          ; clk        ; clk      ; None                        ; None                      ; 1.033 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[3]       ; scount[3]          ; clk        ; clk      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[4]       ; scount[4]          ; clk        ; clk      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[6]       ; scount[6]          ; clk        ; clk      ; None                        ; None                      ; 1.015 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s2       ; cState.s3          ; clk        ; clk      ; None                        ; None                      ; 1.006 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s6       ; OEN~reg0           ; clk        ; clk      ; None                        ; None                      ; 1.002 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.sINIT    ; cState.s2          ; clk        ; clk      ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[2]       ; scount[2]          ; clk        ; clk      ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[5]       ; scount[5]          ; clk        ; clk      ; None                        ; None                      ; 0.997 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[0]       ; scount[1]          ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s6       ; cState.s7          ; clk        ; clk      ; None                        ; None                      ; 0.977 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s8       ; CT_R~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.scompare ; cState.s6          ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s3       ; cState.s4          ; clk        ; clk      ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.scompare ; cState.s5          ; clk        ; clk      ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s7       ; cState.s8          ; clk        ; clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s7       ; SubtractON[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s3       ; CT_R~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s3       ; SEN~reg0           ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s8       ; R_Sel~reg0         ; clk        ; clk      ; None                        ; None                      ; 0.661 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s4       ; SEN~reg0           ; clk        ; clk      ; None                        ; None                      ; 0.647 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s4       ; cState.scompare    ; clk        ; clk      ; None                        ; None                      ; 0.646 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s2       ; CT_IN~reg0         ; clk        ; clk      ; None                        ; None                      ; 0.633 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s5       ; OEN~reg0           ; clk        ; clk      ; None                        ; None                      ; 0.631 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; scount[0]       ; scount[0]          ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.s7       ; cState.s7          ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; cState.sEND     ; cState.sEND        ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-----------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+---------------------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From                ; To              ; To Clock ;
+-------+--------------+------------+---------------------+-----------------+----------+
; N/A   ; None         ; 6.010 ns   ; M[2]                ; cState.s4       ; clk      ;
; N/A   ; None         ; 6.006 ns   ; M[2]                ; cState.sEND     ; clk      ;
; N/A   ; None         ; 5.962 ns   ; M[1]                ; cState.s4       ; clk      ;
; N/A   ; None         ; 5.958 ns   ; M[1]                ; cState.sEND     ; clk      ;
; N/A   ; None         ; 5.903 ns   ; M[0]                ; cState.s4       ; clk      ;
; N/A   ; None         ; 5.899 ns   ; M[0]                ; cState.sEND     ; clk      ;
; N/A   ; None         ; 5.454 ns   ; reset               ; cState.s4       ; clk      ;
; N/A   ; None         ; 5.450 ns   ; reset               ; cState.sEND     ; clk      ;
; N/A   ; None         ; 5.171 ns   ; M[2]                ; cState.s3       ; clk      ;
; N/A   ; None         ; 5.143 ns   ; M[2]                ; cState.scompare ; clk      ;
; N/A   ; None         ; 5.123 ns   ; M[1]                ; cState.s3       ; clk      ;
; N/A   ; None         ; 5.095 ns   ; M[1]                ; cState.scompare ; clk      ;
; N/A   ; None         ; 5.064 ns   ; M[0]                ; cState.s3       ; clk      ;
; N/A   ; None         ; 5.036 ns   ; M[0]                ; cState.scompare ; clk      ;
; N/A   ; None         ; 4.910 ns   ; M[2]                ; cState.s8       ; clk      ;
; N/A   ; None         ; 4.879 ns   ; M[2]                ; cState.s6       ; clk      ;
; N/A   ; None         ; 4.868 ns   ; M[2]                ; cState.s5       ; clk      ;
; N/A   ; None         ; 4.862 ns   ; M[1]                ; cState.s8       ; clk      ;
; N/A   ; None         ; 4.831 ns   ; M[1]                ; cState.s6       ; clk      ;
; N/A   ; None         ; 4.820 ns   ; M[1]                ; cState.s5       ; clk      ;
; N/A   ; None         ; 4.803 ns   ; M[0]                ; cState.s8       ; clk      ;
; N/A   ; None         ; 4.772 ns   ; M[0]                ; cState.s6       ; clk      ;
; N/A   ; None         ; 4.761 ns   ; M[0]                ; cState.s5       ; clk      ;
; N/A   ; None         ; 4.727 ns   ; SubtractorStatus[1] ; cState.s7       ; clk      ;
; N/A   ; None         ; 4.693 ns   ; SubtractorStatus[0] ; cState.s7       ; clk      ;
; N/A   ; None         ; 4.615 ns   ; reset               ; cState.s3       ; clk      ;
; N/A   ; None         ; 4.587 ns   ; reset               ; cState.scompare ; clk      ;
; N/A   ; None         ; 4.556 ns   ; M[2]                ; cState.s7       ; clk      ;
; N/A   ; None         ; 4.552 ns   ; M[2]                ; cState.s2       ; clk      ;
; N/A   ; None         ; 4.508 ns   ; M[1]                ; cState.s7       ; clk      ;
; N/A   ; None         ; 4.504 ns   ; M[1]                ; cState.s2       ; clk      ;
; N/A   ; None         ; 4.449 ns   ; M[0]                ; cState.s7       ; clk      ;
; N/A   ; None         ; 4.445 ns   ; M[0]                ; cState.s2       ; clk      ;
; N/A   ; None         ; 4.354 ns   ; reset               ; cState.s8       ; clk      ;
; N/A   ; None         ; 4.323 ns   ; reset               ; cState.s6       ; clk      ;
; N/A   ; None         ; 4.312 ns   ; reset               ; cState.s5       ; clk      ;
; N/A   ; None         ; 4.059 ns   ; SubtractorStatus[1] ; cState.s8       ; clk      ;
; N/A   ; None         ; 4.040 ns   ; M[2]                ; cState.sINIT    ; clk      ;
; N/A   ; None         ; 4.000 ns   ; reset               ; cState.s7       ; clk      ;
; N/A   ; None         ; 3.996 ns   ; reset               ; cState.s2       ; clk      ;
; N/A   ; None         ; 3.992 ns   ; M[1]                ; cState.sINIT    ; clk      ;
; N/A   ; None         ; 3.933 ns   ; M[0]                ; cState.sINIT    ; clk      ;
; N/A   ; None         ; 3.846 ns   ; comp_res            ; cState.s5       ; clk      ;
; N/A   ; None         ; 3.843 ns   ; comp_res            ; cState.s6       ; clk      ;
; N/A   ; None         ; 3.484 ns   ; reset               ; cState.sINIT    ; clk      ;
; N/A   ; None         ; 3.345 ns   ; SubtractorStatus[0] ; cState.s8       ; clk      ;
+-------+--------------+------------+---------------------+-----------------+----------+


+-------------------------------------------------------------------------------------+
; tco                                                                                 ;
+-------+--------------+------------+--------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To            ; From Clock ;
+-------+--------------+------------+--------------------+---------------+------------+
; N/A   ; None         ; 10.692 ns  ; Status[1]~reg0     ; Status[1]     ; clk        ;
; N/A   ; None         ; 9.052 ns   ; CT_IN~reg0         ; CT_IN         ; clk        ;
; N/A   ; None         ; 8.187 ns   ; OEN~reg0           ; OEN           ; clk        ;
; N/A   ; None         ; 8.155 ns   ; SEN~reg0           ; SEN           ; clk        ;
; N/A   ; None         ; 7.624 ns   ; SubtractON[1]~reg0 ; SubtractON[1] ; clk        ;
; N/A   ; None         ; 7.260 ns   ; Status[0]~reg0     ; Status[0]     ; clk        ;
; N/A   ; None         ; 7.240 ns   ; SLOAD~reg0         ; SLOAD         ; clk        ;
; N/A   ; None         ; 7.161 ns   ; R_Sel~reg0         ; R_Sel         ; clk        ;
; N/A   ; None         ; 7.044 ns   ; CT_R~reg0          ; CT_R          ; clk        ;
+-------+--------------+------------+--------------------+---------------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+---------------------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From                ; To              ; To Clock ;
+---------------+-------------+-----------+---------------------+-----------------+----------+
; N/A           ; None        ; -3.097 ns ; SubtractorStatus[0] ; cState.s8       ; clk      ;
; N/A           ; None        ; -3.236 ns ; reset               ; cState.sINIT    ; clk      ;
; N/A           ; None        ; -3.595 ns ; comp_res            ; cState.s6       ; clk      ;
; N/A           ; None        ; -3.598 ns ; comp_res            ; cState.s5       ; clk      ;
; N/A           ; None        ; -3.685 ns ; M[0]                ; cState.sINIT    ; clk      ;
; N/A           ; None        ; -3.744 ns ; M[1]                ; cState.sINIT    ; clk      ;
; N/A           ; None        ; -3.748 ns ; reset               ; cState.s2       ; clk      ;
; N/A           ; None        ; -3.752 ns ; reset               ; cState.s7       ; clk      ;
; N/A           ; None        ; -3.792 ns ; M[2]                ; cState.sINIT    ; clk      ;
; N/A           ; None        ; -3.811 ns ; SubtractorStatus[1] ; cState.s8       ; clk      ;
; N/A           ; None        ; -4.064 ns ; reset               ; cState.s5       ; clk      ;
; N/A           ; None        ; -4.075 ns ; reset               ; cState.s6       ; clk      ;
; N/A           ; None        ; -4.106 ns ; reset               ; cState.s8       ; clk      ;
; N/A           ; None        ; -4.197 ns ; M[0]                ; cState.s2       ; clk      ;
; N/A           ; None        ; -4.201 ns ; M[0]                ; cState.s7       ; clk      ;
; N/A           ; None        ; -4.256 ns ; M[1]                ; cState.s2       ; clk      ;
; N/A           ; None        ; -4.260 ns ; M[1]                ; cState.s7       ; clk      ;
; N/A           ; None        ; -4.304 ns ; M[2]                ; cState.s2       ; clk      ;
; N/A           ; None        ; -4.308 ns ; M[2]                ; cState.s7       ; clk      ;
; N/A           ; None        ; -4.339 ns ; reset               ; cState.scompare ; clk      ;
; N/A           ; None        ; -4.367 ns ; reset               ; cState.s3       ; clk      ;
; N/A           ; None        ; -4.367 ns ; reset               ; cState.s4       ; clk      ;
; N/A           ; None        ; -4.373 ns ; reset               ; cState.sEND     ; clk      ;
; N/A           ; None        ; -4.445 ns ; SubtractorStatus[0] ; cState.s7       ; clk      ;
; N/A           ; None        ; -4.479 ns ; SubtractorStatus[1] ; cState.s7       ; clk      ;
; N/A           ; None        ; -4.513 ns ; M[0]                ; cState.s5       ; clk      ;
; N/A           ; None        ; -4.524 ns ; M[0]                ; cState.s6       ; clk      ;
; N/A           ; None        ; -4.555 ns ; M[0]                ; cState.s8       ; clk      ;
; N/A           ; None        ; -4.572 ns ; M[1]                ; cState.s5       ; clk      ;
; N/A           ; None        ; -4.583 ns ; M[1]                ; cState.s6       ; clk      ;
; N/A           ; None        ; -4.614 ns ; M[1]                ; cState.s8       ; clk      ;
; N/A           ; None        ; -4.620 ns ; M[2]                ; cState.s5       ; clk      ;
; N/A           ; None        ; -4.631 ns ; M[2]                ; cState.s6       ; clk      ;
; N/A           ; None        ; -4.662 ns ; M[2]                ; cState.s8       ; clk      ;
; N/A           ; None        ; -4.788 ns ; M[0]                ; cState.scompare ; clk      ;
; N/A           ; None        ; -4.816 ns ; M[0]                ; cState.s3       ; clk      ;
; N/A           ; None        ; -4.816 ns ; M[0]                ; cState.s4       ; clk      ;
; N/A           ; None        ; -4.822 ns ; M[0]                ; cState.sEND     ; clk      ;
; N/A           ; None        ; -4.847 ns ; M[1]                ; cState.scompare ; clk      ;
; N/A           ; None        ; -4.875 ns ; M[1]                ; cState.s3       ; clk      ;
; N/A           ; None        ; -4.875 ns ; M[1]                ; cState.s4       ; clk      ;
; N/A           ; None        ; -4.881 ns ; M[1]                ; cState.sEND     ; clk      ;
; N/A           ; None        ; -4.895 ns ; M[2]                ; cState.scompare ; clk      ;
; N/A           ; None        ; -4.923 ns ; M[2]                ; cState.s3       ; clk      ;
; N/A           ; None        ; -4.923 ns ; M[2]                ; cState.s4       ; clk      ;
; N/A           ; None        ; -4.929 ns ; M[2]                ; cState.sEND     ; clk      ;
+---------------+-------------+-----------+---------------------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 29 09:40:12 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dividerfsm -c dividerfsm --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "cState.s8" and destination register "cState.s4"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.053 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y10_N19; Fanout = 3; REG Node = 'cState.s8'
            Info: 2: + IC(0.602 ns) + CELL(0.521 ns) = 1.123 ns; Loc. = LCCOMB_X5_Y10_N22; Fanout = 2; COMB Node = 'cState~18'
            Info: 3: + IC(0.313 ns) + CELL(0.521 ns) = 1.957 ns; Loc. = LCCOMB_X5_Y10_N2; Fanout = 1; COMB Node = 'cState~19'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.053 ns; Loc. = LCFF_X5_Y10_N3; Fanout = 2; REG Node = 'cState.s4'
            Info: Total cell delay = 1.138 ns ( 55.43 % )
            Info: Total interconnect delay = 0.915 ns ( 44.57 % )
        Info: - Smallest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X5_Y10_N3; Fanout = 2; REG Node = 'cState.s4'
                Info: Total cell delay = 1.628 ns ( 56.94 % )
                Info: Total interconnect delay = 1.231 ns ( 43.06 % )
            Info: - Longest clock path from clock "clk" to source register is 2.858 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X4_Y10_N19; Fanout = 3; REG Node = 'cState.s8'
                Info: Total cell delay = 1.628 ns ( 56.96 % )
                Info: Total interconnect delay = 1.230 ns ( 43.04 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "cState.s4" (data pin = "M[2]", clock pin = "clk") is 6.010 ns
    Info: + Longest pin to register delay is 8.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'M[2]'
        Info: 2: + IC(5.460 ns) + CELL(0.516 ns) = 6.840 ns; Loc. = LCCOMB_X4_Y10_N2; Fanout = 11; COMB Node = 'cState~14'
        Info: 3: + IC(0.593 ns) + CELL(0.544 ns) = 7.977 ns; Loc. = LCCOMB_X5_Y10_N22; Fanout = 2; COMB Node = 'cState~18'
        Info: 4: + IC(0.313 ns) + CELL(0.521 ns) = 8.811 ns; Loc. = LCCOMB_X5_Y10_N2; Fanout = 1; COMB Node = 'cState~19'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 8.907 ns; Loc. = LCFF_X5_Y10_N3; Fanout = 2; REG Node = 'cState.s4'
        Info: Total cell delay = 2.541 ns ( 28.53 % )
        Info: Total interconnect delay = 6.366 ns ( 71.47 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X5_Y10_N3; Fanout = 2; REG Node = 'cState.s4'
        Info: Total cell delay = 1.628 ns ( 56.94 % )
        Info: Total interconnect delay = 1.231 ns ( 43.06 % )
Info: tco from clock "clk" to destination pin "Status[1]" through register "Status[1]~reg0" is 10.692 ns
    Info: + Longest clock path from clock "clk" to source register is 2.855 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X13_Y6_N29; Fanout = 1; REG Node = 'Status[1]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.02 % )
        Info: Total interconnect delay = 1.227 ns ( 42.98 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.560 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N29; Fanout = 1; REG Node = 'Status[1]~reg0'
        Info: 2: + IC(4.740 ns) + CELL(2.820 ns) = 7.560 ns; Loc. = PIN_H17; Fanout = 0; PIN Node = 'Status[1]'
        Info: Total cell delay = 2.820 ns ( 37.30 % )
        Info: Total interconnect delay = 4.740 ns ( 62.70 % )
Info: th for register "cState.s8" (data pin = "SubtractorStatus[0]", clock pin = "clk") is -3.097 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.858 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X4_Y10_N19; Fanout = 3; REG Node = 'cState.s8'
        Info: Total cell delay = 1.628 ns ( 56.96 % )
        Info: Total interconnect delay = 1.230 ns ( 43.04 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.241 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N3; Fanout = 2; PIN Node = 'SubtractorStatus[0]'
        Info: 2: + IC(5.124 ns) + CELL(0.177 ns) = 6.145 ns; Loc. = LCCOMB_X4_Y10_N18; Fanout = 1; COMB Node = 'cState~25'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.241 ns; Loc. = LCFF_X4_Y10_N19; Fanout = 3; REG Node = 'cState.s8'
        Info: Total cell delay = 1.117 ns ( 17.90 % )
        Info: Total interconnect delay = 5.124 ns ( 82.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Wed Nov 29 09:40:13 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


