TimeQuest Timing Analyzer report for adda_vga
Tue Feb 22 17:07:01 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'
 14. Slow 1200mV 85C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 15. Slow 1200mV 85C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 16. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 18. Slow 1200mV 85C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'
 19. Slow 1200mV 85C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 20. Slow 1200mV 85C Model Hold: 'sys_clk'
 21. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 23. Slow 1200mV 85C Model Removal: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'sys_clk'
 47. Slow 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'
 48. Slow 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 49. Slow 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 50. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 52. Slow 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'
 53. Slow 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 54. Slow 1200mV 0C Model Hold: 'sys_clk'
 55. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Recovery: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 57. Slow 1200mV 0C Model Removal: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. Slow 1200mV 0C Model Metastability Report
 74. Fast 1200mV 0C Model Setup Summary
 75. Fast 1200mV 0C Model Hold Summary
 76. Fast 1200mV 0C Model Recovery Summary
 77. Fast 1200mV 0C Model Removal Summary
 78. Fast 1200mV 0C Model Minimum Pulse Width Summary
 79. Fast 1200mV 0C Model Setup: 'sys_clk'
 80. Fast 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'
 81. Fast 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 82. Fast 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 83. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 85. Fast 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'
 86. Fast 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 87. Fast 1200mV 0C Model Hold: 'sys_clk'
 88. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Recovery: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 90. Fast 1200mV 0C Model Removal: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Propagation Delay
101. Minimum Propagation Delay
102. Output Enable Times
103. Minimum Output Enable Times
104. Output Disable Times
105. Minimum Output Disable Times
106. Fast 1200mV 0C Model Metastability Report
107. Multicorner Timing Analysis Summary
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Progagation Delay
113. Minimum Progagation Delay
114. Board Trace Model Assignments
115. Input Transition Times
116. Signal Integrity Metrics (Slow 1200mv 0c Model)
117. Signal Integrity Metrics (Slow 1200mv 85c Model)
118. Signal Integrity Metrics (Fast 1200mv 0c Model)
119. Setup Transfers
120. Hold Transfers
121. Recovery Transfers
122. Removal Transfers
123. Report TCCS
124. Report RSKM
125. Unconstrained Paths
126. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; adda_vga                                                           ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] }                    ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { i2c_ctrl:i2c_ctrl_inst|i2c_clk }                           ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { i2c_ctrl:i2c_ctrl_inst|state.RD_DATA }                     ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 38.6 MHz   ; 38.6 MHz        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 151.19 MHz ; 151.19 MHz      ; sys_clk                                                  ;      ;
; 209.38 MHz ; 209.38 MHz      ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;      ;
; 242.37 MHz ; 242.37 MHz      ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+----------------------------------------------------------+----------+---------------+
; Clock                                                    ; Slack    ; End Point TNS ;
+----------------------------------------------------------+----------+---------------+
; sys_clk                                                  ; -133.322 ; -1719.551     ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; -5.715   ; -11.151       ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -3.776   ; -430.689      ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; -1.397   ; -3.960        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.092   ; 0.000         ;
+----------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; -1.112 ; -6.731        ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; -0.968 ; -5.894        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -0.584 ; -7.251        ;
; sys_clk                                                  ; 0.322  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -3.608 ; -3.608        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                         ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.737 ; 0.000         ;
+---------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -3.201 ; -298.864      ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; 0.216  ; 0.000         ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; 0.284  ; 0.000         ;
; sys_clk                                                  ; 9.753  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.715 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                           ;
+----------+--------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                            ; To Node                                                                                                ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -133.322 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 133.482    ;
; -133.074 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 133.234    ;
; -132.900 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 133.060    ;
; -132.630 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 132.790    ;
; -132.525 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 132.685    ;
; -132.517 ; adda_ctrl:adda_ctrl_inst|fre_cnt[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 132.677    ;
; -132.483 ; adda_ctrl:adda_ctrl_inst|fre_cnt[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.327     ; 132.647    ;
; -132.164 ; adda_ctrl:adda_ctrl_inst|fre_cnt[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 132.324    ;
; -132.158 ; adda_ctrl:adda_ctrl_inst|fre_cnt[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.337     ; 132.312    ;
; -132.107 ; adda_ctrl:adda_ctrl_inst|fre_cnt[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 132.267    ;
; -131.685 ; adda_ctrl:adda_ctrl_inst|fre_cnt[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 131.845    ;
; -131.552 ; adda_ctrl:adda_ctrl_inst|fre_cnt[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 131.712    ;
; -131.511 ; adda_ctrl:adda_ctrl_inst|fre_cnt[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.336     ; 131.666    ;
; -131.391 ; adda_ctrl:adda_ctrl_inst|fre_cnt[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 131.551    ;
; -131.348 ; adda_ctrl:adda_ctrl_inst|fre_cnt[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.333     ; 131.506    ;
; -131.340 ; adda_ctrl:adda_ctrl_inst|fre_cnt[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.336     ; 131.495    ;
; -131.265 ; adda_ctrl:adda_ctrl_inst|fre_cnt[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 131.425    ;
; -130.845 ; adda_ctrl:adda_ctrl_inst|fre_cnt[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 131.005    ;
; -130.695 ; adda_ctrl:adda_ctrl_inst|fre_cnt[13] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 130.855    ;
; -130.409 ; adda_ctrl:adda_ctrl_inst|fre_cnt[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 130.569    ;
; -130.232 ; adda_ctrl:adda_ctrl_inst|fre_cnt[12] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 130.392    ;
; -130.156 ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.335     ; 130.312    ;
; -130.026 ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 130.186    ;
; -129.988 ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 130.148    ;
; -129.978 ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 130.138    ;
; -129.920 ; adda_ctrl:adda_ctrl_inst|fre_cnt[11] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 130.080    ;
; -129.565 ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.335     ; 129.721    ;
; -129.374 ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 129.534    ;
; -129.141 ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 129.301    ;
; -129.048 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 129.173    ;
; -129.001 ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 129.161    ;
; -128.800 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 128.925    ;
; -128.698 ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.331     ; 128.858    ;
; -128.626 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 128.751    ;
; -128.377 ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.334     ; 128.534    ;
; -128.356 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 128.481    ;
; -128.251 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 128.376    ;
; -128.243 ; adda_ctrl:adda_ctrl_inst|fre_cnt[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 128.368    ;
; -128.209 ; adda_ctrl:adda_ctrl_inst|fre_cnt[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.362     ; 128.338    ;
; -127.890 ; adda_ctrl:adda_ctrl_inst|fre_cnt[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 128.015    ;
; -127.884 ; adda_ctrl:adda_ctrl_inst|fre_cnt[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.372     ; 128.003    ;
; -127.833 ; adda_ctrl:adda_ctrl_inst|fre_cnt[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 127.958    ;
; -127.411 ; adda_ctrl:adda_ctrl_inst|fre_cnt[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 127.536    ;
; -127.278 ; adda_ctrl:adda_ctrl_inst|fre_cnt[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 127.403    ;
; -127.237 ; adda_ctrl:adda_ctrl_inst|fre_cnt[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.371     ; 127.357    ;
; -127.117 ; adda_ctrl:adda_ctrl_inst|fre_cnt[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 127.242    ;
; -127.074 ; adda_ctrl:adda_ctrl_inst|fre_cnt[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.368     ; 127.197    ;
; -127.066 ; adda_ctrl:adda_ctrl_inst|fre_cnt[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.371     ; 127.186    ;
; -126.991 ; adda_ctrl:adda_ctrl_inst|fre_cnt[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 127.116    ;
; -126.571 ; adda_ctrl:adda_ctrl_inst|fre_cnt[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 126.696    ;
; -126.421 ; adda_ctrl:adda_ctrl_inst|fre_cnt[13] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 126.546    ;
; -126.135 ; adda_ctrl:adda_ctrl_inst|fre_cnt[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 126.260    ;
; -125.958 ; adda_ctrl:adda_ctrl_inst|fre_cnt[12] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 126.083    ;
; -125.882 ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 126.003    ;
; -125.752 ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 125.877    ;
; -125.714 ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 125.839    ;
; -125.704 ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 125.829    ;
; -125.646 ; adda_ctrl:adda_ctrl_inst|fre_cnt[11] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 125.771    ;
; -125.291 ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 125.412    ;
; -125.100 ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 125.225    ;
; -124.867 ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 124.992    ;
; -124.727 ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 124.852    ;
; -124.424 ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 124.549    ;
; -124.151 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 124.272    ;
; -124.103 ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.369     ; 124.225    ;
; -123.903 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 124.024    ;
; -123.729 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 123.850    ;
; -123.459 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 123.580    ;
; -123.354 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 123.475    ;
; -123.346 ; adda_ctrl:adda_ctrl_inst|fre_cnt[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 123.467    ;
; -123.312 ; adda_ctrl:adda_ctrl_inst|fre_cnt[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.366     ; 123.437    ;
; -122.993 ; adda_ctrl:adda_ctrl_inst|fre_cnt[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 123.114    ;
; -122.987 ; adda_ctrl:adda_ctrl_inst|fre_cnt[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.376     ; 123.102    ;
; -122.936 ; adda_ctrl:adda_ctrl_inst|fre_cnt[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 123.057    ;
; -122.514 ; adda_ctrl:adda_ctrl_inst|fre_cnt[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 122.635    ;
; -122.381 ; adda_ctrl:adda_ctrl_inst|fre_cnt[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 122.502    ;
; -122.340 ; adda_ctrl:adda_ctrl_inst|fre_cnt[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.375     ; 122.456    ;
; -122.220 ; adda_ctrl:adda_ctrl_inst|fre_cnt[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 122.341    ;
; -122.177 ; adda_ctrl:adda_ctrl_inst|fre_cnt[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.372     ; 122.296    ;
; -122.169 ; adda_ctrl:adda_ctrl_inst|fre_cnt[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.375     ; 122.285    ;
; -122.094 ; adda_ctrl:adda_ctrl_inst|fre_cnt[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 122.215    ;
; -121.674 ; adda_ctrl:adda_ctrl_inst|fre_cnt[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 121.795    ;
; -121.524 ; adda_ctrl:adda_ctrl_inst|fre_cnt[13] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 121.645    ;
; -121.238 ; adda_ctrl:adda_ctrl_inst|fre_cnt[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 121.359    ;
; -121.061 ; adda_ctrl:adda_ctrl_inst|fre_cnt[12] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 121.182    ;
; -120.985 ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.374     ; 121.102    ;
; -120.855 ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 120.976    ;
; -120.817 ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 120.938    ;
; -120.807 ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 120.928    ;
; -120.749 ; adda_ctrl:adda_ctrl_inst|fre_cnt[11] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 120.870    ;
; -120.394 ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.374     ; 120.511    ;
; -120.203 ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 120.324    ;
; -119.970 ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 120.091    ;
; -119.830 ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 119.951    ;
; -119.527 ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 119.648    ;
; -119.206 ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.373     ; 119.324    ;
; -118.986 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 119.107    ;
; -118.738 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 118.859    ;
; -118.564 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 118.685    ;
; -118.294 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.370     ; 118.415    ;
+----------+--------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'                                                                                                                                                 ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; -5.715 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.258     ; 3.832      ;
; -5.657 ; i2c_ctrl:i2c_ctrl_inst|state.START_2       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.258     ; 3.774      ;
; -5.468 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.257     ; 3.586      ;
; -5.465 ; adda_ctrl:adda_ctrl_inst|wr_data[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.626     ; 3.214      ;
; -5.461 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.257     ; 3.579      ;
; -5.371 ; i2c_ctrl:i2c_ctrl_inst|state.START_1       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.258     ; 3.488      ;
; -5.364 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.258     ; 3.481      ;
; -5.342 ; adda_ctrl:adda_ctrl_inst|wr_data[3]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.626     ; 3.091      ;
; -5.331 ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.257     ; 3.449      ;
; -5.297 ; adda_ctrl:adda_ctrl_inst|wr_data[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.626     ; 3.046      ;
; -5.265 ; adda_ctrl:adda_ctrl_inst|wr_data[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.626     ; 3.014      ;
; -5.262 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.257     ; 3.380      ;
; -5.245 ; adda_ctrl:adda_ctrl_inst|wr_data[6]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.625     ; 2.995      ;
; -5.128 ; adda_ctrl:adda_ctrl_inst|wr_data[7]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.625     ; 2.878      ;
; -5.127 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.257     ; 3.245      ;
; -5.053 ; adda_ctrl:adda_ctrl_inst|wr_data[5]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.625     ; 2.803      ;
; -5.037 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.258     ; 3.154      ;
; -4.950 ; adda_ctrl:adda_ctrl_inst|wr_data[4]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.625     ; 2.700      ;
; -4.822 ; adda_ctrl:adda_ctrl_inst|byte_addr[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.257     ; 2.940      ;
; -4.575 ; i2c_ctrl:i2c_ctrl_inst|state.STOP          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.258     ; 2.692      ;
; -4.048 ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.794      ; 4.217      ;
; -3.985 ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.256     ; 2.104      ;
; -3.974 ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.794      ; 4.143      ;
; -3.717 ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.794      ; 3.886      ;
; -3.447 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.794      ; 3.616      ;
; -3.381 ; i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.594      ; 3.350      ;
; -1.563 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.345      ; 2.045      ;
; -1.478 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.106      ; 3.230      ;
; -1.249 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.479      ; 2.048      ;
; -1.201 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.175      ; 2.092      ;
; -0.967 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.345      ; 1.949      ;
; -0.890 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.106      ; 3.142      ;
; -0.687 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.175      ; 2.078      ;
; -0.682 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.323      ; 2.048      ;
; -0.654 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.479      ; 1.953      ;
; -0.341 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.847      ; 1.964      ;
; -0.224 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.352      ; 2.047      ;
; -0.164 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.406      ; 2.043      ;
; -0.087 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.323      ; 1.953      ;
; -0.012 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.176      ; 1.965      ;
; 0.164  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.847      ; 1.959      ;
; 0.371  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.352      ; 1.952      ;
; 0.431  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.406      ; 1.948      ;
; 0.493  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.176      ; 1.960      ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                    ;
+--------+---------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -3.776 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.697      ;
; -3.776 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.697      ;
; -3.776 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.697      ;
; -3.776 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.697      ;
; -3.776 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.697      ;
; -3.776 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.697      ;
; -3.776 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.697      ;
; -3.776 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.697      ;
; -3.776 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.697      ;
; -3.699 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.620      ;
; -3.699 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.620      ;
; -3.699 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.620      ;
; -3.699 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.620      ;
; -3.699 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.620      ;
; -3.699 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.620      ;
; -3.699 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.620      ;
; -3.699 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.620      ;
; -3.699 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.620      ;
; -3.697 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.618      ;
; -3.697 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.618      ;
; -3.697 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.618      ;
; -3.697 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.618      ;
; -3.697 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.618      ;
; -3.697 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.618      ;
; -3.697 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.618      ;
; -3.697 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.618      ;
; -3.697 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.618      ;
; -3.690 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.611      ;
; -3.690 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.611      ;
; -3.690 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.611      ;
; -3.690 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.611      ;
; -3.690 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.611      ;
; -3.690 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.611      ;
; -3.690 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.611      ;
; -3.690 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.611      ;
; -3.690 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.611      ;
; -3.579 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.500      ;
; -3.579 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.500      ;
; -3.579 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.500      ;
; -3.579 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.500      ;
; -3.579 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.500      ;
; -3.579 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.500      ;
; -3.579 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.500      ;
; -3.579 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.500      ;
; -3.579 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.500      ;
; -3.571 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.492      ;
; -3.571 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.492      ;
; -3.571 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.492      ;
; -3.571 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.492      ;
; -3.571 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.492      ;
; -3.571 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.492      ;
; -3.571 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.492      ;
; -3.571 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.492      ;
; -3.571 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.492      ;
; -3.505 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.426      ;
; -3.505 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.426      ;
; -3.505 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.426      ;
; -3.505 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.426      ;
; -3.505 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.426      ;
; -3.505 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.426      ;
; -3.505 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.426      ;
; -3.505 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.426      ;
; -3.505 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.426      ;
; -3.480 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.402      ;
; -3.480 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.402      ;
; -3.480 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.402      ;
; -3.480 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.402      ;
; -3.480 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.402      ;
; -3.480 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.402      ;
; -3.480 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.402      ;
; -3.480 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.402      ;
; -3.480 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.402      ;
; -3.476 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.398      ;
; -3.476 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.398      ;
; -3.476 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.398      ;
; -3.476 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.398      ;
; -3.476 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.398      ;
; -3.476 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.398      ;
; -3.476 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.398      ;
; -3.476 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.398      ;
; -3.476 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.398      ;
; -3.465 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.387      ;
; -3.465 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.387      ;
; -3.465 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.387      ;
; -3.465 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.387      ;
; -3.465 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.387      ;
; -3.465 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.387      ;
; -3.465 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.387      ;
; -3.465 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.387      ;
; -3.465 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.387      ;
; -3.459 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.380      ;
; -3.459 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.380      ;
; -3.459 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.380      ;
; -3.459 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.380      ;
; -3.459 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.380      ;
; -3.459 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.380      ;
; -3.459 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.380      ;
; -3.459 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.380      ;
; -3.459 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.080     ; 4.380      ;
; -3.446 ; adda_ctrl:adda_ctrl_inst|cnt_wait[12] ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.079     ; 4.368      ;
+--------+---------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                          ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock                         ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.397 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.415      ; 1.949      ;
; -0.993 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.415      ; 2.045      ;
; -0.957 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.405      ; 2.078      ;
; -0.924 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.709      ; 1.953      ;
; -0.519 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.709      ; 2.048      ;
; -0.517 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.393      ; 1.953      ;
; -0.471 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.405      ; 2.092      ;
; -0.112 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.393      ; 2.048      ;
; -0.106 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.077      ; 1.959      ;
; -0.059 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.422      ; 1.952      ;
; 0.160  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.635      ; 1.948      ;
; 0.223  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.406      ; 1.960      ;
; 0.346  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.422      ; 2.047      ;
; 0.389  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.077      ; 1.964      ;
; 0.565  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.635      ; 2.043      ;
; 0.718  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.406      ; 1.965      ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+--------+--------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.092 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.828     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.192 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.726     ;
; 14.479 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|FRE[2]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.650     ; 2.822      ;
; 14.492 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|FRE[1]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.650     ; 2.809      ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.619 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 25.299     ;
; 14.725 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|FRE[1]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.650     ; 2.576      ;
; 14.874 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|FRE[2]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.650     ; 2.427      ;
; 15.131 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|FRE[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.653     ; 2.167      ;
; 15.443 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|FRE[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.653     ; 1.855      ;
; 15.492 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.822      ;
; 15.537 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|FRE[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.653     ; 1.761      ;
; 15.855 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.459      ;
; 15.912 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.402      ;
; 15.921 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.393      ;
; 15.927 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.387      ;
; 15.937 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.377      ;
; 15.941 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.373      ;
; 15.942 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.372      ;
; 15.944 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.370      ;
; 15.949 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.365      ;
; 16.021 ; key_control:key_control_inst|RAN_select[1] ; vga_wave_pic:vga_wave_pic_inst|RAN[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.636     ; 1.294      ;
; 16.035 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.279      ;
; 16.194 ; key_control:key_control_inst|RAN_select[1] ; vga_wave_pic:vga_wave_pic_inst|RAN[1]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.636     ; 1.121      ;
; 16.286 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.028      ;
; 16.299 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.015      ;
; 16.300 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.014      ;
; 16.303 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 1.011      ;
; 16.316 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.637     ; 0.998      ;
; 16.421 ; key_control:key_control_inst|RAN_select[0] ; vga_wave_pic:vga_wave_pic_inst|RAN[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.636     ; 0.894      ;
; 19.497 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.425     ;
; 19.512 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 20.411     ;
; 19.556 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 20.367     ;
; 19.732 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 20.191     ;
; 19.754 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.168     ;
; 19.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 20.154     ;
; 19.813 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 20.110     ;
; 19.835 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 20.088     ;
; 19.859 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 20.064     ;
; 19.880 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 20.042     ;
; 19.945 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.977     ;
; 19.980 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.943     ;
; 19.989 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.934     ;
; 20.000 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.923     ;
; 20.074 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.848     ;
; 20.084 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.839     ;
; 20.092 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.831     ;
; 20.116 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.807     ;
; 20.119 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.803     ;
; 20.137 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.785     ;
; 20.202 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.720     ;
; 20.237 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.686     ;
; 20.252 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.670     ;
; 20.257 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.666     ;
; 20.331 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.591     ;
; 20.341 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.582     ;
; 20.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.566     ;
; 20.376 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.546     ;
; 20.432 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.490     ;
; 20.509 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.413     ;
; 20.513 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.409     ;
; 20.613 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.309     ;
; 20.684 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.238     ;
; 20.689 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.233     ;
; 20.703 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 19.220     ;
; 20.770 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 19.152     ;
; 20.940 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 18.969     ;
; 20.941 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 18.981     ;
; 20.960 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 18.963     ;
; 21.082 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 18.834     ;
; 21.083 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 18.833     ;
; 21.097 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 18.820     ;
; 21.098 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 18.819     ;
; 21.141 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 18.776     ;
+--------+--------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                           ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock                         ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.112 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.829      ; 1.978      ;
; -1.041 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.753      ; 1.973      ;
; -0.869 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.506      ; 1.898      ;
; -0.816 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.532      ; 1.977      ;
; -0.811 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.524      ; 1.974      ;
; -0.785 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.501      ; 1.977      ;
; -0.770 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.506      ; 1.997      ;
; -0.706 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.829      ; 1.884      ;
; -0.634 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.753      ; 1.880      ;
; -0.527 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.163      ; 1.897      ;
; -0.410 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.532      ; 1.883      ;
; -0.404 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.524      ; 1.881      ;
; -0.378 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.501      ; 1.884      ;
; -0.376 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.506      ; 1.891      ;
; -0.293 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.506      ; 1.974      ;
; -0.033 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.163      ; 1.891      ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'                                                                                                                                                  ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.968 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.591      ; 1.884      ;
; -0.896 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.515      ; 1.880      ;
; -0.860 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.482      ; 1.883      ;
; -0.854 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.474      ; 1.881      ;
; -0.828 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.451      ; 1.884      ;
; -0.638 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.268      ; 1.891      ;
; -0.555 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.268      ; 1.974      ;
; -0.374 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.591      ; 1.978      ;
; -0.303 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.515      ; 1.973      ;
; -0.295 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 1.925      ; 1.891      ;
; -0.266 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.482      ; 1.977      ;
; -0.261 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.474      ; 1.974      ;
; -0.235 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.451      ; 1.977      ;
; -0.131 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.268      ; 1.898      ;
; -0.032 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.268      ; 1.997      ;
; 0.211  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 1.925      ; 1.897      ;
; 0.452  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.193      ; 2.906      ;
; 1.014  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.193      ; 2.968      ;
; 2.274  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.957      ; 2.741      ;
; 2.481  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.957      ; 2.948      ;
; 2.627  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.957      ; 3.094      ;
; 2.810  ; i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.764      ; 3.084      ;
; 2.865  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.957      ; 3.332      ;
; 3.458  ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.013     ; 1.955      ;
; 4.068  ; i2c_ctrl:i2c_ctrl_inst|state.STOP          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.014     ; 2.564      ;
; 4.304  ; adda_ctrl:adda_ctrl_inst|byte_addr[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.014     ; 2.800      ;
; 4.393  ; adda_ctrl:adda_ctrl_inst|wr_data[4]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.373     ; 2.530      ;
; 4.405  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.014     ; 2.901      ;
; 4.463  ; adda_ctrl:adda_ctrl_inst|wr_data[5]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.373     ; 2.600      ;
; 4.486  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.013     ; 2.983      ;
; 4.529  ; adda_ctrl:adda_ctrl_inst|wr_data[7]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.373     ; 2.666      ;
; 4.573  ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.014     ; 3.069      ;
; 4.626  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.013     ; 3.123      ;
; 4.634  ; adda_ctrl:adda_ctrl_inst|wr_data[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.374     ; 2.770      ;
; 4.649  ; adda_ctrl:adda_ctrl_inst|wr_data[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.374     ; 2.785      ;
; 4.663  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.014     ; 3.159      ;
; 4.677  ; adda_ctrl:adda_ctrl_inst|wr_data[3]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.374     ; 2.813      ;
; 4.680  ; adda_ctrl:adda_ctrl_inst|wr_data[6]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.373     ; 2.817      ;
; 4.814  ; i2c_ctrl:i2c_ctrl_inst|state.START_1       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.014     ; 3.310      ;
; 4.835  ; adda_ctrl:adda_ctrl_inst|wr_data[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.374     ; 2.971      ;
; 4.840  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.013     ; 3.337      ;
; 4.842  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.013     ; 3.339      ;
; 4.993  ; i2c_ctrl:i2c_ctrl_inst|state.START_2       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.014     ; 3.489      ;
; 5.103  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.014     ; 3.599      ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                                          ; Launch Clock                          ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------+--------------+------------+------------+
; -0.584 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.364      ; 3.263      ;
; -0.555 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.364      ; 3.292      ;
; -0.531 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.364      ; 3.316      ;
; -0.490 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.365      ; 3.358      ;
; -0.480 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.363      ; 3.366      ;
; -0.474 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.363      ; 3.372      ;
; -0.463 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.364      ; 3.384      ;
; -0.454 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.364      ; 3.393      ;
; -0.423 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|i2c_end                                                                                                                   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.365      ; 3.425      ;
; -0.365 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.362      ; 3.480      ;
; -0.317 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.STOP                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.364      ; 3.530      ;
; -0.288 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.362      ; 3.557      ;
; -0.213 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.364      ; 3.634      ;
; -0.201 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.364      ; 3.646      ;
; -0.191 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.658      ;
; -0.191 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.658      ;
; -0.191 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.658      ;
; -0.191 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.658      ;
; -0.191 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.658      ;
; -0.191 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.658      ;
; -0.191 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.658      ;
; -0.191 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.658      ;
; -0.149 ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.519      ; 1.592      ;
; -0.123 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.363      ; 3.723      ;
; -0.120 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.363      ; 3.726      ;
; -0.118 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.363      ; 3.728      ;
; -0.013 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.312      ; 1.782      ;
; 0.002  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.363      ; 3.348      ;
; 0.031  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.START_2                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.364      ; 3.878      ;
; 0.056  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.364      ; 3.403      ;
; 0.080  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.IDLE                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.512      ; 2.075      ;
; 0.084  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.933      ;
; 0.084  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.933      ;
; 0.084  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.933      ;
; 0.084  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.933      ;
; 0.084  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.933      ;
; 0.084  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.933      ;
; 0.084  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.933      ;
; 0.084  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.366      ; 3.933      ;
; 0.086  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.190      ; 1.498      ;
; 0.087  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.021      ; 1.330      ;
; 0.128  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.STOP                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.364      ; 3.475      ;
; 0.149  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.365      ; 3.497      ;
; 0.151  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.364      ; 3.498      ;
; 0.155  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.364      ; 3.502      ;
; 0.156  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.364      ; 3.503      ;
; 0.162  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.364      ; 3.509      ;
; 0.174  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.363      ; 3.520      ;
; 0.186  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.312      ; 1.981      ;
; 0.187  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.312      ; 1.982      ;
; 0.187  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.312      ; 1.982      ;
; 0.189  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.191      ; 1.602      ;
; 0.202  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.362      ; 3.547      ;
; 0.206  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|i2c_end                                                                                                                   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.365      ; 3.554      ;
; 0.265  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.312      ; 2.060      ;
; 0.265  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.312      ; 2.060      ;
; 0.266  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.312      ; 2.061      ;
; 0.294  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.043      ; 1.559      ;
; 0.313  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.960      ; 1.495      ;
; 0.342  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.363      ; 3.688      ;
; 0.343  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.363      ; 3.689      ;
; 0.343  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.363      ; 3.689      ;
; 0.344  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]     ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.496      ; 1.094      ;
; 0.366  ; key_control:key_control_inst|wave_select[0] ; adda_ctrl:adda_ctrl_inst|rom_rd_addr[9]                                                                                                          ; sys_clk                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.849      ; 0.957      ;
; 0.367  ; key_control:key_control_inst|wave_select[0] ; adda_ctrl:adda_ctrl_inst|rom_rd_addr[7]                                                                                                          ; sys_clk                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.849      ; 0.958      ;
; 0.374  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.364      ; 3.721      ;
; 0.426  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA        ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.362      ; 3.771      ;
; 0.434  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[0]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[0]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[4]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[4]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[5]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[5]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[9]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[9]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.100      ; 0.746      ;
; 0.436  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[3]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[3]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.098      ; 0.746      ;
; 0.436  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[6]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[6]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.098      ; 0.746      ;
; 0.436  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[7]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[7]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.098      ; 0.746      ;
; 0.436  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[8]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[8]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.098      ; 0.746      ;
; 0.437  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5]       ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.014      ; 1.673      ;
; 0.454  ; key_control:key_control_inst|wave_select[2] ; adda_ctrl:adda_ctrl_inst|rom_rd_addr[7]                                                                                                          ; sys_clk                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 0.849      ; 1.045      ;
; 0.454  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR   ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5          ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_ctrl:i2c_ctrl_inst|state.START_1        ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR    ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1          ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4          ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|state.DA_IDLE      ; adda_ctrl:adda_ctrl_inst|state.DA_IDLE                                                                                                           ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|state.AD_IDLE      ; adda_ctrl:adda_ctrl_inst|state.AD_IDLE                                                                                                           ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|state.AD_CMD       ; adda_ctrl:adda_ctrl_inst|state.AD_CMD                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[2]     ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[2]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[2]    ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[2]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[3]    ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[3]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[4]    ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[4]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[5]    ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[5]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[8]    ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[8]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[9]    ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[9]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|zero_cnt[0]        ; adda_ctrl:adda_ctrl_inst|zero_cnt[0]                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|zero_cnt[1]        ; adda_ctrl:adda_ctrl_inst|zero_cnt[1]                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; adda_ctrl:adda_ctrl_inst|fre_en             ; adda_ctrl:adda_ctrl_inst|fre_en                                                                                                                  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.455  ; adda_ctrl:adda_ctrl_inst|state.DA_CMD       ; adda_ctrl:adda_ctrl_inst|state.DA_CMD                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.079      ; 0.746      ;
+--------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.322 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.000        ; 2.622      ; 3.447      ;
; 0.432 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; sys_clk                        ; sys_clk     ; 0.000        ; 0.102      ; 0.746      ;
; 0.446 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; sys_clk                        ; sys_clk     ; 0.000        ; 0.100      ; 0.758      ;
; 0.452 ; key_control:key_control_inst|FRE_select[1]                                                              ; key_control:key_control_inst|FRE_select[1]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_control:key_control_inst|FRE_select[2]                                                              ; key_control:key_control_inst|FRE_select[2]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; key_control:key_control_inst|wave_select[0]                                                             ; key_control:key_control_inst|wave_select[0]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; key_control:key_control_inst|RAN_select[1]                                                              ; key_control:key_control_inst|RAN_select[1]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; key_control:key_control_inst|RAN_select[0]                                                              ; key_control:key_control_inst|RAN_select[0]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; key_control:key_control_inst|FRE_select[0]                                                              ; key_control:key_control_inst|FRE_select[0]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; key_control:key_control_inst|wave_select[2]                                                             ; key_control:key_control_inst|wave_select[2]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; key_control:key_control_inst|wave_select[1]                                                             ; key_control:key_control_inst|wave_select[1]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.491 ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[19]                                   ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[19]                                   ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.785      ;
; 0.491 ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[19]                                   ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[19]                                   ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.785      ;
; 0.492 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[19]                                   ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[19]                                   ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.785      ;
; 0.499 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[0]                                    ; key_control:key_control_inst|key_filter:key_filter_inst2|key_flag                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[0]                                    ; key_control:key_control_inst|key_filter:key_filter_inst1|key_flag                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[0]                                    ; key_control:key_control_inst|key_filter:key_filter_inst0|key_flag                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[3]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[3]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[11]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[2]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[6]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.509 ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.802      ;
; 0.521 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.815      ;
; 0.526 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[2]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[2]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[4]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[5]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.821      ;
; 0.534 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.827      ;
; 0.537 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[0]         ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.831      ;
; 0.565 ; key_control:key_control_inst|FRE_select[1]                                                              ; key_control:key_control_inst|FRE_select[2]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.859      ;
; 0.572 ; key_control:key_control_inst|FRE_select[2]                                                              ; key_control:key_control_inst|FRE_select[1]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; key_control:key_control_inst|FRE_select[2]                                                              ; key_control:key_control_inst|FRE_select[0]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 0.883      ;
; 0.654 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.947      ;
; 0.654 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.947      ;
; 0.656 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.949      ;
; 0.671 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.964      ;
; 0.682 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|dot_disp                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.975      ;
; 0.687 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[2]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[10]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.079      ; 0.978      ;
; 0.690 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[2]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.983      ;
; 0.691 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.984      ;
; 0.699 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[1]        ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[1]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[2]        ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[2]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[13]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 0.994      ;
; 0.708 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[16]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.001      ;
; 0.710 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.080      ; 1.002      ;
; 0.710 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[1]        ; sys_clk                        ; sys_clk     ; 0.000        ; 0.080      ; 1.002      ;
; 0.712 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[8]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.079      ; 1.003      ;
; 0.712 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[9]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.079      ; 1.003      ;
; 0.717 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[17]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.010      ;
; 0.718 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[2]         ; sys_clk                        ; sys_clk     ; 0.000        ; 0.083      ; 1.013      ;
; 0.718 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.011      ;
; 0.720 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.013      ;
; 0.722 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[19]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.015      ;
; 0.724 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 1.018      ;
; 0.731 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[22]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.024      ;
; 0.734 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[2]        ; sys_clk                        ; sys_clk     ; 0.000        ; 0.080      ; 1.026      ;
; 0.735 ; key_control:key_control_inst|wave_select[0]                                                             ; key_control:key_control_inst|wave_select[2]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.030      ;
; 0.740 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[7]                                    ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[7]                                    ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[5]                                    ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[5]                                    ; sys_clk                        ; sys_clk     ; 0.000        ; 0.082      ; 1.036      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]               ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]               ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]               ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]               ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]               ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]               ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]               ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]               ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]               ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]               ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.762 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.783 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.788 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.438      ;
; 1.072 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.721      ;
; 1.098 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.747      ;
; 1.102 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.751      ;
; 1.103 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.752      ;
; 1.117 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.126 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.775      ;
; 1.126 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.129 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.778      ;
; 1.132 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.141 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.149 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.156 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.805      ;
; 1.158 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.160 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]               ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.453      ;
; 1.162 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]               ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.455      ;
; 1.193 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.842      ;
; 1.248 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.257 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.266 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.272 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.275 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.275 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.281 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.289 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.582      ;
; 1.298 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.304 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]               ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.598      ;
; 1.327 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.976      ;
; 1.343 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]         ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.634      ;
; 1.361 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]         ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.652      ;
; 1.388 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.395 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.397 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.397 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.404 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.404 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.406 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.406 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.415 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
; 1.415 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
; 1.421 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.714      ;
; 1.429 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.722      ;
+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                    ;
+--------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                    ; Launch Clock                   ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; -3.608 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.366     ; 1.600      ;
; -3.601 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.366     ; 1.593      ;
; -3.402 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.366     ; 1.394      ;
; -3.267 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.366     ; 1.259      ;
+--------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                    ;
+-------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                    ; Launch Clock                   ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; 2.737 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.127     ; 1.120      ;
; 2.877 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.127     ; 1.260      ;
; 3.091 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.127     ; 1.474      ;
; 3.093 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -1.127     ; 1.476      ;
+-------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                          ;
+--------+--------------+----------------+------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                          ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[0]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[1]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[2]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[3]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[4]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[5]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[6]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[7]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[0]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[1]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[2]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[3]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[4]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[5]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[6]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[7]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|byte_addr[0]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[10]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[11]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[12]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[13]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[15]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[16]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[17]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_ab                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[10]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[11]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[12]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[13]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[14]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[15]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[16]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[17]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[18]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[19]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[20]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[21]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[22]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[23]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[24]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[25]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[26]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[27]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[28]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[29]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[30]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[31]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[0]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[10]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[11]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[12]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[13]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[14]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[15]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[16]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[17]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[18]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[19]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[1]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[20]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[21]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[22]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[23]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[24]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[25]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[26]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[27]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[28]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[29]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[2]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[30]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[31]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[3]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[4]                                                                                                          ;
+--------+--------------+----------------+------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; 0.216 ; 0.216        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
; 0.235 ; 0.235        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.243 ; 0.243        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.251 ; 0.251        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.270 ; 0.270        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.278 ; 0.278        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|combout        ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|ack            ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|ack|datac               ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~2|datad        ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|datad          ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~1|datac        ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~3|datac        ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~1|datac        ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~3|datac        ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.559 ; 0.559        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|datad          ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~2|datad        ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|ack|datac               ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.583 ; 0.583        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|ack            ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|combout        ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.683 ; 0.683        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.683 ; 0.683        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.683 ; 0.683        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.714 ; 0.714        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.723 ; 0.723        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.741 ; 0.741        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.754 ; 0.754        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.763 ; 0.763        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.781 ; 0.781        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
; 0.302 ; 0.302        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.340 ; 0.340        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.348 ; 0.348        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.353 ; 0.353        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.368 ; 0.368        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|i2c_sda_reg|datac       ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|datad        ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|datad        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|state.RD_DATA|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|state.RD_DATA|q         ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|datad        ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|datad        ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.515 ; 0.515        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.515 ; 0.515        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.520 ; 0.520        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.568 ; 0.568        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.581 ; 0.581        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.606 ; 0.606        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.607 ; 0.607        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.617 ; 0.617        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|i2c_sda_reg|datac       ;
; 0.617 ; 0.617        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.618 ; 0.618        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.618 ; 0.618        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.618 ; 0.618        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ;
; 0.640 ; 0.640        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.644 ; 0.644        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.644 ; 0.644        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.649 ; 0.649        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.658 ; 0.658        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.676 ; 0.676        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.687 ; 0.687        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.695 ; 0.695        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.714 ; 0.714        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; 9.753 ; 9.973        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[2]       ;
; 9.764 ; 9.984        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3]  ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ;
; 9.768 ; 9.988        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ;
; 9.772 ; 9.992        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ;
; 9.773 ; 9.993        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|wave_select[0]                                                             ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|wave_select[1]                                                             ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|wave_select[2]                                                             ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[11] ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12] ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0]   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[4]   ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[3]         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[0]         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[1]         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[2]         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[3]         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[1]         ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[1]        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[2]        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[3]        ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[11]                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[13]                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[16]                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[17]                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[19]                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[1]                           ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[22]                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[2]                           ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[3]                           ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[6]                           ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[0]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[1]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[2]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[3]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[4]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[5]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[6]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[7]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[8]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[9]                                    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|key_flag                                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1]                                ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[10]                           ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[11]                           ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[12]                           ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[13]                           ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[15]                           ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[2]                            ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[3]                            ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[5]                            ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]                                                                                                      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]                                                                                                      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[2]                                                                                                       ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[6]                                                                                                       ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[8]                                                                                                       ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[0]                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]                                                                                                      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[4]                                                                                                       ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]                                                                                                       ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[1]                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[2]                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]                                                                                                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]                                                                                                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[0]                                                                                                            ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[1]                                                                                                            ;
; 19.748 ; 19.983       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[0]                                                                                                   ;
; 19.748 ; 19.983       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[1]                                                                                                   ;
; 19.748 ; 19.983       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[2]                                                                                                   ;
; 19.748 ; 19.983       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[3]                                                                                                   ;
; 19.748 ; 19.983       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[4]                                                                                                   ;
; 19.748 ; 19.983       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[5]                                                                                                   ;
; 19.748 ; 19.983       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[6]                                                                                                   ;
; 19.748 ; 19.983       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[7]                                                                                                   ;
; 19.749 ; 19.984       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[0]                                                                                                   ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[1]                                                                                                   ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[2]                                                                                                   ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[3]                                                                                                   ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[4]                                                                                                   ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[5]                                                                                                   ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[6]                                                                                                   ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[7]                                                                                                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[0]                                                                                                            ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[1]                                                                                                            ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                  ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                                                                                                      ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]                                                                                                      ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]                                                                                                      ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]                                                                                                      ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]                                                                                                      ;
; 19.869 ; 20.057       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]                                                                                                      ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[0]                                                                                                            ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[1]                                                                                                            ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[2]                                                                                                            ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]                                                                                                      ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]                                                                                                      ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]                                                                                                      ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[2]                                                                                                       ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[4]                                                                                                       ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[6]                                                                                                       ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[8]                                                                                                       ;
; 19.871 ; 20.059       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]                                                                                                       ;
; 19.874 ; 20.062       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ;
; 19.874 ; 20.062       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ;
; 19.874 ; 20.062       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.445  ; 6.672 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sys_rst_n ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; -0.141 ; 0.003 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 6.515  ; 6.742 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ;
; key[*]    ; sys_clk                               ; 1.462  ; 1.610 ; Rise       ; sys_clk                               ;
;  key[0]   ; sys_clk                               ; 1.462  ; 1.610 ; Rise       ; sys_clk                               ;
;  key[1]   ; sys_clk                               ; 0.681  ; 0.678 ; Rise       ; sys_clk                               ;
;  key[2]   ; sys_clk                               ; 1.263  ; 1.339 ; Rise       ; sys_clk                               ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -2.856 ; -3.133 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sys_rst_n ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 0.439  ; 0.300  ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; -3.402 ; -3.608 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ;
; key[*]    ; sys_clk                               ; 1.034  ; 0.942  ; Rise       ; sys_clk                               ;
;  key[0]   ; sys_clk                               ; 0.265  ; 0.039  ; Rise       ; sys_clk                               ;
;  key[1]   ; sys_clk                               ; 1.034  ; 0.942  ; Rise       ; sys_clk                               ;
;  key[2]   ; sys_clk                               ; 0.511  ; 0.350  ; Rise       ; sys_clk                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                       ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk                               ; 7.545  ; 7.792  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk                               ; 34.755 ; 34.478 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk                               ; 34.310 ; 34.185 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk                               ; 34.032 ; 33.939 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk                               ; 34.330 ; 34.205 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk                               ; 34.047 ; 33.961 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk                               ; 34.037 ; 33.951 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk                               ; 34.344 ; 34.212 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk                               ; 33.993 ; 33.893 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk                               ; 34.300 ; 34.171 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk                               ; 34.334 ; 34.202 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk                               ; 34.329 ; 34.193 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk                               ; 34.299 ; 34.161 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk                               ; 34.713 ; 34.441 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk                               ; 34.755 ; 34.478 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk                               ; 34.115 ; 33.923 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk                               ; 34.388 ; 34.164 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk                               ; 34.423 ; 34.199 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk                               ; 7.722  ; 7.781  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 9.120  ; 8.651  ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 8.631  ; 8.687  ; Fall       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 12.120 ; 11.847 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 6.910  ; 6.782  ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;
; ds        ; sys_clk                               ; 7.745  ; 7.607  ; Rise       ; sys_clk                                                  ;
; shcp      ; sys_clk                               ; 8.224  ; 7.978  ; Rise       ; sys_clk                                                  ;
; stcp      ; sys_clk                               ; 7.234  ; 7.147  ; Rise       ; sys_clk                                                  ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk                               ; 6.278 ; 6.538 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk                               ; 4.973 ; 4.811 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk                               ; 5.633 ; 5.404 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk                               ; 4.973 ; 4.811 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk                               ; 5.653 ; 5.424 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk                               ; 4.988 ; 4.831 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk                               ; 4.978 ; 4.821 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk                               ; 5.875 ; 5.608 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk                               ; 5.298 ; 5.095 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk                               ; 5.261 ; 5.058 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk                               ; 5.865 ; 5.598 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk                               ; 5.289 ; 5.079 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk                               ; 5.222 ; 5.016 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk                               ; 5.930 ; 5.659 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk                               ; 5.934 ; 5.665 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk                               ; 5.357 ; 5.161 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk                               ; 5.581 ; 5.364 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk                               ; 5.615 ; 5.398 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk                               ; 5.352 ; 5.457 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 8.371 ; 6.662 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.653 ; 8.030 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 7.348 ; 7.272 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 6.650 ; 6.525 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;
; ds        ; sys_clk                               ; 7.471 ; 7.337 ; Rise       ; sys_clk                                                  ;
; shcp      ; sys_clk                               ; 7.931 ; 7.693 ; Rise       ; sys_clk                                                  ;
; stcp      ; sys_clk                               ; 6.985 ; 6.900 ; Rise       ; sys_clk                                                  ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; sys_rst_n  ; oe          ;    ; 5.786 ; 5.872 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; sys_rst_n  ; oe          ;    ; 5.607 ; 5.689 ;    ;
+------------+-------------+----+-------+-------+----+


+------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                    ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 10.841 ; 10.743 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 7.266  ; 7.168  ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                           ;
+-----------+--------------------------------------+--------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+-------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 10.067 ; 9.969 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 7.007  ; 6.909 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+--------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 10.456    ; 10.554    ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 7.067     ; 7.165     ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 9.637     ; 9.735     ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 6.811     ; 6.909     ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 42.06 MHz  ; 42.06 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 160.95 MHz ; 160.95 MHz      ; sys_clk                                                  ;      ;
; 222.97 MHz ; 222.97 MHz      ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;      ;
; 232.34 MHz ; 232.34 MHz      ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+----------------------------------------------------------+----------+---------------+
; Clock                                                    ; Slack    ; End Point TNS ;
+----------------------------------------------------------+----------+---------------+
; sys_clk                                                  ; -120.865 ; -1561.698     ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; -5.179   ; -11.371       ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -3.485   ; -392.475      ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; -1.362   ; -3.695        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.980   ; 0.000         ;
+----------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; -0.938 ; -5.428        ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; -0.852 ; -5.132        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -0.546 ; -6.891        ;
; sys_clk                                                  ; 0.307  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -3.136 ; -3.136        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.423 ; 0.000         ;
+---------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -3.201 ; -298.864      ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; 0.057  ; 0.000         ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; 0.103  ; 0.000         ;
; sys_clk                                                  ; 9.725  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.714 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                            ;
+----------+--------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack    ; From Node                            ; To Node                                                                                                ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -120.865 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.217     ; 121.140    ;
; -120.624 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 120.898    ;
; -120.483 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.217     ; 120.758    ;
; -120.228 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.217     ; 120.503    ;
; -120.147 ; adda_ctrl:adda_ctrl_inst|fre_cnt[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 120.421    ;
; -120.108 ; adda_ctrl:adda_ctrl_inst|fre_cnt[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.212     ; 120.388    ;
; -120.069 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 120.343    ;
; -119.818 ; adda_ctrl:adda_ctrl_inst|fre_cnt[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.223     ; 120.087    ;
; -119.799 ; adda_ctrl:adda_ctrl_inst|fre_cnt[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.217     ; 120.074    ;
; -119.694 ; adda_ctrl:adda_ctrl_inst|fre_cnt[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 119.968    ;
; -119.315 ; adda_ctrl:adda_ctrl_inst|fre_cnt[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 119.589    ;
; -119.291 ; adda_ctrl:adda_ctrl_inst|fre_cnt[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.221     ; 119.562    ;
; -119.225 ; adda_ctrl:adda_ctrl_inst|fre_cnt[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 119.499    ;
; -119.112 ; adda_ctrl:adda_ctrl_inst|fre_cnt[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.217     ; 119.387    ;
; -119.087 ; adda_ctrl:adda_ctrl_inst|fre_cnt[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.222     ; 119.357    ;
; -119.065 ; adda_ctrl:adda_ctrl_inst|fre_cnt[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.219     ; 119.338    ;
; -118.937 ; adda_ctrl:adda_ctrl_inst|fre_cnt[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 119.211    ;
; -118.560 ; adda_ctrl:adda_ctrl_inst|fre_cnt[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 118.834    ;
; -118.456 ; adda_ctrl:adda_ctrl_inst|fre_cnt[13] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 118.730    ;
; -118.169 ; adda_ctrl:adda_ctrl_inst|fre_cnt[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 118.443    ;
; -118.041 ; adda_ctrl:adda_ctrl_inst|fre_cnt[12] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 118.315    ;
; -117.995 ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.221     ; 118.266    ;
; -117.909 ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.217     ; 118.184    ;
; -117.852 ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.217     ; 118.127    ;
; -117.844 ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.217     ; 118.119    ;
; -117.730 ; adda_ctrl:adda_ctrl_inst|fre_cnt[11] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 118.004    ;
; -117.454 ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.221     ; 117.725    ;
; -117.240 ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 117.514    ;
; -117.007 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.251     ; 117.248    ;
; -116.994 ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 117.268    ;
; -116.901 ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 117.175    ;
; -116.766 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 117.006    ;
; -116.625 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.251     ; 116.866    ;
; -116.596 ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.218     ; 116.870    ;
; -116.370 ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.220     ; 116.642    ;
; -116.370 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.251     ; 116.611    ;
; -116.289 ; adda_ctrl:adda_ctrl_inst|fre_cnt[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 116.529    ;
; -116.250 ; adda_ctrl:adda_ctrl_inst|fre_cnt[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.246     ; 116.496    ;
; -116.211 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 116.451    ;
; -115.960 ; adda_ctrl:adda_ctrl_inst|fre_cnt[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.257     ; 116.195    ;
; -115.941 ; adda_ctrl:adda_ctrl_inst|fre_cnt[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.251     ; 116.182    ;
; -115.836 ; adda_ctrl:adda_ctrl_inst|fre_cnt[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 116.076    ;
; -115.457 ; adda_ctrl:adda_ctrl_inst|fre_cnt[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 115.697    ;
; -115.433 ; adda_ctrl:adda_ctrl_inst|fre_cnt[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 115.670    ;
; -115.367 ; adda_ctrl:adda_ctrl_inst|fre_cnt[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 115.607    ;
; -115.254 ; adda_ctrl:adda_ctrl_inst|fre_cnt[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.251     ; 115.495    ;
; -115.229 ; adda_ctrl:adda_ctrl_inst|fre_cnt[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 115.465    ;
; -115.207 ; adda_ctrl:adda_ctrl_inst|fre_cnt[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.253     ; 115.446    ;
; -115.079 ; adda_ctrl:adda_ctrl_inst|fre_cnt[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 115.319    ;
; -114.702 ; adda_ctrl:adda_ctrl_inst|fre_cnt[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 114.942    ;
; -114.598 ; adda_ctrl:adda_ctrl_inst|fre_cnt[13] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 114.838    ;
; -114.311 ; adda_ctrl:adda_ctrl_inst|fre_cnt[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 114.551    ;
; -114.183 ; adda_ctrl:adda_ctrl_inst|fre_cnt[12] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 114.423    ;
; -114.137 ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 114.374    ;
; -114.051 ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.251     ; 114.292    ;
; -113.994 ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.251     ; 114.235    ;
; -113.986 ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.251     ; 114.227    ;
; -113.872 ; adda_ctrl:adda_ctrl_inst|fre_cnt[11] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 114.112    ;
; -113.596 ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 113.833    ;
; -113.382 ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 113.622    ;
; -113.136 ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 113.376    ;
; -113.043 ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 113.283    ;
; -112.738 ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.252     ; 112.978    ;
; -112.553 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 112.790    ;
; -112.512 ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.254     ; 112.750    ;
; -112.312 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 112.548    ;
; -112.171 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 112.408    ;
; -111.916 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 112.153    ;
; -111.835 ; adda_ctrl:adda_ctrl_inst|fre_cnt[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 112.071    ;
; -111.796 ; adda_ctrl:adda_ctrl_inst|fre_cnt[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.250     ; 112.038    ;
; -111.757 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 111.993    ;
; -111.506 ; adda_ctrl:adda_ctrl_inst|fre_cnt[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.261     ; 111.737    ;
; -111.487 ; adda_ctrl:adda_ctrl_inst|fre_cnt[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 111.724    ;
; -111.382 ; adda_ctrl:adda_ctrl_inst|fre_cnt[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 111.618    ;
; -111.003 ; adda_ctrl:adda_ctrl_inst|fre_cnt[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 111.239    ;
; -110.979 ; adda_ctrl:adda_ctrl_inst|fre_cnt[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.259     ; 111.212    ;
; -110.913 ; adda_ctrl:adda_ctrl_inst|fre_cnt[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 111.149    ;
; -110.800 ; adda_ctrl:adda_ctrl_inst|fre_cnt[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 111.037    ;
; -110.775 ; adda_ctrl:adda_ctrl_inst|fre_cnt[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.260     ; 111.007    ;
; -110.753 ; adda_ctrl:adda_ctrl_inst|fre_cnt[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.257     ; 110.988    ;
; -110.625 ; adda_ctrl:adda_ctrl_inst|fre_cnt[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 110.861    ;
; -110.248 ; adda_ctrl:adda_ctrl_inst|fre_cnt[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 110.484    ;
; -110.144 ; adda_ctrl:adda_ctrl_inst|fre_cnt[13] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 110.380    ;
; -109.857 ; adda_ctrl:adda_ctrl_inst|fre_cnt[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 110.093    ;
; -109.729 ; adda_ctrl:adda_ctrl_inst|fre_cnt[12] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 109.965    ;
; -109.683 ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.259     ; 109.916    ;
; -109.597 ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 109.834    ;
; -109.540 ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 109.777    ;
; -109.532 ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 109.769    ;
; -109.418 ; adda_ctrl:adda_ctrl_inst|fre_cnt[11] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 109.654    ;
; -109.142 ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.259     ; 109.375    ;
; -108.928 ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 109.164    ;
; -108.682 ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 108.918    ;
; -108.589 ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 108.825    ;
; -108.284 ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 108.520    ;
; -108.058 ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.258     ; 108.292    ;
; -107.972 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 108.209    ;
; -107.731 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.256     ; 107.967    ;
; -107.590 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 107.827    ;
; -107.335 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.255     ; 107.572    ;
+----------+--------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'                                                                                                                                                  ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; -5.179 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.001     ; 3.640      ;
; -5.157 ; i2c_ctrl:i2c_ctrl_inst|state.START_2       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.001     ; 3.618      ;
; -4.913 ; adda_ctrl:adda_ctrl_inst|wr_data[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.337     ; 3.038      ;
; -4.862 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.001     ; 3.323      ;
; -4.848 ; i2c_ctrl:i2c_ctrl_inst|state.START_1       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.001     ; 3.309      ;
; -4.833 ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.000     ; 3.295      ;
; -4.823 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.000     ; 3.285      ;
; -4.820 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.000     ; 3.282      ;
; -4.804 ; adda_ctrl:adda_ctrl_inst|wr_data[3]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.337     ; 2.929      ;
; -4.765 ; adda_ctrl:adda_ctrl_inst|wr_data[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.337     ; 2.890      ;
; -4.721 ; adda_ctrl:adda_ctrl_inst|wr_data[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.337     ; 2.846      ;
; -4.695 ; adda_ctrl:adda_ctrl_inst|wr_data[6]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.336     ; 2.821      ;
; -4.652 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.000     ; 3.114      ;
; -4.593 ; adda_ctrl:adda_ctrl_inst|wr_data[7]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.336     ; 2.719      ;
; -4.553 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.001     ; 3.014      ;
; -4.526 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.000     ; 2.988      ;
; -4.518 ; adda_ctrl:adda_ctrl_inst|wr_data[5]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.336     ; 2.644      ;
; -4.418 ; adda_ctrl:adda_ctrl_inst|wr_data[4]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.336     ; 2.544      ;
; -4.330 ; adda_ctrl:adda_ctrl_inst|byte_addr[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.000     ; 2.792      ;
; -4.089 ; i2c_ctrl:i2c_ctrl_inst|state.STOP          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -1.001     ; 2.550      ;
; -3.725 ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.841      ; 4.028      ;
; -3.609 ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.841      ; 3.912      ;
; -3.456 ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.999     ; 1.919      ;
; -3.365 ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.841      ; 3.668      ;
; -3.086 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.841      ; 3.389      ;
; -3.021 ; i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.669      ; 3.152      ;
; -1.652 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.073      ; 1.953      ;
; -1.371 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.200      ; 1.956      ;
; -1.319 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.018      ; 3.049      ;
; -1.304 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.931      ; 1.989      ;
; -0.942 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.073      ; 1.743      ;
; -0.797 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.055      ; 1.956      ;
; -0.729 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.018      ; 2.959      ;
; -0.678 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.931      ; 1.863      ;
; -0.662 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.200      ; 1.747      ;
; -0.392 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.639      ; 1.866      ;
; -0.320 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.078      ; 1.955      ;
; -0.255 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 2.138      ; 1.952      ;
; -0.101 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.931      ; 1.867      ;
; -0.088 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.055      ; 1.747      ;
; 0.212  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.639      ; 1.762      ;
; 0.389  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.078      ; 1.746      ;
; 0.455  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 2.138      ; 1.742      ;
; 0.503  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.931      ; 1.763      ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                     ;
+--------+---------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                              ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -3.485 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.417      ;
; -3.485 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.417      ;
; -3.485 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.417      ;
; -3.485 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.417      ;
; -3.485 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.417      ;
; -3.485 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.417      ;
; -3.485 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.417      ;
; -3.485 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.417      ;
; -3.485 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.417      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.342 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.274      ;
; -3.307 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.239      ;
; -3.307 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.239      ;
; -3.307 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.239      ;
; -3.307 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.239      ;
; -3.307 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.239      ;
; -3.307 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.239      ;
; -3.307 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.239      ;
; -3.307 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.239      ;
; -3.307 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.239      ;
; -3.270 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.202      ;
; -3.270 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.202      ;
; -3.270 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.202      ;
; -3.270 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.202      ;
; -3.270 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.202      ;
; -3.270 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.202      ;
; -3.270 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.202      ;
; -3.270 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.202      ;
; -3.270 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.202      ;
; -3.255 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.187      ;
; -3.255 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.187      ;
; -3.255 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.187      ;
; -3.255 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.187      ;
; -3.255 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.187      ;
; -3.255 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.187      ;
; -3.255 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.187      ;
; -3.255 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.187      ;
; -3.255 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.187      ;
; -3.192 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.124      ;
; -3.192 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.124      ;
; -3.192 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.124      ;
; -3.192 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.124      ;
; -3.192 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.124      ;
; -3.192 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.124      ;
; -3.192 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.124      ;
; -3.192 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.124      ;
; -3.192 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.124      ;
; -3.141 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.073      ;
; -3.141 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.073      ;
; -3.141 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.073      ;
; -3.141 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.073      ;
; -3.141 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.073      ;
; -3.141 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.073      ;
; -3.141 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.073      ;
; -3.141 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.073      ;
; -3.141 ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.070     ; 4.073      ;
; -3.121 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.054      ;
; -3.121 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.054      ;
; -3.121 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.054      ;
; -3.121 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.054      ;
; -3.121 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.054      ;
; -3.121 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.054      ;
; -3.121 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.054      ;
; -3.121 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.054      ;
; -3.121 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]  ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.054      ;
; -3.119 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.052      ;
; -3.119 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.052      ;
; -3.119 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.052      ;
; -3.119 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.052      ;
; -3.119 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.052      ;
; -3.119 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.052      ;
; -3.119 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.052      ;
; -3.119 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.052      ;
; -3.119 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14] ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.052      ;
; -3.110 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.043      ;
; -3.110 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.043      ;
; -3.110 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.043      ;
; -3.110 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.043      ;
; -3.110 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[4] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.043      ;
; -3.110 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[5] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.043      ;
; -3.110 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[6] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.043      ;
; -3.110 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[7] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.043      ;
; -3.110 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13] ; adda_ctrl:adda_ctrl_inst|cnt_wait[8] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.043      ;
; -3.088 ; adda_ctrl:adda_ctrl_inst|cnt_wait[12] ; adda_ctrl:adda_ctrl_inst|cnt_wait[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.069     ; 4.021      ;
+--------+---------------------------------------+--------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                           ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock                         ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.362 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.153      ; 1.743      ;
; -1.072 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.153      ; 1.953      ;
; -0.900 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.209      ; 1.863      ;
; -0.884 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.478      ; 1.747      ;
; -0.593 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.478      ; 1.956      ;
; -0.526 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.209      ; 1.989      ;
; -0.508 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.135      ; 1.747      ;
; -0.217 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.135      ; 1.956      ;
; -0.031 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.158      ; 1.746      ;
; -0.010 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 1.917      ; 1.762      ;
; 0.233  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.416      ; 1.742      ;
; 0.260  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.158      ; 1.955      ;
; 0.281  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 2.209      ; 1.763      ;
; 0.386  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 1.917      ; 1.866      ;
; 0.523  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.416      ; 1.952      ;
; 0.677  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 2.209      ; 1.867      ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 14.980 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|FRE[1]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.306     ; 2.666      ;
; 15.003 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|FRE[2]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.306     ; 2.643      ;
; 15.222 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|FRE[1]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.306     ; 2.424      ;
; 15.329 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|FRE[2]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.306     ; 2.317      ;
; 15.590 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|FRE[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.311     ; 2.051      ;
; 15.879 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|FRE[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.311     ; 1.762      ;
; 15.971 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|FRE[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.311     ; 1.670      ;
; 16.010 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.648      ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.226 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 23.707     ;
; 16.331 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.327      ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.392 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.536     ;
; 16.403 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.255      ;
; 16.408 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.250      ;
; 16.409 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.249      ;
; 16.414 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.244      ;
; 16.419 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.239      ;
; 16.423 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.235      ;
; 16.426 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.232      ;
; 16.435 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.223      ;
; 16.494 ; key_control:key_control_inst|RAN_select[1] ; vga_wave_pic:vga_wave_pic_inst|RAN[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.164      ;
; 16.504 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.154      ;
; 16.631 ; key_control:key_control_inst|RAN_select[1] ; vga_wave_pic:vga_wave_pic_inst|RAN[1]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 1.027      ;
; 16.730 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 0.928      ;
; 16.736 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 0.922      ;
; 16.737 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 0.921      ;
; 16.739 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 0.919      ;
; 16.759 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 0.899      ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.777 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 23.151     ;
; 16.853 ; key_control:key_control_inst|RAN_select[0] ; vga_wave_pic:vga_wave_pic_inst|RAN[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.294     ; 0.805      ;
; 20.679 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 19.255     ;
; 20.730 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 19.203     ;
; 20.762 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 19.172     ;
; 20.899 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 19.035     ;
; 20.975 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.959     ;
; 20.994 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.940     ;
; 21.026 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 18.907     ;
; 21.033 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.901     ;
; 21.058 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.876     ;
; 21.094 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 18.839     ;
; 21.125 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.809     ;
; 21.149 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.785     ;
; 21.179 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.755     ;
; 21.195 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.739     ;
; 21.271 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.663     ;
; 21.278 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.656     ;
; 21.290 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.644     ;
; 21.295 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 18.638     ;
; 21.329 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.605     ;
; 21.390 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 18.543     ;
; 21.421 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.513     ;
; 21.421 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 18.512     ;
; 21.445 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.489     ;
; 21.475 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.459     ;
; 21.555 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.379     ;
; 21.567 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.367     ;
; 21.574 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.360     ;
; 21.591 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 18.342     ;
; 21.640 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 18.293     ;
; 21.717 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 18.216     ;
; 21.727 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.207     ;
; 21.817 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.117     ;
; 21.851 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.083     ;
; 21.863 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 18.071     ;
; 21.936 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 17.997     ;
; 22.023 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 17.911     ;
; 22.063 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 17.858     ;
; 22.113 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 17.821     ;
; 22.159 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 17.775     ;
; 22.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 17.747     ;
; 22.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 17.747     ;
; 22.233 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 17.695     ;
; 22.233 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 17.695     ;
; 22.265 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 17.664     ;
+--------+--------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                            ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock                         ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.938 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.588      ; 1.890      ;
; -0.878 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.523      ; 1.885      ;
; -0.737 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.301      ; 1.804      ;
; -0.647 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.302      ; 1.895      ;
; -0.641 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.588      ; 1.687      ;
; -0.607 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.256      ; 1.889      ;
; -0.605 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.251      ; 1.886      ;
; -0.582 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 2.231      ; 1.889      ;
; -0.581 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.523      ; 1.682      ;
; -0.434 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 1.997      ; 1.803      ;
; -0.338 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.301      ; 1.703      ;
; -0.310 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.256      ; 1.686      ;
; -0.308 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.251      ; 1.683      ;
; -0.285 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.231      ; 1.686      ;
; -0.271 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 2.302      ; 1.771      ;
; -0.035 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 1.997      ; 1.702      ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'                                                                                                                                                   ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.852 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.299      ; 1.687      ;
; -0.792 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.234      ; 1.682      ;
; -0.746 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.192      ; 1.686      ;
; -0.744 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.187      ; 1.683      ;
; -0.721 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.167      ; 1.686      ;
; -0.549 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.012      ; 1.703      ;
; -0.482 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.013      ; 1.771      ;
; -0.246 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 1.708      ; 1.702      ;
; -0.149 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.299      ; 1.890      ;
; -0.089 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.234      ; 1.885      ;
; -0.043 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.192      ; 1.889      ;
; -0.041 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.187      ; 1.886      ;
; -0.018 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.167      ; 1.889      ;
; 0.052  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.012      ; 1.804      ;
; 0.142  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.013      ; 1.895      ;
; 0.283  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 2.102      ; 2.625      ;
; 0.355  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 1.708      ; 1.803      ;
; 0.815  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 2.102      ; 2.657      ;
; 1.960  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.990      ; 2.460      ;
; 2.150  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.990      ; 2.650      ;
; 2.306  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.990      ; 2.806      ;
; 2.474  ; i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.825      ; 2.809      ;
; 2.492  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.990      ; 2.992      ;
; 3.082  ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.776     ; 1.816      ;
; 3.570  ; i2c_ctrl:i2c_ctrl_inst|state.STOP          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.777     ; 2.303      ;
; 3.792  ; adda_ctrl:adda_ctrl_inst|byte_addr[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.777     ; 2.525      ;
; 3.860  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.777     ; 2.593      ;
; 3.867  ; adda_ctrl:adda_ctrl_inst|wr_data[4]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.109     ; 2.268      ;
; 3.932  ; adda_ctrl:adda_ctrl_inst|wr_data[5]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.109     ; 2.333      ;
; 3.990  ; adda_ctrl:adda_ctrl_inst|wr_data[7]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.109     ; 2.391      ;
; 4.014  ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.777     ; 2.747      ;
; 4.019  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.776     ; 2.753      ;
; 4.078  ; adda_ctrl:adda_ctrl_inst|wr_data[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.110     ; 2.478      ;
; 4.088  ; adda_ctrl:adda_ctrl_inst|wr_data[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.110     ; 2.488      ;
; 4.092  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.777     ; 2.825      ;
; 4.116  ; adda_ctrl:adda_ctrl_inst|wr_data[3]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.110     ; 2.516      ;
; 4.133  ; adda_ctrl:adda_ctrl_inst|wr_data[6]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.109     ; 2.534      ;
; 4.149  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.776     ; 2.883      ;
; 4.242  ; i2c_ctrl:i2c_ctrl_inst|state.START_1       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.777     ; 2.975      ;
; 4.264  ; adda_ctrl:adda_ctrl_inst|wr_data[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -1.110     ; 2.664      ;
; 4.352  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.776     ; 3.086      ;
; 4.354  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.776     ; 3.088      ;
; 4.391  ; i2c_ctrl:i2c_ctrl_inst|state.START_2       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.777     ; 3.124      ;
; 4.513  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.777     ; 3.246      ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock                          ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------+--------------+------------+------------+
; -0.546 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 2.918      ;
; -0.529 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 2.935      ;
; -0.502 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 2.962      ;
; -0.471 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.018      ; 2.992      ;
; -0.466 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 2.998      ;
; -0.445 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 3.019      ;
; -0.434 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 3.030      ;
; -0.390 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_end                                                                                                                   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 3.074      ;
; -0.353 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.018      ; 3.110      ;
; -0.339 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.017      ; 3.123      ;
; -0.276 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.017      ; 3.186      ;
; -0.268 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.STOP                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 3.196      ;
; -0.202 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 3.262      ;
; -0.183 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.282      ;
; -0.183 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.282      ;
; -0.183 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.282      ;
; -0.183 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.282      ;
; -0.183 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.282      ;
; -0.183 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.282      ;
; -0.183 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.282      ;
; -0.183 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.282      ;
; -0.167 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 3.297      ;
; -0.162 ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.381      ; 1.424      ;
; -0.149 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.018      ; 3.314      ;
; -0.147 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.018      ; 3.316      ;
; -0.145 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.018      ; 3.318      ;
; -0.041 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.177      ; 1.581      ;
; 0.018  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.START_2                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.019      ; 3.482      ;
; 0.040  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.947      ; 1.192      ;
; 0.056  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.089      ; 1.350      ;
; 0.068  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.533      ;
; 0.068  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.533      ;
; 0.068  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.533      ;
; 0.068  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.533      ;
; 0.068  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.533      ;
; 0.068  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.533      ;
; 0.068  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.533      ;
; 0.068  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 3.020      ; 3.533      ;
; 0.076  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.IDLE                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.349      ; 1.870      ;
; 0.129  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.018      ; 3.092      ;
; 0.139  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.089      ; 1.433      ;
; 0.182  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.177      ; 1.804      ;
; 0.182  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.177      ; 1.804      ;
; 0.184  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.177      ; 1.806      ;
; 0.222  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.177      ; 1.844      ;
; 0.222  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.177      ; 1.844      ;
; 0.223  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.177      ; 1.845      ;
; 0.225  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.965      ; 1.395      ;
; 0.261  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.882      ; 1.348      ;
; 0.267  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.STOP                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.019      ; 3.231      ;
; 0.277  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.019      ; 3.241      ;
; 0.282  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.019      ; 3.246      ;
; 0.307  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.019      ; 3.271      ;
; 0.318  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]    ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.450      ; 0.998      ;
; 0.351  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.942      ; 1.498      ;
; 0.355  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.017      ; 3.317      ;
; 0.373  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.019      ; 3.337      ;
; 0.373  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.019      ; 3.337      ;
; 0.381  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.019      ; 3.345      ;
; 0.383  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.018      ; 3.346      ;
; 0.386  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[0]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[0]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[4]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[4]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[5]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[5]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[9]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[9]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.088      ; 0.669      ;
; 0.388  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[3]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[3]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.086      ; 0.669      ;
; 0.388  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[6]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[6]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.086      ; 0.669      ;
; 0.388  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[7]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[7]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.086      ; 0.669      ;
; 0.388  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[8]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[8]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.086      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|state.DA_CMD      ; adda_ctrl:adda_ctrl_inst|state.DA_CMD                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5         ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; i2c_ctrl:i2c_ctrl_inst|state.START_1       ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|state.AD_CMD      ; adda_ctrl:adda_ctrl_inst|state.AD_CMD                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[2]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[2]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[0]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[0]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[1]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[1]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[2]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[2]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[3]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[3]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[4]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[4]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[5]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[5]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[6]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[6]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[7]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[7]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[8]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[8]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[9]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[9]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|zero_cnt[0]       ; adda_ctrl:adda_ctrl_inst|zero_cnt[0]                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|zero_cnt[1]       ; adda_ctrl:adda_ctrl_inst|zero_cnt[1]                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; adda_ctrl:adda_ctrl_inst|fre_en            ; adda_ctrl:adda_ctrl_inst|fre_en                                                                                                                  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.405  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; adda_ctrl:adda_ctrl_inst|state.DA_IDLE     ; adda_ctrl:adda_ctrl_inst|state.DA_IDLE                                                                                                           ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405  ; adda_ctrl:adda_ctrl_inst|state.AD_IDLE     ; adda_ctrl:adda_ctrl_inst|state.AD_IDLE                                                                                                           ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.406  ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[0]    ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[0]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.416  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_end                                                                                                                   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 3.019      ; 3.380      ;
; 0.421  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.820      ; 1.446      ;
; 0.432  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.042      ; 0.669      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.307 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.000        ; 2.408      ; 3.180      ;
; 0.382 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; sys_clk                        ; sys_clk     ; 0.000        ; 0.092      ; 0.669      ;
; 0.398 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; sys_clk                        ; sys_clk     ; 0.000        ; 0.091      ; 0.684      ;
; 0.401 ; key_control:key_control_inst|RAN_select[1]                                                              ; key_control:key_control_inst|RAN_select[1]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_control:key_control_inst|RAN_select[0]                                                              ; key_control:key_control_inst|RAN_select[0]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_control:key_control_inst|FRE_select[1]                                                              ; key_control:key_control_inst|FRE_select[1]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_control:key_control_inst|FRE_select[2]                                                              ; key_control:key_control_inst|FRE_select[2]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; key_control:key_control_inst|wave_select[0]                                                             ; key_control:key_control_inst|wave_select[0]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; key_control:key_control_inst|FRE_select[0]                                                              ; key_control:key_control_inst|FRE_select[0]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; key_control:key_control_inst|wave_select[2]                                                             ; key_control:key_control_inst|wave_select[2]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; key_control:key_control_inst|wave_select[1]                                                             ; key_control:key_control_inst|wave_select[1]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[19]                                   ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[19]                                   ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.724      ;
; 0.456 ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[19]                                   ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[19]                                   ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.724      ;
; 0.456 ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[19]                                   ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[19]                                   ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.724      ;
; 0.463 ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[0]                                    ; key_control:key_control_inst|key_filter:key_filter_inst1|key_flag                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.731      ;
; 0.463 ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[0]                                    ; key_control:key_control_inst|key_filter:key_filter_inst0|key_flag                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.731      ;
; 0.465 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[0]                                    ; key_control:key_control_inst|key_filter:key_filter_inst2|key_flag                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.733      ;
; 0.469 ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[3]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[2]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[6]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[3]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[11]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.739      ;
; 0.480 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.748      ;
; 0.490 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.758      ;
; 0.492 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[2]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[2]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.759      ;
; 0.494 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[4]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[5]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.761      ;
; 0.501 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[0]         ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.769      ;
; 0.526 ; key_control:key_control_inst|FRE_select[1]                                                              ; key_control:key_control_inst|FRE_select[2]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.794      ;
; 0.532 ; key_control:key_control_inst|FRE_select[2]                                                              ; key_control:key_control_inst|FRE_select[1]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.800      ;
; 0.554 ; key_control:key_control_inst|FRE_select[2]                                                              ; key_control:key_control_inst|FRE_select[0]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.822      ;
; 0.608 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[2]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[10]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.875      ;
; 0.608 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.876      ;
; 0.608 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.876      ;
; 0.611 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.879      ;
; 0.623 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.890      ;
; 0.627 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[8]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.894      ;
; 0.627 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[16]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.895      ;
; 0.627 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[9]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.894      ;
; 0.630 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.897      ;
; 0.631 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[1]        ; sys_clk                        ; sys_clk     ; 0.000        ; 0.071      ; 0.897      ;
; 0.636 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|dot_disp                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.903      ;
; 0.638 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[2]         ; sys_clk                        ; sys_clk     ; 0.000        ; 0.074      ; 0.907      ;
; 0.641 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[2]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.909      ;
; 0.642 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[19]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.910      ;
; 0.643 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.911      ;
; 0.646 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[1]        ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[1]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[2]        ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[2]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[13]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.916      ;
; 0.650 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[2]        ; sys_clk                        ; sys_clk     ; 0.000        ; 0.071      ; 0.916      ;
; 0.651 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.918      ;
; 0.653 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.921      ;
; 0.667 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.935      ;
; 0.668 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[17]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.936      ;
; 0.678 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.946      ;
; 0.679 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[22]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.947      ;
; 0.680 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.948      ;
; 0.687 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[11] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; key_control:key_control_inst|wave_select[2]                                                             ; key_control:key_control_inst|wave_select[0]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[5]                                    ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[5]                                    ; sys_clk                        ; sys_clk     ; 0.000        ; 0.073      ; 0.958      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]               ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]               ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]               ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]               ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]               ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]               ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]               ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]               ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]               ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]               ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.706 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.720 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.727 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.300      ;
; 0.729 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.736 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.982 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.555      ;
; 1.006 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.579      ;
; 1.013 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.586      ;
; 1.013 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.586      ;
; 1.025 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.599      ;
; 1.027 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.604      ;
; 1.032 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.039 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.044 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.049 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.049 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.317      ;
; 1.055 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.628      ;
; 1.055 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.064 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.332      ;
; 1.069 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]               ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.337      ;
; 1.077 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]               ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.345      ;
; 1.095 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.668      ;
; 1.121 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.127 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.136 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.404      ;
; 1.149 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.420      ;
; 1.155 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.155 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.156 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.161 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.162 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.166 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.434      ;
; 1.167 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.171 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.439      ;
; 1.171 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.439      ;
; 1.186 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.454      ;
; 1.196 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]         ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.463      ;
; 1.200 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]               ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.468      ;
; 1.207 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 1.780      ;
; 1.209 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]         ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.476      ;
; 1.243 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.243 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.250 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.251 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.519      ;
; 1.269 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.537      ;
; 1.271 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.272 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.540      ;
; 1.273 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.283 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.551      ;
; 1.288 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.556      ;
; 1.289 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.557      ;
; 1.293 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.561      ;
; 1.293 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.561      ;
+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                     ;
+--------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                    ; Launch Clock                   ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; -3.136 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.125     ; 1.457      ;
; -3.133 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.125     ; 1.454      ;
; -2.965 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.125     ; 1.286      ;
; -2.839 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -1.125     ; 1.160      ;
+--------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                     ;
+-------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                    ; Launch Clock                   ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; 2.423 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.907     ; 1.026      ;
; 2.553 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.907     ; 1.156      ;
; 2.756 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.907     ; 1.359      ;
; 2.758 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.907     ; 1.361      ;
+-------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                          ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[0]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[1]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[2]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[3]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[4]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[5]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[6]                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|wr_data[7]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[0]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[1]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[2]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[3]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[4]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[5]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[6]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[7]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|byte_addr[0]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[10]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[11]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[12]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[13]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[15]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[16]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[17]                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_ab                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[10]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[11]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[12]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[13]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[14]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[15]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[16]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[17]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[18]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[19]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[20]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[21]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[22]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[23]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[24]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[25]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[26]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[27]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[28]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[29]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[30]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[31]                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[0]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[10]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[11]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[12]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[13]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[14]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[15]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[16]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[17]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[18]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[19]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[1]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[20]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[21]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[22]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[23]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[24]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[25]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[26]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[27]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[28]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[29]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[2]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[30]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[31]                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[3]                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[4]                                                                                                          ;
+--------+--------------+----------------+------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; 0.057 ; 0.057        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
; 0.082 ; 0.082        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.092 ; 0.092        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.105 ; 0.105        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.130 ; 0.130        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.140 ; 0.140        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.245 ; 0.245        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.245 ; 0.245        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.245 ; 0.245        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|combout        ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|ack            ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|ack|datac               ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|datad          ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~1|datac        ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~3|datac        ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~2|datad        ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~2|datad        ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~1|datac        ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~3|datac        ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.597 ; 0.597        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.612 ; 0.612        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.641 ; 0.641        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|datad          ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.670 ; 0.670        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|ack|datac               ;
; 0.679 ; 0.679        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|ack            ;
; 0.686 ; 0.686        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|combout        ;
; 0.701 ; 0.701        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.701 ; 0.701        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.701 ; 0.701        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.746 ; 0.746        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.746 ; 0.746        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.746 ; 0.746        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.847 ; 0.847        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.857 ; 0.857        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.881 ; 0.881        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.898 ; 0.898        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.908 ; 0.908        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.932 ; 0.932        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; 0.103 ; 0.103        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
; 0.128 ; 0.128        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.138 ; 0.138        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.147 ; 0.147        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.151 ; 0.151        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.168 ; 0.168        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.176 ; 0.176        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.183 ; 0.183        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.183 ; 0.183        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.186 ; 0.186        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.197 ; 0.197        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.229 ; 0.229        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.229 ; 0.229        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.241 ; 0.241        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.243 ; 0.243        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ;
; 0.257 ; 0.257        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|i2c_sda_reg|datac       ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.339 ; 0.339        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.378 ; 0.378        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.378 ; 0.378        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|datad        ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|datad        ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|state.RD_DATA|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|state.RD_DATA|q         ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|datad        ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|datad        ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.611 ; 0.611        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.618 ; 0.618        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.618 ; 0.618        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.647 ; 0.647        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.647 ; 0.647        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.647 ; 0.647        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.648 ; 0.648        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.656 ; 0.656        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.660 ; 0.660        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.660 ; 0.660        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.660 ; 0.660        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.705 ; 0.705        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.705 ; 0.705        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.705 ; 0.705        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.707 ; 0.707        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.733 ; 0.733        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|i2c_sda_reg|datac       ;
; 0.746 ; 0.746        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ;
; 0.752 ; 0.752        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.763 ; 0.763        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.763 ; 0.763        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.774 ; 0.774        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.793 ; 0.793        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.806 ; 0.806        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.808 ; 0.808        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.808 ; 0.808        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.816 ; 0.816        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.825 ; 0.825        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.840 ; 0.840        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.845 ; 0.845        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.857 ; 0.857        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.867 ; 0.867        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.891 ; 0.891        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; 9.725 ; 9.941        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ;
; 9.727 ; 9.943        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[2]       ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3]  ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ;
; 9.729 ; 9.945        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ;
; 9.732 ; 9.948        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[0]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[1]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[2]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[3]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[4]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[5]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[6]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[7]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[8]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[9]                                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|key_flag                                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0]   ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[1]   ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[2]   ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[3]   ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[4]   ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[11] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[12] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[16] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[0]         ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[1]         ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[2]         ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[3]         ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[1]         ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[1]        ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[2]        ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[13]                          ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[16]                          ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[17]                          ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[19]                          ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[1]                           ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[22]                          ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[2]                           ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[3]                           ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[6]                           ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                       ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|FRE_select[0]                                                              ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|FRE_select[1]                                                              ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|FRE_select[2]                                                              ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|wave_select[0]                                                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|wave_select[1]                                                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|wave_select[2]                                                             ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1]                                ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[13] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[15] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[3]         ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[3]        ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[10]                           ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[11]                           ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[12]                           ;
+-------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]                                                                                                      ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[4]                                                                                                       ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]                                                                                                       ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]                                                                                                      ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]                                                                                                      ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[2]                                                                                                       ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[6]                                                                                                       ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[8]                                                                                                       ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[1]                                                                                                            ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[2]                                                                                                            ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0]                                                                                                    ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[0]                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]                                                                                                      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[0]                                                                                                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[1]                                                                                                            ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[0]                                                                                                   ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[1]                                                                                                   ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[2]                                                                                                   ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[3]                                                                                                   ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[4]                                                                                                   ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[5]                                                                                                   ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[6]                                                                                                   ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[7]                                                                                                   ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[0]                                                                                                   ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[1]                                                                                                   ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[2]                                                                                                   ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[3]                                                                                                   ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[4]                                                                                                   ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[5]                                                                                                   ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[6]                                                                                                   ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[7]                                                                                                   ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[0]                                                                                                            ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[1]                                                                                                            ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                  ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[0]                                                                                                            ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                                                                                                      ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]                                                                                                      ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]                                                                                                      ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]                                                                                                      ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]                                                                                                      ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]                                                                                                      ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[1]                                                                                                            ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[2]                                                                                                            ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]                                                                                                      ;
; 19.880 ; 20.064       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.065  ; 6.056 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sys_rst_n ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; -0.047 ; 0.179 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 6.145  ; 6.136 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ;
; key[*]    ; sys_clk                               ; 1.409  ; 1.543 ; Rise       ; sys_clk                               ;
;  key[0]   ; sys_clk                               ; 1.409  ; 1.543 ; Rise       ; sys_clk                               ;
;  key[1]   ; sys_clk                               ; 0.708  ; 0.646 ; Rise       ; sys_clk                               ;
;  key[2]   ; sys_clk                               ; 1.228  ; 1.289 ; Rise       ; sys_clk                               ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -2.492 ; -2.623 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sys_rst_n ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 0.314  ; 0.095  ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; -3.181 ; -3.168 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ;
; key[*]    ; sys_clk                               ; 0.908  ; 0.808  ; Rise       ; sys_clk                               ;
;  key[0]   ; sys_clk                               ; 0.219  ; -0.062 ; Rise       ; sys_clk                               ;
;  key[1]   ; sys_clk                               ; 0.908  ; 0.808  ; Rise       ; sys_clk                               ;
;  key[2]   ; sys_clk                               ; 0.442  ; 0.224  ; Rise       ; sys_clk                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                       ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk                               ; 6.872  ; 7.340  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk                               ; 32.340 ; 31.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk                               ; 31.705 ; 31.724 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk                               ; 31.446 ; 31.501 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk                               ; 31.725 ; 31.744 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk                               ; 31.440 ; 31.527 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk                               ; 31.430 ; 31.517 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk                               ; 31.732 ; 31.747 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk                               ; 31.404 ; 31.459 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk                               ; 31.688 ; 31.712 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk                               ; 31.722 ; 31.737 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk                               ; 31.719 ; 31.729 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk                               ; 31.689 ; 31.704 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk                               ; 32.300 ; 31.731 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk                               ; 32.340 ; 31.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk                               ; 31.734 ; 31.266 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk                               ; 32.003 ; 31.474 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk                               ; 32.037 ; 31.509 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk                               ; 7.081  ; 7.266  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 8.549  ; 7.902  ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 7.894  ; 7.734  ; Fall       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 11.198 ; 10.596 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 6.397  ; 6.196  ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;
; ds        ; sys_clk                               ; 7.115  ; 6.854  ; Rise       ; sys_clk                                                  ;
; shcp      ; sys_clk                               ; 7.615  ; 7.173  ; Rise       ; sys_clk                                                  ;
; stcp      ; sys_clk                               ; 6.596  ; 6.451  ; Rise       ; sys_clk                                                  ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk                               ; 5.689 ; 6.214 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk                               ; 4.666 ; 4.402 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk                               ; 5.316 ; 4.930 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk                               ; 4.682 ; 4.402 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk                               ; 5.336 ; 4.950 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk                               ; 4.676 ; 4.426 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk                               ; 4.666 ; 4.416 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk                               ; 5.551 ; 5.108 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk                               ; 4.993 ; 4.650 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk                               ; 4.946 ; 4.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk                               ; 5.541 ; 5.098 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk                               ; 4.976 ; 4.641 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk                               ; 4.908 ; 4.589 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk                               ; 5.577 ; 5.163 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk                               ; 5.581 ; 5.170 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk                               ; 5.034 ; 4.717 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk                               ; 5.257 ; 4.895 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk                               ; 5.291 ; 4.929 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk                               ; 4.868 ; 5.152 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 7.811 ; 6.094 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 5.996 ; 7.135 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 6.650 ; 6.580 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 6.135 ; 5.941 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;
; ds        ; sys_clk                               ; 6.846 ; 6.594 ; Rise       ; sys_clk                                                  ;
; shcp      ; sys_clk                               ; 7.325 ; 6.899 ; Rise       ; sys_clk                                                  ;
; stcp      ; sys_clk                               ; 6.350 ; 6.209 ; Rise       ; sys_clk                                                  ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; sys_rst_n  ; oe          ;    ; 5.210 ; 5.428 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; sys_rst_n  ; oe          ;    ; 5.029 ; 5.238 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 9.887 ; 9.812 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 6.604 ; 6.529 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 9.187 ; 9.112 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 6.365 ; 6.290 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 9.356     ; 9.431     ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 6.422     ; 6.497     ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 8.606     ; 8.681     ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 6.187     ; 6.262     ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; sys_clk                                                  ; -58.245 ; -744.783      ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; -2.462  ; -2.817        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -1.018  ; -89.248       ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; -0.285  ; -0.583        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.380  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; -0.556 ; -3.595        ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; -0.429 ; -2.644        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -0.356 ; -5.273        ;
; sys_clk                                                  ; 0.037  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -1.500 ; -1.500        ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.698 ; 0.000         ;
+---------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -1.000 ; -186.000      ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; 0.361  ; 0.000         ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; 0.395  ; 0.000         ;
; sys_clk                                                  ; 9.408  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.737 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                           ;
+---------+--------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                                                                                                ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -58.245 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.262     ; 58.460     ;
; -58.154 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 58.368     ;
; -58.050 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.262     ; 58.265     ;
; -57.955 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 58.169     ;
; -57.951 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.262     ; 58.166     ;
; -57.946 ; adda_ctrl:adda_ctrl_inst|fre_cnt[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 58.160     ;
; -57.869 ; adda_ctrl:adda_ctrl_inst|fre_cnt[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.258     ; 58.088     ;
; -57.773 ; adda_ctrl:adda_ctrl_inst|fre_cnt[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 57.987     ;
; -57.754 ; adda_ctrl:adda_ctrl_inst|fre_cnt[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.262     ; 57.969     ;
; -57.753 ; adda_ctrl:adda_ctrl_inst|fre_cnt[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.268     ; 57.962     ;
; -57.588 ; adda_ctrl:adda_ctrl_inst|fre_cnt[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 57.802     ;
; -57.508 ; adda_ctrl:adda_ctrl_inst|fre_cnt[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 57.722     ;
; -57.424 ; adda_ctrl:adda_ctrl_inst|fre_cnt[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.267     ; 57.634     ;
; -57.409 ; adda_ctrl:adda_ctrl_inst|fre_cnt[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.262     ; 57.624     ;
; -57.404 ; adda_ctrl:adda_ctrl_inst|fre_cnt[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 57.618     ;
; -57.400 ; adda_ctrl:adda_ctrl_inst|fre_cnt[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.264     ; 57.613     ;
; -57.381 ; adda_ctrl:adda_ctrl_inst|fre_cnt[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.267     ; 57.591     ;
; -57.221 ; adda_ctrl:adda_ctrl_inst|fre_cnt[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 57.435     ;
; -57.133 ; adda_ctrl:adda_ctrl_inst|fre_cnt[13] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 57.347     ;
; -57.030 ; adda_ctrl:adda_ctrl_inst|fre_cnt[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 57.244     ;
; -56.939 ; adda_ctrl:adda_ctrl_inst|fre_cnt[12] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 57.153     ;
; -56.909 ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.267     ; 57.119     ;
; -56.887 ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.262     ; 57.102     ;
; -56.881 ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.262     ; 57.096     ;
; -56.815 ; adda_ctrl:adda_ctrl_inst|fre_cnt[11] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 57.029     ;
; -56.772 ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.262     ; 56.987     ;
; -56.652 ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.266     ; 56.863     ;
; -56.587 ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 56.801     ;
; -56.511 ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 56.725     ;
; -56.429 ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 56.643     ;
; -56.322 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.270     ; 56.529     ;
; -56.317 ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.263     ; 56.531     ;
; -56.231 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 56.437     ;
; -56.127 ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.265     ; 56.339     ;
; -56.127 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.270     ; 56.334     ;
; -56.032 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 56.238     ;
; -56.028 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.270     ; 56.235     ;
; -56.023 ; adda_ctrl:adda_ctrl_inst|fre_cnt[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 56.229     ;
; -55.946 ; adda_ctrl:adda_ctrl_inst|fre_cnt[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.266     ; 56.157     ;
; -55.850 ; adda_ctrl:adda_ctrl_inst|fre_cnt[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 56.056     ;
; -55.831 ; adda_ctrl:adda_ctrl_inst|fre_cnt[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.270     ; 56.038     ;
; -55.830 ; adda_ctrl:adda_ctrl_inst|fre_cnt[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.276     ; 56.031     ;
; -55.665 ; adda_ctrl:adda_ctrl_inst|fre_cnt[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 55.871     ;
; -55.585 ; adda_ctrl:adda_ctrl_inst|fre_cnt[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 55.791     ;
; -55.501 ; adda_ctrl:adda_ctrl_inst|fre_cnt[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.275     ; 55.703     ;
; -55.486 ; adda_ctrl:adda_ctrl_inst|fre_cnt[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.270     ; 55.693     ;
; -55.481 ; adda_ctrl:adda_ctrl_inst|fre_cnt[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 55.687     ;
; -55.477 ; adda_ctrl:adda_ctrl_inst|fre_cnt[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.272     ; 55.682     ;
; -55.458 ; adda_ctrl:adda_ctrl_inst|fre_cnt[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.275     ; 55.660     ;
; -55.298 ; adda_ctrl:adda_ctrl_inst|fre_cnt[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 55.504     ;
; -55.210 ; adda_ctrl:adda_ctrl_inst|fre_cnt[13] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 55.416     ;
; -55.107 ; adda_ctrl:adda_ctrl_inst|fre_cnt[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 55.313     ;
; -55.016 ; adda_ctrl:adda_ctrl_inst|fre_cnt[12] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 55.222     ;
; -54.986 ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.275     ; 55.188     ;
; -54.964 ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.270     ; 55.171     ;
; -54.958 ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.270     ; 55.165     ;
; -54.892 ; adda_ctrl:adda_ctrl_inst|fre_cnt[11] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 55.098     ;
; -54.849 ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.270     ; 55.056     ;
; -54.729 ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.274     ; 54.932     ;
; -54.664 ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 54.870     ;
; -54.588 ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 54.794     ;
; -54.506 ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 54.712     ;
; -54.394 ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.271     ; 54.600     ;
; -54.204 ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.273     ; 54.408     ;
; -54.184 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 54.383     ;
; -54.093 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 54.291     ;
; -53.989 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 54.188     ;
; -53.894 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 54.092     ;
; -53.890 ; adda_ctrl:adda_ctrl_inst|fre_cnt[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 54.089     ;
; -53.885 ; adda_ctrl:adda_ctrl_inst|fre_cnt[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 54.083     ;
; -53.808 ; adda_ctrl:adda_ctrl_inst|fre_cnt[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.274     ; 54.011     ;
; -53.712 ; adda_ctrl:adda_ctrl_inst|fre_cnt[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 53.910     ;
; -53.693 ; adda_ctrl:adda_ctrl_inst|fre_cnt[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 53.892     ;
; -53.692 ; adda_ctrl:adda_ctrl_inst|fre_cnt[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.284     ; 53.885     ;
; -53.527 ; adda_ctrl:adda_ctrl_inst|fre_cnt[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 53.725     ;
; -53.447 ; adda_ctrl:adda_ctrl_inst|fre_cnt[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 53.645     ;
; -53.363 ; adda_ctrl:adda_ctrl_inst|fre_cnt[10] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.283     ; 53.557     ;
; -53.348 ; adda_ctrl:adda_ctrl_inst|fre_cnt[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 53.547     ;
; -53.343 ; adda_ctrl:adda_ctrl_inst|fre_cnt[19] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 53.541     ;
; -53.339 ; adda_ctrl:adda_ctrl_inst|fre_cnt[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.280     ; 53.536     ;
; -53.320 ; adda_ctrl:adda_ctrl_inst|fre_cnt[14] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.283     ; 53.514     ;
; -53.160 ; adda_ctrl:adda_ctrl_inst|fre_cnt[16] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 53.358     ;
; -53.072 ; adda_ctrl:adda_ctrl_inst|fre_cnt[13] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 53.270     ;
; -52.969 ; adda_ctrl:adda_ctrl_inst|fre_cnt[15] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 53.167     ;
; -52.878 ; adda_ctrl:adda_ctrl_inst|fre_cnt[12] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 53.076     ;
; -52.848 ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.283     ; 53.042     ;
; -52.826 ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 53.025     ;
; -52.820 ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 53.019     ;
; -52.754 ; adda_ctrl:adda_ctrl_inst|fre_cnt[11] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 52.952     ;
; -52.711 ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 52.910     ;
; -52.591 ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.282     ; 52.786     ;
; -52.526 ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 52.724     ;
; -52.450 ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 52.648     ;
; -52.368 ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 52.566     ;
; -52.256 ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 52.454     ;
; -52.066 ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.281     ; 52.262     ;
; -51.869 ; adda_ctrl:adda_ctrl_inst|fre_cnt[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 52.068     ;
; -51.778 ; adda_ctrl:adda_ctrl_inst|fre_cnt[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 51.976     ;
; -51.674 ; adda_ctrl:adda_ctrl_inst|fre_cnt[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.278     ; 51.873     ;
; -51.579 ; adda_ctrl:adda_ctrl_inst|fre_cnt[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.500        ; -0.279     ; 51.777     ;
+---------+--------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'                                                                                                                                                  ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.462 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.770     ; 1.710      ;
; -2.362 ; i2c_ctrl:i2c_ctrl_inst|state.START_2       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.770     ; 1.610      ;
; -2.286 ; adda_ctrl:adda_ctrl_inst|wr_data[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.926     ; 1.378      ;
; -2.262 ; i2c_ctrl:i2c_ctrl_inst|state.START_1       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.770     ; 1.510      ;
; -2.261 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.770     ; 1.509      ;
; -2.244 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.769     ; 1.493      ;
; -2.240 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.769     ; 1.489      ;
; -2.237 ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.769     ; 1.486      ;
; -2.220 ; adda_ctrl:adda_ctrl_inst|wr_data[3]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.926     ; 1.312      ;
; -2.218 ; adda_ctrl:adda_ctrl_inst|wr_data[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.926     ; 1.310      ;
; -2.211 ; adda_ctrl:adda_ctrl_inst|wr_data[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.926     ; 1.303      ;
; -2.187 ; adda_ctrl:adda_ctrl_inst|wr_data[6]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.925     ; 1.280      ;
; -2.146 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.769     ; 1.395      ;
; -2.124 ; adda_ctrl:adda_ctrl_inst|wr_data[7]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.925     ; 1.217      ;
; -2.113 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.770     ; 1.361      ;
; -2.111 ; adda_ctrl:adda_ctrl_inst|wr_data[5]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.925     ; 1.204      ;
; -2.094 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.769     ; 1.343      ;
; -2.079 ; adda_ctrl:adda_ctrl_inst|wr_data[4]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.925     ; 1.172      ;
; -2.006 ; adda_ctrl:adda_ctrl_inst|byte_addr[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.769     ; 1.255      ;
; -1.923 ; i2c_ctrl:i2c_ctrl_inst|state.STOP          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.770     ; 1.171      ;
; -1.655 ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; -0.768     ; 0.905      ;
; -1.592 ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.240      ; 1.850      ;
; -1.592 ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.240      ; 1.850      ;
; -1.447 ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.240      ; 1.705      ;
; -1.241 ; i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.141      ; 1.400      ;
; -1.226 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.240      ; 1.484      ;
; -0.400 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.842      ; 1.375      ;
; -0.209 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.075      ; 0.789      ;
; -0.074 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.135      ; 0.792      ;
; -0.072 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.005      ; 0.828      ;
; 0.143  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.065      ; 0.792      ;
; 0.157  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 0.842      ; 1.318      ;
; 0.194  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.075      ; 0.886      ;
; 0.242  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 0.836      ; 0.776      ;
; 0.313  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.005      ; 0.943      ;
; 0.329  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.135      ; 0.889      ;
; 0.339  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.077      ; 0.791      ;
; 0.368  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.101      ; 0.787      ;
; 0.406  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.500        ; 1.000      ; 0.777      ;
; 0.546  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.065      ; 0.889      ;
; 0.640  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 0.836      ; 0.878      ;
; 0.742  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.077      ; 0.888      ;
; 0.771  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.101      ; 0.884      ;
; 0.804  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 1.000        ; 1.000      ; 0.879      ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                              ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.018 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.967      ;
; -1.018 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.967      ;
; -1.018 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.967      ;
; -1.018 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.967      ;
; -1.018 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.967      ;
; -1.018 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.967      ;
; -1.018 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.967      ;
; -1.018 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.967      ;
; -1.018 ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.967      ;
; -0.985 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.934      ;
; -0.985 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.934      ;
; -0.985 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.934      ;
; -0.985 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.934      ;
; -0.985 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.934      ;
; -0.985 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.934      ;
; -0.985 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.934      ;
; -0.985 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.934      ;
; -0.985 ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.934      ;
; -0.981 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.930      ;
; -0.981 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.930      ;
; -0.981 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.930      ;
; -0.981 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.930      ;
; -0.981 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.930      ;
; -0.981 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.930      ;
; -0.981 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.930      ;
; -0.981 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.930      ;
; -0.981 ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.930      ;
; -0.962 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.045     ; 0.904      ;
; -0.962 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.045     ; 0.904      ;
; -0.962 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.911      ;
; -0.962 ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.911      ;
; -0.960 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.045     ; 0.902      ;
; -0.959 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.045     ; 0.901      ;
; -0.959 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.045     ; 0.901      ;
; -0.957 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.045     ; 0.899      ;
; -0.936 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.885      ;
; -0.936 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.885      ;
; -0.936 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.885      ;
; -0.936 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.885      ;
; -0.936 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.885      ;
; -0.936 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.885      ;
; -0.936 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.885      ;
; -0.936 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.885      ;
; -0.936 ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.885      ;
; -0.897 ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.044     ; 0.840      ;
; -0.897 ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.044     ; 0.840      ;
; -0.896 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.845      ;
; -0.896 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.845      ;
; -0.896 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.845      ;
; -0.896 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.845      ;
; -0.896 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.845      ;
; -0.896 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.845      ;
; -0.896 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.845      ;
; -0.896 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.845      ;
; -0.896 ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.845      ;
; -0.895 ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.044     ; 0.838      ;
; -0.880 ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[0]    ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[31] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.039     ; 1.828      ;
; -0.874 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.045     ; 0.816      ;
; -0.874 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.045     ; 0.816      ;
; -0.872 ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -1.045     ; 0.814      ;
; -0.859 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.809      ;
; -0.859 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.809      ;
; -0.859 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.809      ;
; -0.859 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.809      ;
; -0.859 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.809      ;
; -0.859 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.809      ;
; -0.859 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.809      ;
; -0.859 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.809      ;
; -0.859 ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.809      ;
; -0.855 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.805      ;
; -0.855 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.805      ;
; -0.855 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.805      ;
; -0.855 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.805      ;
; -0.855 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.805      ;
; -0.855 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.805      ;
; -0.855 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.805      ;
; -0.855 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.805      ;
; -0.855 ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.805      ;
; -0.853 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.802      ;
; -0.853 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.802      ;
; -0.853 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.802      ;
; -0.853 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.802      ;
; -0.853 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.802      ;
; -0.853 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.802      ;
; -0.853 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.802      ;
; -0.853 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.802      ;
; -0.853 ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.038     ; 1.802      ;
; -0.851 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.801      ;
; -0.851 ; adda_ctrl:adda_ctrl_inst|cnt_wait[13]      ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 1.000        ; -0.037     ; 1.801      ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                           ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock                         ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.285 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 1.096      ; 0.886      ;
; -0.157 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 1.035      ; 0.943      ;
; -0.141 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 1.165      ; 0.889      ;
; 0.067  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 1.086      ; 0.889      ;
; 0.170  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 0.866      ; 0.878      ;
; 0.263  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 1.098      ; 0.888      ;
; 0.301  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 1.131      ; 0.884      ;
; 0.312  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 1.096      ; 0.789      ;
; 0.334  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; 1.030      ; 0.879      ;
; 0.456  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 1.165      ; 0.792      ;
; 0.458  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 1.035      ; 0.828      ;
; 0.664  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 1.086      ; 0.792      ;
; 0.772  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 0.866      ; 0.776      ;
; 0.860  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 1.098      ; 0.791      ;
; 0.898  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 1.131      ; 0.787      ;
; 0.936  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 1.000        ; 1.030      ; 0.777      ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 17.380 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|FRE[1]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.325     ; 1.232      ;
; 17.471 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|FRE[2]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.325     ; 1.141      ;
; 17.550 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|FRE[2]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.325     ; 1.062      ;
; 17.596 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|FRE[1]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.325     ; 1.016      ;
; 17.663 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|FRE[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.329     ; 0.945      ;
; 17.788 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|FRE[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.329     ; 0.820      ;
; 17.824 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|FRE[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.329     ; 0.784      ;
; 17.838 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.779      ;
; 18.007 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.610      ;
; 18.013 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.604      ;
; 18.015 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.602      ;
; 18.021 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.596      ;
; 18.022 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.595      ;
; 18.027 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.590      ;
; 18.028 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.589      ;
; 18.031 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.586      ;
; 18.035 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.582      ;
; 18.064 ; key_control:key_control_inst|RAN_select[1] ; vga_wave_pic:vga_wave_pic_inst|RAN[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.553      ;
; 18.073 ; key_control:key_control_inst|FRE_select[0] ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.544      ;
; 18.164 ; key_control:key_control_inst|RAN_select[1] ; vga_wave_pic:vga_wave_pic_inst|RAN[1]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.453      ;
; 18.180 ; key_control:key_control_inst|FRE_select[2] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.437      ;
; 18.184 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.433      ;
; 18.184 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.433      ;
; 18.188 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.429      ;
; 18.189 ; key_control:key_control_inst|FRE_select[1] ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]   ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.428      ;
; 18.239 ; key_control:key_control_inst|RAN_select[0] ; vga_wave_pic:vga_wave_pic_inst|RAN[0]         ; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.320     ; 0.378      ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.041 ; vga_wave_pic:vga_wave_pic_inst|FRE[0]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 10.912     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.106 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.844     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 29.303 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]      ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 10.647     ;
; 31.103 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.851      ;
; 31.148 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.806      ;
; 31.162 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.791      ;
; 31.177 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.777      ;
; 31.223 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.731      ;
; 31.242 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.712      ;
; 31.268 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.686      ;
; 31.282 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.671      ;
; 31.289 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.665      ;
; 31.297 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.657      ;
; 31.313 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.641      ;
; 31.341 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.612      ;
; 31.346 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.608      ;
; 31.362 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.592      ;
; 31.367 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.586      ;
; 31.409 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.545      ;
; 31.420 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.534      ;
; 31.422 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.531      ;
; 31.433 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.521      ;
; 31.460 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.493      ;
; 31.461 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.492      ;
; 31.466 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.488      ;
; 31.487 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.466      ;
; 31.511 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.442      ;
; 31.519 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.434      ;
; 31.540 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.414      ;
; 31.542 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.411      ;
; 31.566 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.387      ;
; 31.580 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.373      ;
; 31.601 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.352      ;
; 31.626 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.328      ;
; 31.631 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.322      ;
; 31.639 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.314      ;
; 31.686 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.267      ;
; 31.689 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.264      ;
; 31.721 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.232      ;
; 31.730 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 8.215      ;
; 31.746 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 8.208      ;
; 31.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.183      ;
; 31.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.183      ;
; 31.809 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 8.144      ;
; 31.814 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.138      ;
; 31.814 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 8.138      ;
; 31.828 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]            ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.123      ;
+--------+--------------------------------------------+-----------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                                            ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock                         ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.556 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 1.215      ; 0.764      ;
; -0.523 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 1.178      ; 0.760      ;
; -0.486 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 1.142      ; 0.761      ;
; -0.485 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 1.144      ; 0.764      ;
; -0.472 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 1.131      ; 0.764      ;
; -0.427 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 1.072      ; 0.750      ;
; -0.389 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 1.077      ; 0.793      ;
; -0.257 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.000        ; 0.902      ; 0.750      ;
; 0.039  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 1.215      ; 0.859      ;
; 0.072  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 1.178      ; 0.855      ;
; 0.109  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 1.142      ; 0.856      ;
; 0.110  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 1.144      ; 0.859      ;
; 0.123  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 1.131      ; 0.859      ;
; 0.172  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 1.072      ; 0.849      ;
; 0.210  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 1.077      ; 0.892      ;
; 0.341  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; 0.902      ; 0.848      ;
+--------+--------------------------------------+---------------------------------------+--------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'                                                                                                                                                   ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.429 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 1.183      ; 0.859      ;
; -0.397 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 1.147      ; 0.855      ;
; -0.384 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 1.135      ; 0.856      ;
; -0.383 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 1.137      ; 0.859      ;
; -0.370 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 1.124      ; 0.859      ;
; -0.296 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 1.040      ; 0.849      ;
; -0.258 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 1.045      ; 0.892      ;
; -0.127 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 0.870      ; 0.848      ;
; -0.024 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 1.183      ; 0.764      ;
; 0.008  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 1.147      ; 0.760      ;
; 0.021  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 1.135      ; 0.761      ;
; 0.022  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 1.137      ; 0.764      ;
; 0.035  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 1.124      ; 0.764      ;
; 0.105  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 1.040      ; 0.750      ;
; 0.143  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 1.045      ; 0.793      ;
; 0.203  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 0.000        ; 0.877      ; 1.185      ;
; 0.275  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.870      ; 0.750      ;
; 0.743  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.877      ; 1.225      ;
; 1.262  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.310      ; 1.082      ;
; 1.398  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.310      ; 1.218      ;
; 1.426  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.310      ; 1.246      ;
; 1.491  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.310      ; 1.311      ;
; 1.560  ; i2c_ctrl:i2c_ctrl_inst|state.IDLE          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; 0.216      ; 1.286      ;
; 1.924  ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.657     ; 0.777      ;
; 2.162  ; i2c_ctrl:i2c_ctrl_inst|state.STOP          ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.014      ;
; 2.243  ; adda_ctrl:adda_ctrl_inst|byte_addr[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.095      ;
; 2.325  ; adda_ctrl:adda_ctrl_inst|wr_data[4]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.813     ; 1.022      ;
; 2.337  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.189      ;
; 2.362  ; adda_ctrl:adda_ctrl_inst|wr_data[5]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.813     ; 1.059      ;
; 2.370  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.222      ;
; 2.386  ; adda_ctrl:adda_ctrl_inst|wr_data[7]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.813     ; 1.083      ;
; 2.424  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.276      ;
; 2.426  ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.278      ;
; 2.428  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.280      ;
; 2.436  ; adda_ctrl:adda_ctrl_inst|wr_data[6]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.813     ; 1.133      ;
; 2.447  ; adda_ctrl:adda_ctrl_inst|wr_data[1]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.814     ; 1.143      ;
; 2.464  ; adda_ctrl:adda_ctrl_inst|wr_data[0]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.814     ; 1.160      ;
; 2.464  ; i2c_ctrl:i2c_ctrl_inst|state.START_1       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.316      ;
; 2.471  ; adda_ctrl:adda_ctrl_inst|wr_data[3]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.814     ; 1.167      ;
; 2.505  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.357      ;
; 2.507  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.359      ;
; 2.525  ; adda_ctrl:adda_ctrl_inst|wr_data[2]        ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.814     ; 1.221      ;
; 2.544  ; i2c_ctrl:i2c_ctrl_inst|state.START_2       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.396      ;
; 2.617  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; -0.500       ; -0.658     ; 1.469      ;
+--------+--------------------------------------------+---------------------------------------+---------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock                          ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------+--------------+------------+------------+
; -0.356 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.611      ; 1.454      ;
; -0.344 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.STOP                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.612      ; 1.467      ;
; -0.317 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.612      ; 1.494      ;
; -0.315 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.610      ; 1.494      ;
; -0.289 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.612      ; 1.522      ;
; -0.288 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_end                                                                                                                   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.613      ; 1.524      ;
; -0.282 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.613      ; 1.530      ;
; -0.279 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.612      ; 1.532      ;
; -0.268 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.611      ; 1.542      ;
; -0.255 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.612      ; 1.556      ;
; -0.253 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.612      ; 1.558      ;
; -0.216 ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.778      ; 0.656      ;
; -0.212 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.612      ; 1.599      ;
; -0.180 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.610      ; 1.629      ;
; -0.178 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.611      ; 1.632      ;
; -0.177 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.611      ; 1.633      ;
; -0.177 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.611      ; 1.633      ;
; -0.143 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.670      ;
; -0.143 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.670      ;
; -0.143 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.670      ;
; -0.143 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.670      ;
; -0.143 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.670      ;
; -0.143 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.670      ;
; -0.143 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.670      ;
; -0.143 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.670      ;
; -0.143 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.612      ; 1.668      ;
; -0.098 ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.614      ; 0.610      ;
; -0.095 ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.539      ; 0.538      ;
; -0.060 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.START_2                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.612      ; 1.751      ;
; -0.047 ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.609      ; 0.656      ;
; -0.023 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.790      ;
; -0.023 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.790      ;
; -0.023 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.790      ;
; -0.023 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[4]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.790      ;
; -0.023 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.790      ;
; -0.023 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.790      ;
; -0.023 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.790      ;
; -0.023 ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|rd_data[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.614      ; 1.790      ;
; -0.006 ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.IDLE                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.701      ; 0.894      ;
; -0.003 ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[7]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.513      ; 0.604      ;
; 0.000  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[6]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.549      ; 0.643      ;
; 0.023  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.602      ; 0.824      ;
; 0.050  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.602      ; 0.851      ;
; 0.050  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.602      ; 0.851      ;
; 0.051  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|i2c_end                                                                                                                   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.613      ; 1.363      ;
; 0.051  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.602      ; 0.852      ;
; 0.052  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.612      ; 1.363      ;
; 0.053  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[5]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.537      ; 0.684      ;
; 0.054  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.613      ; 1.366      ;
; 0.065  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.611      ; 1.375      ;
; 0.076  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.612      ; 1.387      ;
; 0.076  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.611      ; 1.386      ;
; 0.079  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.612      ; 1.390      ;
; 0.082  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.612      ; 1.393      ;
; 0.089  ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3]      ; i2c_ctrl:i2c_ctrl_inst|rd_data[3]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.479      ; 0.662      ;
; 0.091  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.612      ; 1.402      ;
; 0.092  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.610      ; 1.401      ;
; 0.102  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.602      ; 0.903      ;
; 0.104  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]      ; i2c_ctrl:i2c_ctrl_inst|state.STOP                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.612      ; 1.415      ;
; 0.104  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.602      ; 0.905      ;
; 0.104  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]                                                                                                                ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.602      ; 0.905      ;
; 0.115  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.044      ; 1.243      ;
; 0.126  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]    ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.212      ; 0.442      ;
; 0.153  ; i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]          ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.045      ; 1.282      ;
; 0.155  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.045      ; 1.284      ;
; 0.159  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA       ; i2c_ctrl:i2c_ctrl_inst|state.N_ACK                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; -0.500       ; 1.610      ; 1.468      ;
; 0.169  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]      ; i2c_ctrl:i2c_ctrl_inst|state.START_2                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 1.045      ; 1.298      ;
; 0.175  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[0]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[0]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[4]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[4]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[5]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[5]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[9]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[9]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.048      ; 0.307      ;
; 0.176  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[3]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[3]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.176  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[6]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[6]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.176  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[7]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[7]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.176  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[8]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[8]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.047      ; 0.307      ;
; 0.184  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en      ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_RD_ADDR                                                                                                        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; i2c_ctrl:i2c_ctrl_inst|state.START_1       ; i2c_ctrl:i2c_ctrl_inst|state.START_1                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR   ; i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L                                                                                                       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|state.DA_IDLE     ; adda_ctrl:adda_ctrl_inst|state.DA_IDLE                                                                                                           ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|state.AD_IDLE     ; adda_ctrl:adda_ctrl_inst|state.AD_IDLE                                                                                                           ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|state.AD_CMD      ; adda_ctrl:adda_ctrl_inst|state.AD_CMD                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[2]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[2]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[3]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[3]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[4]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[4]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[5]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[5]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[8]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[8]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[9]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[9]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|zero_cnt[0]       ; adda_ctrl:adda_ctrl_inst|zero_cnt[0]                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|zero_cnt[1]       ; adda_ctrl:adda_ctrl_inst|zero_cnt[1]                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; adda_ctrl:adda_ctrl_inst|fre_en            ; adda_ctrl:adda_ctrl_inst|fre_en                                                                                                                  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185  ; adda_ctrl:adda_ctrl_inst|state.DA_CMD      ; adda_ctrl:adda_ctrl_inst|state.DA_CMD                                                                                                            ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5         ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1         ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4         ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4                                                                                                               ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA       ; i2c_ctrl:i2c_ctrl_inst|state.WR_DATA                                                                                                             ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[1]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[2]    ; adda_ctrl:adda_ctrl_inst|ram_wr_addr[2]                                                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185  ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[0]   ; adda_ctrl:adda_ctrl_inst|rom_addr_reg[0]                                                                                                         ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; 0.000        ; 0.038      ; 0.307      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.037 ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                          ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; sys_clk     ; 0.000        ; 1.189      ; 1.445      ;
; 0.178 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ; sys_clk                        ; sys_clk     ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; key_control:key_control_inst|RAN_select[1]                                                              ; key_control:key_control_inst|RAN_select[1]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_control:key_control_inst|RAN_select[0]                                                              ; key_control:key_control_inst|RAN_select[0]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_control:key_control_inst|FRE_select[1]                                                              ; key_control:key_control_inst|FRE_select[1]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; key_control:key_control_inst|FRE_select[2]                                                              ; key_control:key_control_inst|FRE_select[2]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ; sys_clk                        ; sys_clk     ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; key_control:key_control_inst|wave_select[0]                                                             ; key_control:key_control_inst|wave_select[0]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[33] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[38] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[39] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[2]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[23] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[26] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[27] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[34] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; key_control:key_control_inst|FRE_select[0]                                                              ; key_control:key_control_inst|FRE_select[0]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; key_control:key_control_inst|wave_select[2]                                                             ; key_control:key_control_inst|wave_select[2]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; key_control:key_control_inst|wave_select[1]                                                             ; key_control:key_control_inst|wave_select[1]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[32] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[3]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[7]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[17] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[18] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[19] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[2]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[6]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[4]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[3]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[11]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|ten[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[5]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[19]                                   ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[19]                                   ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[19]                                   ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[19]                                   ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[19]                                   ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[19]                                   ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.318      ;
; 0.204 ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                       ; i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]                                                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[0]                                    ; key_control:key_control_inst|key_filter:key_filter_inst1|key_flag                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.038      ; 0.326      ;
; 0.205 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[2]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[2]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[3]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[0]                                    ; key_control:key_control_inst|key_filter:key_filter_inst2|key_flag                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[0]                                    ; key_control:key_control_inst|key_filter:key_filter_inst0|key_flag                                       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[4]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[5]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[0]         ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.333      ;
; 0.217 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[40] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.337      ;
; 0.235 ; key_control:key_control_inst|FRE_select[1]                                                              ; key_control:key_control_inst|FRE_select[2]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.356      ;
; 0.238 ; key_control:key_control_inst|FRE_select[2]                                                              ; key_control:key_control_inst|FRE_select[0]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.359      ;
; 0.242 ; key_control:key_control_inst|FRE_select[2]                                                              ; key_control:key_control_inst|FRE_select[1]                                                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.363      ;
; 0.262 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[2]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[10]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.035      ; 0.381      ;
; 0.266 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[1]                            ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[1]        ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[1]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[2]        ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[2]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[0]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[8]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[16]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[9]                           ; sys_clk                        ; sys_clk     ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[1]         ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[13]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[0]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|dot_disp                              ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[1]        ; sys_clk                        ; sys_clk     ; 0.000        ; 0.035      ; 0.393      ;
; 0.275 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.034      ; 0.393      ;
; 0.275 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[2]         ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[19]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.396      ;
; 0.280 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[22] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[2]        ; sys_clk                        ; sys_clk     ; 0.000        ; 0.035      ; 0.399      ;
; 0.280 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[17]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[42] ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; sys_clk                        ; sys_clk     ; 0.000        ; 0.034      ; 0.401      ;
; 0.283 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[2]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[22]                          ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; key_control:key_control_inst|wave_select[0]                                                             ; key_control:key_control_inst|wave_select[2]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.409      ;
; 0.294 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[10] ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; key_control:key_control_inst|wave_select[2]                                                             ; key_control:key_control_inst|wave_select[0]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; key_control:key_control_inst|wave_select[2]                                                             ; key_control:key_control_inst|wave_select[1]                                                             ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[8]  ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[9]  ; sys_clk                        ; sys_clk     ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[7]                                    ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[7]                                    ; sys_clk                        ; sys_clk     ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[7]                                    ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[7]                                    ; sys_clk                        ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]               ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]               ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]               ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]               ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]               ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]               ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]               ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]               ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]               ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]               ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.305 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.594      ;
; 0.318 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.448 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.727      ;
; 0.454 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]               ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.460 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]               ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.740      ;
; 0.461 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.740      ;
; 0.463 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.743      ;
; 0.465 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.745      ;
; 0.466 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.752      ;
; 0.476 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.482 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.761      ;
; 0.506 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.785      ;
; 0.517 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.526 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.530 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; vga_wave_pic:vga_wave_pic_inst|FRE[1]         ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.658      ;
; 0.541 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]               ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.545 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.665      ;
; 0.547 ; vga_wave_pic:vga_wave_pic_inst|FRE[2]         ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.666      ;
; 0.560 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.839      ;
; 0.583 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.592 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.595 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]               ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.597 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.600 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.604 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]               ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.608 ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4] ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
+-------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                     ;
+--------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                    ; Launch Clock                   ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; -1.500 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -0.846     ; 0.664      ;
; -1.496 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -0.846     ; 0.660      ;
; -1.402 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -0.846     ; 0.566      ;
; -1.350 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0.500        ; -0.846     ; 0.514      ;
+--------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                                                                     ;
+-------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                    ; Launch Clock                   ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+
; 1.698 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_5 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.738     ; 0.470      ;
; 1.752 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.738     ; 0.524      ;
; 1.833 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.738     ; 0.605      ;
; 1.835 ; i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ; i2c_ctrl:i2c_ctrl_inst|ack ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -0.500       ; -0.738     ; 0.607      ;
+-------+------------------------------------+----------------------------+--------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|i2c_clk'                                                                   ;
+--------+--------------+----------------+------------+--------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                          ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------+--------------------------------+------------+------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|ad_data[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|byte_addr[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|cnt_wait[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_ab          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[21]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[22]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[23]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[24]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[25]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[26]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[27]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[28]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[29]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[30]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[31]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_cnt_reg[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|fre_en          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|i2c_start       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|pre_rd_data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|pre_rd_data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|pre_rd_data[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|pre_rd_data[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|pre_rd_data[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; Fall       ; adda_ctrl:adda_ctrl_inst|pre_rd_data[5]  ;
+--------+--------------+----------------+------------+--------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|state.RD_DATA'                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.370 ; 0.370        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.386 ; 0.386        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|i2c_sda_reg|datac       ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.397 ; 0.397        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.398 ; 0.398        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.402 ; 0.402        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|datad        ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|datad        ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|datac        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|state.RD_DATA|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|state.RD_DATA|q         ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~1|datad        ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Decoder1~3|datad        ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.599 ; 0.599        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg    ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.609 ; 0.609        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|i2c_sda_reg|datac       ;
; 0.617 ; 0.617        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.618 ; 0.618        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.625 ; 0.625        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Fall       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.630 ; 0.630        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.635 ; 0.635        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; Rise       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]'                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|ack|datac               ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|ack            ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|datad          ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|combout        ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~1|datac        ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~3|datac        ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~2|datad        ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|cnt_i2c_clk[0]|q        ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|datad      ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|datad      ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|datad      ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector20~0|combout    ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector22~0|combout    ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector23~2|combout    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[0]|datad    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[2]|datad    ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[1]|datad    ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[7]|dataa    ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[3]|datab    ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|datad      ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|datad      ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|datad      ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|datad      ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector24~0|combout    ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector25~0|combout    ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector27~0|combout    ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~2|datad        ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector28~2|combout    ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|datad       ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~2|combout      ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Selector2~0|combout     ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[5]|dataa    ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[6]|dataa    ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|rd_data_reg[4]|dataa    ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~1|combout      ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Fall       ; i2c_ctrl_inst|Decoder1~3|combout      ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~1|datac        ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Decoder1~3|datac        ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|combout        ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|Equal4~0|datad          ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl:i2c_ctrl_inst|ack            ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; Rise       ; i2c_ctrl_inst|ack|datac               ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                      ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; 9.408 ; 9.592        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[0]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[1]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[2]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[3]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[4]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[6]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0]                                ;
; 9.424 ; 9.608        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[2]       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[10]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[11]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[12]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[13]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[14]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[15]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[16]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[17]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[18]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[19]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[10]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[11]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[12]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[13]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[14]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[15]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[16]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[17]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[18]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[19]                                   ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[0]                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[1]                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[2]                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|ds                                      ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|stcp                                    ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[28] ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[29] ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[5]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[7]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[0]       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[1]       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[2]       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|h_hun[3]       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[0]         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[1]         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|hun[2]         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[0]       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[1]       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|t_tho[3]       ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[0]         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[2]         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|tho[3]         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|unit[0]        ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_sel[1]                            ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[1]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[2]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[0]                           ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[10]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[12]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[14]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[16]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[17]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[18]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[19]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[20]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[21]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[22]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[23]                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[8]                           ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_reg[9]                           ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[0]                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[1]                                ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel[3]                                ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                                                          ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|FRE_select[0]                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|FRE_select[1]                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|FRE_select[2]                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|RAN_select[0]                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|RAN_select[1]                                                              ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[0]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[1]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[2]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[3]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[4]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[5]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[6]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[7]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[8]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[9]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst1|key_flag                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[0]                                    ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[10]                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[11]                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[12]                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[13]                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[14]                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[15]                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[16]                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[17]                                   ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[18]                                   ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[0]                                                                                                   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[1]                                                                                                   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[2]                                                                                                   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[3]                                                                                                   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[4]                                                                                                   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[5]                                                                                                   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[6]                                                                                                   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[7]                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[0]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[1]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[2]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[0]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[1]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                                                                                                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][1]                                                                                                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[0][3]                                                                                                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][0]                                                                                                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[1][4]                                                                                                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|char_N[4][4]                                                                                                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[0]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[2]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[3]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[4]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[5]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[6]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[7]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[8]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[9]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]                                                                                                      ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[10]                                                                                                      ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[4]                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[4]                                                                                                       ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]                                                                                                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[9]                                                                                                       ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[0]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[1]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[2]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[3]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[4]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[5]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[6]                                                                                                   ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pre_pic_data[7]                                                                                                   ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[1]                                                                                                            ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[2]                                                                                                            ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]                                                                                                      ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[13]                                                                                                      ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]                                                                                                      ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[15]                                                                                                      ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[2]                                                                                                       ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[2]                                                                                                       ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[6]                                                                                                       ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[6]                                                                                                       ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[8]                                                                                                       ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|pix_data[8]                                                                                                       ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|FRE[0]                                                                                                            ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[0]                                                                                                            ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_wave_pic:vga_wave_pic_inst|RAN[1]                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 2.793  ; 3.487 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sys_rst_n ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; -0.098 ; 0.190 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 2.814  ; 3.508 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ;
; key[*]    ; sys_clk                               ; 0.583  ; 0.964 ; Rise       ; sys_clk                               ;
;  key[0]   ; sys_clk                               ; 0.583  ; 0.964 ; Rise       ; sys_clk                               ;
;  key[1]   ; sys_clk                               ; 0.177  ; 0.597 ; Rise       ; sys_clk                               ;
;  key[2]   ; sys_clk                               ; 0.462  ; 0.856 ; Rise       ; sys_clk                               ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -1.464 ; -2.096 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sys_rst_n ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 0.237  ; -0.053 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; -1.496 ; -2.171 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ;
; key[*]    ; sys_clk                               ; 0.522  ; 0.159  ; Rise       ; sys_clk                               ;
;  key[0]   ; sys_clk                               ; 0.131  ; -0.198 ; Rise       ; sys_clk                               ;
;  key[1]   ; sys_clk                               ; 0.522  ; 0.159  ; Rise       ; sys_clk                               ;
;  key[2]   ; sys_clk                               ; 0.262  ; -0.067 ; Rise       ; sys_clk                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                       ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk                               ; 3.561  ; 3.388  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk                               ; 14.966 ; 15.188 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk                               ; 14.946 ; 14.820 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk                               ; 14.839 ; 14.702 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk                               ; 14.966 ; 14.840 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk                               ; 14.851 ; 14.716 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk                               ; 14.841 ; 14.706 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk                               ; 14.959 ; 14.838 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk                               ; 14.804 ; 14.659 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk                               ; 14.942 ; 14.814 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk                               ; 14.949 ; 14.828 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk                               ; 14.951 ; 14.826 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk                               ; 14.947 ; 14.816 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk                               ; 14.900 ; 15.165 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk                               ; 14.916 ; 15.188 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk                               ; 14.650 ; 14.897 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk                               ; 14.742 ; 15.009 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk                               ; 14.777 ; 15.044 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk                               ; 3.544  ; 3.425  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.929  ; 4.019  ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.949  ; 4.247  ; Fall       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 5.432  ; 5.720  ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 3.131  ; 3.229  ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;
; ds        ; sys_clk                               ; 3.580  ; 3.684  ; Rise       ; sys_clk                                                  ;
; shcp      ; sys_clk                               ; 3.737  ; 3.862  ; Rise       ; sys_clk                                                  ;
; stcp      ; sys_clk                               ; 3.376  ; 3.455  ; Rise       ; sys_clk                                                  ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk                               ; 3.022 ; 2.810 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk                               ; 2.186 ; 2.277 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk                               ; 2.442 ; 2.569 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk                               ; 2.186 ; 2.277 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk                               ; 2.462 ; 2.589 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk                               ; 2.197 ; 2.290 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk                               ; 2.187 ; 2.280 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk                               ; 2.543 ; 2.674 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk                               ; 2.294 ; 2.402 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk                               ; 2.293 ; 2.395 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk                               ; 2.533 ; 2.664 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk                               ; 2.301 ; 2.407 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk                               ; 2.285 ; 2.382 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk                               ; 2.569 ; 2.700 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk                               ; 2.578 ; 2.715 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk                               ; 2.330 ; 2.444 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk                               ; 2.410 ; 2.542 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk                               ; 2.445 ; 2.577 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk                               ; 2.557 ; 2.407 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.666 ; 3.155 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.180 ; 3.931 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 3.466 ; 3.479 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 3.025 ; 3.119 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;
; ds        ; sys_clk                               ; 3.465 ; 3.565 ; Rise       ; sys_clk                                                  ;
; shcp      ; sys_clk                               ; 3.615 ; 3.736 ; Rise       ; sys_clk                                                  ;
; stcp      ; sys_clk                               ; 3.267 ; 3.342 ; Rise       ; sys_clk                                                  ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; sys_rst_n  ; oe          ;    ; 2.862 ; 3.142 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; sys_rst_n  ; oe          ;    ; 2.779 ; 3.063 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 4.983 ; 4.970 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 3.441 ; 3.428 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 4.644 ; 4.631 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 3.330 ; 3.317 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 5.069     ; 5.082     ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 3.404     ; 3.417     ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ; 4.721     ; 4.734     ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk       ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; 3.294     ; 3.307     ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ;
+-----------+--------------------------------------+-----------+-----------+------------+--------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+-----------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                     ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                          ; -133.322  ; -1.112  ; -3.608   ; 1.698   ; -3.201              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.092    ; 0.186   ; N/A      ; N/A     ; 19.714              ;
;  i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; -1.397    ; -1.112  ; -3.608   ; 1.698   ; 0.057               ;
;  i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -3.776    ; -0.584  ; N/A      ; N/A     ; -3.201              ;
;  i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; -5.715    ; -0.968  ; N/A      ; N/A     ; 0.103               ;
;  sys_clk                                                  ; -133.322  ; 0.037   ; N/A      ; N/A     ; 9.408               ;
; Design-wide TNS                                           ; -2165.351 ; -19.876 ; -3.608   ; 0.0     ; -298.864            ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; -3.960    ; -6.731  ; -3.608   ; 0.000   ; 0.000               ;
;  i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; -430.689  ; -7.251  ; N/A      ; N/A     ; -298.864            ;
;  i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; -11.371   ; -5.894  ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; -1719.551 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 6.445  ; 6.672 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sys_rst_n ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; -0.047 ; 0.190 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 6.515  ; 6.742 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ;
; key[*]    ; sys_clk                               ; 1.462  ; 1.610 ; Rise       ; sys_clk                               ;
;  key[0]   ; sys_clk                               ; 1.462  ; 1.610 ; Rise       ; sys_clk                               ;
;  key[1]   ; sys_clk                               ; 0.708  ; 0.678 ; Rise       ; sys_clk                               ;
;  key[2]   ; sys_clk                               ; 1.263  ; 1.339 ; Rise       ; sys_clk                               ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; -1.464 ; -2.096 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
; sys_rst_n ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 0.439  ; 0.300  ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; -1.496 ; -2.171 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ;
; key[*]    ; sys_clk                               ; 1.034  ; 0.942  ; Rise       ; sys_clk                               ;
;  key[0]   ; sys_clk                               ; 0.265  ; 0.039  ; Rise       ; sys_clk                               ;
;  key[1]   ; sys_clk                               ; 1.034  ; 0.942  ; Rise       ; sys_clk                               ;
;  key[2]   ; sys_clk                               ; 0.511  ; 0.350  ; Rise       ; sys_clk                               ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                       ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync     ; sys_clk                               ; 7.545  ; 7.792  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk                               ; 34.755 ; 34.478 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk                               ; 34.310 ; 34.185 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk                               ; 34.032 ; 33.939 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk                               ; 34.330 ; 34.205 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk                               ; 34.047 ; 33.961 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk                               ; 34.037 ; 33.951 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk                               ; 34.344 ; 34.212 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk                               ; 33.993 ; 33.893 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk                               ; 34.300 ; 34.171 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk                               ; 34.334 ; 34.202 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk                               ; 34.329 ; 34.193 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk                               ; 34.299 ; 34.161 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk                               ; 34.713 ; 34.441 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk                               ; 34.755 ; 34.478 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk                               ; 34.115 ; 33.923 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk                               ; 34.388 ; 34.164 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk                               ; 34.423 ; 34.199 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk                               ; 7.722  ; 7.781  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 9.120  ; 8.651  ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 8.631  ; 8.687  ; Fall       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 12.120 ; 11.847 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 6.910  ; 6.782  ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;
; ds        ; sys_clk                               ; 7.745  ; 7.607  ; Rise       ; sys_clk                                                  ;
; shcp      ; sys_clk                               ; 8.224  ; 7.978  ; Rise       ; sys_clk                                                  ;
; stcp      ; sys_clk                               ; 7.234  ; 7.147  ; Rise       ; sys_clk                                                  ;
+-----------+---------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk                               ; 3.022 ; 2.810 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk                               ; 2.186 ; 2.277 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]   ; sys_clk                               ; 2.442 ; 2.569 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]   ; sys_clk                               ; 2.186 ; 2.277 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; sys_clk                               ; 2.462 ; 2.589 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]   ; sys_clk                               ; 2.197 ; 2.290 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]   ; sys_clk                               ; 2.187 ; 2.280 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]   ; sys_clk                               ; 2.543 ; 2.674 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk                               ; 2.294 ; 2.402 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk                               ; 2.293 ; 2.395 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]   ; sys_clk                               ; 2.533 ; 2.664 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk                               ; 2.301 ; 2.407 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk                               ; 2.285 ; 2.382 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk                               ; 2.569 ; 2.700 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk                               ; 2.578 ; 2.715 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk                               ; 2.330 ; 2.444 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk                               ; 2.410 ; 2.542 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk                               ; 2.445 ; 2.577 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk                               ; 2.557 ; 2.407 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.666 ; 3.155 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 3.180 ; 3.931 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ;
; i2c_scl   ; i2c_ctrl:i2c_ctrl_inst|i2c_clk        ; 3.466 ; 3.479 ; Fall       ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ;
; i2c_sda   ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA  ; 3.025 ; 3.119 ; Rise       ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ;
; ds        ; sys_clk                               ; 3.465 ; 3.565 ; Rise       ; sys_clk                                                  ;
; shcp      ; sys_clk                               ; 3.615 ; 3.736 ; Rise       ; sys_clk                                                  ;
; stcp      ; sys_clk                               ; 3.267 ; 3.342 ; Rise       ; sys_clk                                                  ;
+-----------+---------------------------------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; sys_rst_n  ; oe          ;    ; 5.786 ; 5.872 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; sys_rst_n  ; oe          ;    ; 2.779 ; 3.063 ;    ;
+------------+-------------+----+-------+-------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; i2c_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stcp          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; shcp          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ds            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oe            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i2c_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; i2c_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; stcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; shcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ds            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; oe            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; i2c_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; stcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; shcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ds            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; oe            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; i2c_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; stcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; shcp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ds            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oe            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+--------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths  ; FR Paths     ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+--------------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 199147133 ; 0            ; 0        ; 0        ;
; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 26        ; 0            ; 0        ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; 8         ; 8            ; 0        ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; 0         ; 0            ; 56       ; 39       ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; 0         ; 0            ; 0        ; 2335     ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; 0         ; 0            ; 13       ; 21       ;
; sys_clk                                                  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; 0         ; 0            ; 14       ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; 2         ; 2            ; 0        ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; 0         ; 43           ; 0        ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; 0         ; 0            ; 8        ; 8        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; sys_clk                                                  ; 1         ; > 2147483647 ; 0        ; 0        ;
; sys_clk                                                  ; sys_clk                                                  ; 3725      ; 0            ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                       ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+--------------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths  ; FR Paths     ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+--------------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 199147133 ; 0            ; 0        ; 0        ;
; sys_clk                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 26        ; 0            ; 0        ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; 8         ; 8            ; 0        ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; 0         ; 0            ; 56       ; 39       ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; 0         ; 0            ; 0        ; 2335     ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; 0         ; 0            ; 13       ; 21       ;
; sys_clk                                                  ; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; 0         ; 0            ; 14       ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]                    ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; 2         ; 2            ; 0        ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; 0         ; 43           ; 0        ; 0        ;
; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA                     ; 0         ; 0            ; 8        ; 8        ;
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                           ; sys_clk                                                  ; 1         ; > 2147483647 ; 0        ; 0        ;
; sys_clk                                                  ; sys_clk                                                  ; 3725      ; 0            ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+--------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------------+----------+----------+----------+----------+
; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0        ; 4        ; 0        ; 0        ;
+--------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+--------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+---------------------------------------+----------+----------+----------+----------+
; i2c_ctrl:i2c_ctrl_inst|i2c_clk ; i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ; 0        ; 4        ; 0        ; 0        ;
+--------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 532   ; 532  ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 528   ; 528  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Feb 22 17:06:53 2022
Info: Command: quartus_sta adda_vga -c adda_vga
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'adda_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst|i2c_clk i2c_ctrl:i2c_ctrl_inst|i2c_clk
    Info (332105): create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]
    Info (332105): create_clock -period 1.000 -name i2c_ctrl:i2c_ctrl_inst|state.RD_DATA i2c_ctrl:i2c_ctrl_inst|state.RD_DATA
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -133.322
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -133.322     -1719.551 sys_clk 
    Info (332119):    -5.715       -11.151 i2c_ctrl:i2c_ctrl_inst|state.RD_DATA 
    Info (332119):    -3.776      -430.689 i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -1.397        -3.960 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):    14.092         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -1.112
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.112        -6.731 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):    -0.968        -5.894 i2c_ctrl:i2c_ctrl_inst|state.RD_DATA 
    Info (332119):    -0.584        -7.251 i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.322         0.000 sys_clk 
    Info (332119):     0.452         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.608        -3.608 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
Info (332146): Worst-case removal slack is 2.737
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.737         0.000 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -298.864 i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.216         0.000 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):     0.284         0.000 i2c_ctrl:i2c_ctrl_inst|state.RD_DATA 
    Info (332119):     9.753         0.000 sys_clk 
    Info (332119):    19.715         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -120.865
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -120.865     -1561.698 sys_clk 
    Info (332119):    -5.179       -11.371 i2c_ctrl:i2c_ctrl_inst|state.RD_DATA 
    Info (332119):    -3.485      -392.475 i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -1.362        -3.695 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):    14.980         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.938
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.938        -5.428 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):    -0.852        -5.132 i2c_ctrl:i2c_ctrl_inst|state.RD_DATA 
    Info (332119):    -0.546        -6.891 i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.307         0.000 sys_clk 
    Info (332119):     0.401         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.136        -3.136 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
Info (332146): Worst-case removal slack is 2.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.423         0.000 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -298.864 i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.057         0.000 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):     0.103         0.000 i2c_ctrl:i2c_ctrl_inst|state.RD_DATA 
    Info (332119):     9.725         0.000 sys_clk 
    Info (332119):    19.714         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -58.245
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -58.245      -744.783 sys_clk 
    Info (332119):    -2.462        -2.817 i2c_ctrl:i2c_ctrl_inst|state.RD_DATA 
    Info (332119):    -1.018       -89.248 i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):    -0.285        -0.583 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):    17.380         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.556
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.556        -3.595 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):    -0.429        -2.644 i2c_ctrl:i2c_ctrl_inst|state.RD_DATA 
    Info (332119):    -0.356        -5.273 i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.037         0.000 sys_clk 
    Info (332119):     0.186         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.500        -1.500 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
Info (332146): Worst-case removal slack is 1.698
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.698         0.000 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000      -186.000 i2c_ctrl:i2c_ctrl_inst|i2c_clk 
    Info (332119):     0.361         0.000 i2c_ctrl:i2c_ctrl_inst|state.RD_DATA 
    Info (332119):     0.395         0.000 i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] 
    Info (332119):     9.408         0.000 sys_clk 
    Info (332119):    19.737         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4748 megabytes
    Info: Processing ended: Tue Feb 22 17:07:01 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


