/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Nov 17 17:20:11 2009
 *                 MD5 Checksum         c5a869a181cd53ce96d34b0e7ab357f3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_VEC_CFG_H__
#define BCHP_VEC_CFG_H__

/***************************************************************************
 *VEC_CFG - Top-Level Controls
 ***************************************************************************/
#define BCHP_VEC_CFG_REVISION_ID                 0x007a6000 /* Revision ID Register for Video Encoder */
#define BCHP_VEC_CFG_TP_CTRL                     0x007a6004 /* Test port control Register for Video Encoder */
#define BCHP_VEC_CFG_ITU656_TEST_SEL             0x007a6008 /* ITU656 test control register */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR          0x007a600c /* RAM test control for CBAR RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0          0x007a6010 /* RAM test control for IT_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1          0x007a6014 /* RAM test control for IT_1 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2          0x007a6018 /* RAM test control for IT_2 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0       0x007a601c /* RAM test control for DTRAM_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0        0x007a6020 /* RAM test control for SCTE_0 RAM */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_1        0x007a6024 /* RAM test control for SCTE_1 RAM */
#define BCHP_VEC_CFG_VF_0_SOURCE                 0x007a6028 /* Source Select Register for VF_0 */
#define BCHP_VEC_CFG_VF_1_SOURCE                 0x007a602c /* Source Select Register for VF_1 */
#define BCHP_VEC_CFG_VF_2_SOURCE                 0x007a6030 /* Source Select Register for VF_2 */
#define BCHP_VEC_CFG_VF_3_SOURCE                 0x007a6034 /* Source Select Register for VF_3 */
#define BCHP_VEC_CFG_SECAM_0_SOURCE              0x007a6038 /* Source Select Register for SECAM_0 */
#define BCHP_VEC_CFG_SECAM_1_SOURCE              0x007a603c /* Source Select Register for SECAM_1 */
#define BCHP_VEC_CFG_SECAM_2_SOURCE              0x007a6040 /* Source Select Register for SECAM_2 */
#define BCHP_VEC_CFG_SECAM_3_SOURCE              0x007a6044 /* Source Select Register for SECAM_3 */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE              0x007a6048 /* Source Select Register for SDSRC_0 */
#define BCHP_VEC_CFG_SDSRC_1_SOURCE              0x007a604c /* Source Select Register for SDSRC_1 */
#define BCHP_VEC_CFG_SDSRC_2_SOURCE              0x007a6050 /* Source Select Register for SDSRC_2 */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE              0x007a6054 /* Source Select Register for HDSRC_0 */
#define BCHP_VEC_CFG_IT_0_SOURCE                 0x007a6058 /* Source Select Register for IT_0 */
#define BCHP_VEC_CFG_IT_1_SOURCE                 0x007a605c /* Source Select Register for IT_1 */
#define BCHP_VEC_CFG_IT_2_SOURCE                 0x007a6060 /* Source Select Register for IT_2 */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE            0x007a6064 /* Source Select Register for DVI_DTG_0 */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE         0x007a6068 /* Source Select Register for ITU656_DTG_0 */
#define BCHP_VEC_CFG_DECIM_0_SOURCE              0x007a606c /* Source Select Register for DECIM_0 */
#define BCHP_VEC_CFG_SW_RESET_IT_0               0x007a6070 /* Reset register for IT_0 */
#define BCHP_VEC_CFG_SW_RESET_IT_1               0x007a6074 /* Reset register for IT_1 */
#define BCHP_VEC_CFG_SW_RESET_IT_2               0x007a6078 /* Reset register for IT_2 */
#define BCHP_VEC_CFG_SW_RESET_VF_0               0x007a607c /* Reset register for VF_0 */
#define BCHP_VEC_CFG_SW_RESET_VF_1               0x007a6080 /* Reset register for VF_1 */
#define BCHP_VEC_CFG_SW_RESET_VF_2               0x007a6084 /* Reset register for VF_2 */
#define BCHP_VEC_CFG_SW_RESET_VF_3               0x007a6088 /* Reset register for VF_3 */
#define BCHP_VEC_CFG_SW_RESET_SECAM_0            0x007a608c /* Reset register for SECAM_0 */
#define BCHP_VEC_CFG_SW_RESET_SECAM_1            0x007a6090 /* Reset register for SECAM_1 */
#define BCHP_VEC_CFG_SW_RESET_SECAM_2            0x007a6094 /* Reset register for SECAM_2 */
#define BCHP_VEC_CFG_SW_RESET_SECAM_3            0x007a6098 /* Reset register for SECAM_3 */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0            0x007a609c /* Reset register for SDSRC_0 */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1            0x007a60a0 /* Reset register for SDSRC_1 */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_2            0x007a60a4 /* Reset register for SDSRC_2 */
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0            0x007a60a8 /* Reset register for HDSRC_0 */
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC           0x007a60ac /* Reset register for ANA_MISC */
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0            0x007a60b0 /* Reset register for DTRAM_0 */
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC           0x007a60b4 /* Reset register for VEC MISC */
#define BCHP_VEC_CFG_SW_RESET_TPG_0              0x007a60b8 /* Reset register for TPG_0 */
#define BCHP_VEC_CFG_SW_RESET_MISC               0x007a60bc /* Reset register for MISC */
#define BCHP_VEC_CFG_SW_RESET_DECIM_0            0x007a60c0 /* Reset register for DECIM_0 */
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0          0x007a60c4 /* Reset register for DVI DTG_0 */
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0          0x007a60c8 /* Reset register for DVI CSC_0 */
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0          0x007a60cc /* Reset register for DVI DVF_0 */
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0         0x007a60d0 /* Reset register for DVI MISC_0 */
#define BCHP_VEC_CFG_SW_RESET_ITU656_DTG_0       0x007a60d4 /* Reset register for ITU656 DTG_0 */
#define BCHP_VEC_CFG_SW_RESET_ITU656_CSC_0       0x007a60d8 /* Reset register for 656 CSC_0 */
#define BCHP_VEC_CFG_SW_RESET_ITU656_DVF_0       0x007a60dc /* Reset register for 656 DVF_0 */
#define BCHP_VEC_CFG_SW_RESET_ITU656_FORMATTER_0 0x007a60e0 /* Reset register for 656 Formatter 0 */
#define BCHP_VEC_CFG_SW_RESET_CCE_0              0x007a60e4 /* Reset register for CCE_0 */
#define BCHP_VEC_CFG_SW_RESET_CCE_1              0x007a60e8 /* Reset register for CCE_1 */
#define BCHP_VEC_CFG_SW_RESET_CCE_2              0x007a60ec /* Reset register for CCE_2 */
#define BCHP_VEC_CFG_SW_RESET_WSE_0              0x007a60f0 /* Reset register for WSE_0 */
#define BCHP_VEC_CFG_SW_RESET_WSE_1              0x007a60f4 /* Reset register for WSE_1 */
#define BCHP_VEC_CFG_SW_RESET_WSE_2              0x007a60f8 /* Reset register for WSE_2 */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0           0x007a60fc /* Reset register for CGMSAE_0 */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1           0x007a6100 /* Reset register for CGMSAE_1 */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_2           0x007a6104 /* Reset register for CGMSAE_2 */
#define BCHP_VEC_CFG_SW_RESET_TTE_0              0x007a6108 /* Reset register for TTE_0 */
#define BCHP_VEC_CFG_SW_RESET_TTE_1              0x007a610c /* Reset register for TTE_1 */
#define BCHP_VEC_CFG_SW_RESET_TTE_2              0x007a6110 /* Reset register for TTE_2 */
#define BCHP_VEC_CFG_SW_RESET_GSE_0              0x007a6114 /* Reset register for GSE_0 */
#define BCHP_VEC_CFG_SW_RESET_GSE_1              0x007a6118 /* Reset register for GSE_1 */
#define BCHP_VEC_CFG_SW_RESET_GSE_2              0x007a611c /* Reset register for GSE_2 */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0            0x007a6120 /* Reset register for AMOLE_0 */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1            0x007a6124 /* Reset register for AMOLE_1 */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_2            0x007a6128 /* Reset register for AMOLE_2 */
#define BCHP_VEC_CFG_SW_RESET_SCTE_0             0x007a612c /* Reset register for SCTE_0 */
#define BCHP_VEC_CFG_SW_RESET_SCTE_1             0x007a6130 /* Reset register for SCTE_1 */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0         0x007a6134 /* Reset register for PASSTHRU_0 */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1         0x007a6138 /* Reset register for PASSTHRU_1 */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_2         0x007a613c /* Reset register for PASSTHRU_2 */
#define BCHP_VEC_CFG_SW_RESET_CCE_ANCIL_0        0x007a6140 /* Reset register for CCE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_RESET_WSE_ANCIL_0        0x007a6144 /* Reset register for WSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_RESET_TTE_ANCIL_0        0x007a6148 /* Reset register for TTE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_RESET_GSE_ANCIL_0        0x007a614c /* Reset register for GSE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_ANCIL_0      0x007a6150 /* Reset register for AMOLE_ANCIL_0 */
#define BCHP_VEC_CFG_SW_RESET_ANCI656_ANCIL_0    0x007a6154 /* Reset register for ANCI656_ANCIL_0 */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_ANCIL_0   0x007a6158 /* Reset register for PASSTHRU_ANCIL_0 */
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC           0x007a615c /* Reset register for VBI_MISC */

/***************************************************************************
 *REVISION_ID - Revision ID Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VEC_CFG_REVISION_ID_reserved0_MASK                    0xffff0000
#define BCHP_VEC_CFG_REVISION_ID_reserved0_SHIFT                   16

/* VEC_CFG :: REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_MASK                  0x0000ffff
#define BCHP_VEC_CFG_REVISION_ID_REVISION_ID_SHIFT                 0

/***************************************************************************
 *TP_CTRL - Test port control Register for Video Encoder
 ***************************************************************************/
/* VEC_CFG :: TP_CTRL :: reserved0 [31:03] */
#define BCHP_VEC_CFG_TP_CTRL_reserved0_MASK                        0xfffffff8
#define BCHP_VEC_CFG_TP_CTRL_reserved0_SHIFT                       3

/* VEC_CFG :: TP_CTRL :: TP_SELECT [02:00] */
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_MASK                        0x00000007
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_SHIFT                       0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_0                        0
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_1                        1
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_2                        2
#define BCHP_VEC_CFG_TP_CTRL_TP_SELECT_TP_3                        3

/***************************************************************************
 *ITU656_TEST_SEL - ITU656 test control register
 ***************************************************************************/
/* VEC_CFG :: ITU656_TEST_SEL :: reserved0 [31:05] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_reserved0_MASK                0xffffffe0
#define BCHP_VEC_CFG_ITU656_TEST_SEL_reserved0_SHIFT               5

/* VEC_CFG :: ITU656_TEST_SEL :: SEL [04:00] */
#define BCHP_VEC_CFG_ITU656_TEST_SEL_SEL_MASK                      0x0000001f
#define BCHP_VEC_CFG_ITU656_TEST_SEL_SEL_SHIFT                     0

/***************************************************************************
 *RAM_TEST_CTRL_CBAR - RAM test control for CBAR RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: reserved0 [31:16] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_MASK             0xffff0000
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_reserved0_SHIFT            16

/* VEC_CFG :: RAM_TEST_CTRL_CBAR :: TM [15:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_MASK                    0x0000ffff
#define BCHP_VEC_CFG_RAM_TEST_CTRL_CBAR_TM_SHIFT                   0

/***************************************************************************
 *RAM_TEST_CTRL_IT_0 - RAM test control for IT_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_0_TM_SHIFT                   0

/***************************************************************************
 *RAM_TEST_CTRL_IT_1 - RAM test control for IT_1 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_1 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_1_TM_SHIFT                   0

/***************************************************************************
 *RAM_TEST_CTRL_IT_2 - RAM test control for IT_2 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_IT_2 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2_reserved0_MASK             0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2_reserved0_SHIFT            4

/* VEC_CFG :: RAM_TEST_CTRL_IT_2 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2_TM_MASK                    0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_IT_2_TM_SHIFT                   0

/***************************************************************************
 *RAM_TEST_CTRL_DTRAM_0 - RAM test control for DTRAM_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_MASK          0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_reserved0_SHIFT         4

/* VEC_CFG :: RAM_TEST_CTRL_DTRAM_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_MASK                 0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_DTRAM_0_TM_SHIFT                0

/***************************************************************************
 *RAM_TEST_CTRL_SCTE_0 - RAM test control for SCTE_0 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_SCTE_0 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0_reserved0_MASK           0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0_reserved0_SHIFT          4

/* VEC_CFG :: RAM_TEST_CTRL_SCTE_0 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0_TM_MASK                  0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_0_TM_SHIFT                 0

/***************************************************************************
 *RAM_TEST_CTRL_SCTE_1 - RAM test control for SCTE_1 RAM
 ***************************************************************************/
/* VEC_CFG :: RAM_TEST_CTRL_SCTE_1 :: reserved0 [31:04] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_1_reserved0_MASK           0xfffffff0
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_1_reserved0_SHIFT          4

/* VEC_CFG :: RAM_TEST_CTRL_SCTE_1 :: TM [03:00] */
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_1_TM_MASK                  0x0000000f
#define BCHP_VEC_CFG_RAM_TEST_CTRL_SCTE_1_TM_SHIFT                 0

/***************************************************************************
 *VF_0_SOURCE - Source Select Register for VF_0
 ***************************************************************************/
/* VEC_CFG :: VF_0_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_0_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_0_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_IT_2                       2
#define BCHP_VEC_CFG_VF_0_SOURCE_SOURCE_DISABLE                    3

/***************************************************************************
 *VF_1_SOURCE - Source Select Register for VF_1
 ***************************************************************************/
/* VEC_CFG :: VF_1_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_1_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_1_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_IT_2                       2
#define BCHP_VEC_CFG_VF_1_SOURCE_SOURCE_DISABLE                    3

/***************************************************************************
 *VF_2_SOURCE - Source Select Register for VF_2
 ***************************************************************************/
/* VEC_CFG :: VF_2_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_2_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_2_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_2_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_IT_2                       2
#define BCHP_VEC_CFG_VF_2_SOURCE_SOURCE_DISABLE                    3

/***************************************************************************
 *VF_3_SOURCE - Source Select Register for VF_3
 ***************************************************************************/
/* VEC_CFG :: VF_3_SOURCE :: reserved0 [31:02] */
#define BCHP_VEC_CFG_VF_3_SOURCE_reserved0_MASK                    0xfffffffc
#define BCHP_VEC_CFG_VF_3_SOURCE_reserved0_SHIFT                   2

/* VEC_CFG :: VF_3_SOURCE :: SOURCE [01:00] */
#define BCHP_VEC_CFG_VF_3_SOURCE_SOURCE_MASK                       0x00000003
#define BCHP_VEC_CFG_VF_3_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_VF_3_SOURCE_SOURCE_IT_0                       0
#define BCHP_VEC_CFG_VF_3_SOURCE_SOURCE_IT_1                       1
#define BCHP_VEC_CFG_VF_3_SOURCE_SOURCE_IT_2                       2
#define BCHP_VEC_CFG_VF_3_SOURCE_SOURCE_DISABLE                    3

/***************************************************************************
 *SECAM_0_SOURCE - Source Select Register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SECAM_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_SECAM_0_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: SECAM_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_2                    2
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_VF_3                    3
#define BCHP_VEC_CFG_SECAM_0_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *SECAM_1_SOURCE - Source Select Register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SECAM_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_SECAM_1_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: SECAM_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_2                    2
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_VF_3                    3
#define BCHP_VEC_CFG_SECAM_1_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *SECAM_2_SOURCE - Source Select Register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SECAM_2_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_SECAM_2_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: SECAM_2_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_2                    2
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_VF_3                    3
#define BCHP_VEC_CFG_SECAM_2_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *SECAM_3_SOURCE - Source Select Register for SECAM_3
 ***************************************************************************/
/* VEC_CFG :: SECAM_3_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_SECAM_3_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_SECAM_3_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: SECAM_3_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_SECAM_3_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_SECAM_3_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SECAM_3_SOURCE_SOURCE_VF_0                    0
#define BCHP_VEC_CFG_SECAM_3_SOURCE_SOURCE_VF_1                    1
#define BCHP_VEC_CFG_SECAM_3_SOURCE_SOURCE_VF_2                    2
#define BCHP_VEC_CFG_SECAM_3_SOURCE_SOURCE_VF_3                    3
#define BCHP_VEC_CFG_SECAM_3_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *SDSRC_0_SOURCE - Source Select Register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SDSRC_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: SDSRC_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_SSP_3                   3
#define BCHP_VEC_CFG_SDSRC_0_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *SDSRC_1_SOURCE - Source Select Register for SDSRC_1
 ***************************************************************************/
/* VEC_CFG :: SDSRC_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: SDSRC_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_SSP_3                   3
#define BCHP_VEC_CFG_SDSRC_1_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *SDSRC_2_SOURCE - Source Select Register for SDSRC_2
 ***************************************************************************/
/* VEC_CFG :: SDSRC_2_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_SDSRC_2_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_SDSRC_2_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: SDSRC_2_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_SDSRC_2_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_SDSRC_2_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_SDSRC_2_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_SDSRC_2_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_SDSRC_2_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_SDSRC_2_SOURCE_SOURCE_SSP_3                   3
#define BCHP_VEC_CFG_SDSRC_2_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *HDSRC_0_SOURCE - Source Select Register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: HDSRC_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: HDSRC_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_0                   0
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_1                   1
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_2                   2
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_SSP_3                   3
#define BCHP_VEC_CFG_HDSRC_0_SOURCE_SOURCE_DISABLE                 4

/***************************************************************************
 *IT_0_SOURCE - Source Select Register for IT_0
 ***************************************************************************/
/* VEC_CFG :: IT_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_0_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_S_2                        2
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DECIM_0                    3
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_TPG_0                      4
#define BCHP_VEC_CFG_IT_0_SOURCE_SOURCE_DISABLE                    5

/***************************************************************************
 *IT_1_SOURCE - Source Select Register for IT_1
 ***************************************************************************/
/* VEC_CFG :: IT_1_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_1_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_1_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_S_2                        2
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DECIM_0                    3
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_TPG_0                      4
#define BCHP_VEC_CFG_IT_1_SOURCE_SOURCE_DISABLE                    5

/***************************************************************************
 *IT_2_SOURCE - Source Select Register for IT_2
 ***************************************************************************/
/* VEC_CFG :: IT_2_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_IT_2_SOURCE_reserved0_MASK                    0xfffffff8
#define BCHP_VEC_CFG_IT_2_SOURCE_reserved0_SHIFT                   3

/* VEC_CFG :: IT_2_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_MASK                       0x00000007
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_SHIFT                      0
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_0                        0
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_1                        1
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_S_2                        2
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_DECIM_0                    3
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_TPG_0                      4
#define BCHP_VEC_CFG_IT_2_SOURCE_SOURCE_DISABLE                    5

/***************************************************************************
 *DVI_DTG_0_SOURCE - Source Select Register for DVI_DTG_0
 ***************************************************************************/
/* VEC_CFG :: DVI_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_MASK               0xfffffff8
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_reserved0_SHIFT              3

/* VEC_CFG :: DVI_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_MASK                  0x00000007
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_SHIFT                 0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_0                   0
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_1                   1
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_S_2                   2
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DECIM_0               3
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_TPG_0                 4
#define BCHP_VEC_CFG_DVI_DTG_0_SOURCE_SOURCE_DISABLE               5

/***************************************************************************
 *ITU656_DTG_0_SOURCE - Source Select Register for ITU656_DTG_0
 ***************************************************************************/
/* VEC_CFG :: ITU656_DTG_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_MASK            0xfffffff8
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_reserved0_SHIFT           3

/* VEC_CFG :: ITU656_DTG_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_MASK               0x00000007
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_SHIFT              0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_0                0
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_1                1
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_S_2                2
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DECIM_0            3
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_TPG_0              4
#define BCHP_VEC_CFG_ITU656_DTG_0_SOURCE_SOURCE_DISABLE            5

/***************************************************************************
 *DECIM_0_SOURCE - Source Select Register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: DECIM_0_SOURCE :: reserved0 [31:03] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_MASK                 0xfffffff8
#define BCHP_VEC_CFG_DECIM_0_SOURCE_reserved0_SHIFT                3

/* VEC_CFG :: DECIM_0_SOURCE :: SOURCE [02:00] */
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_MASK                    0x00000007
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_SHIFT                   0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_0                     0
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_1                     1
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_S_2                     2
#define BCHP_VEC_CFG_DECIM_0_SOURCE_SOURCE_DISABLE                 5

/***************************************************************************
 *SW_RESET_IT_0 - Reset register for IT_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_IT_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_IT_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_IT_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_IT_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_IT_0_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_IT_0_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_IT_1 - Reset register for IT_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_IT_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_IT_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_IT_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_IT_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_IT_1_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_IT_1_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_IT_2 - Reset register for IT_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_IT_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_IT_2_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_IT_2_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_IT_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_IT_2_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_IT_2_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_VF_0 - Reset register for VF_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VF_0_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VF_0_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_VF_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VF_0_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_VF_0_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_VF_1 - Reset register for VF_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VF_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VF_1_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VF_1_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_VF_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VF_1_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_VF_1_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_VF_2 - Reset register for VF_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VF_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VF_2_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VF_2_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_VF_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VF_2_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_VF_2_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_VF_3 - Reset register for VF_3
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VF_3 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VF_3_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VF_3_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_VF_3 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VF_3_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_VF_3_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_SECAM_0 - Reset register for SECAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SECAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SECAM_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SECAM_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SECAM_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SECAM_1 - Reset register for SECAM_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SECAM_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_1_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SECAM_1_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SECAM_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_1_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SECAM_1_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SECAM_2 - Reset register for SECAM_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SECAM_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_2_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SECAM_2_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SECAM_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_2_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SECAM_2_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SECAM_3 - Reset register for SECAM_3
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SECAM_3 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_3_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SECAM_3_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SECAM_3 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SECAM_3_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SECAM_3_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SDSRC_0 - Reset register for SDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SDSRC_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SDSRC_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SDSRC_1 - Reset register for SDSRC_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SDSRC_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SDSRC_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SDSRC_1_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SDSRC_2 - Reset register for SDSRC_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SDSRC_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_2_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SDSRC_2_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_SDSRC_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SDSRC_2_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_SDSRC_2_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_HDSRC_0 - Reset register for HDSRC_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_HDSRC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_HDSRC_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_HDSRC_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_ANA_MISC - Reset register for ANA_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_ANA_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_ANA_MISC :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_ANA_MISC_RESET_SHIFT                 0

/***************************************************************************
 *SW_RESET_DTRAM_0 - Reset register for DTRAM_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DTRAM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_DTRAM_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_DTRAM_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_VEC_MISC - Reset register for VEC MISC
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VEC_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_VEC_MISC :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_VEC_MISC_RESET_SHIFT                 0

/***************************************************************************
 *SW_RESET_TPG_0 - Reset register for TPG_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_TPG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_TPG_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_TPG_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_TPG_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_TPG_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_TPG_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_MISC - Reset register for MISC
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_MISC_reserved0_MASK                  0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_MISC_reserved0_SHIFT                 1

/* VEC_CFG :: SW_RESET_MISC :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_MISC_RESET_MASK                      0x00000001
#define BCHP_VEC_CFG_SW_RESET_MISC_RESET_SHIFT                     0

/***************************************************************************
 *SW_RESET_DECIM_0 - Reset register for DECIM_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DECIM_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DECIM_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DECIM_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_DECIM_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DECIM_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_DECIM_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_DVI_DTG_0 - Reset register for DVI DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DVI_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_RESET_DVI_DTG_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0_RESET_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_RESET_DVI_DTG_0_RESET_SHIFT                0

/***************************************************************************
 *SW_RESET_DVI_CSC_0 - Reset register for DVI CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DVI_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_RESET_DVI_CSC_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0_RESET_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_RESET_DVI_CSC_0_RESET_SHIFT                0

/***************************************************************************
 *SW_RESET_DVI_DVF_0 - Reset register for DVI DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DVI_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0_reserved0_MASK             0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0_reserved0_SHIFT            1

/* VEC_CFG :: SW_RESET_DVI_DVF_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0_RESET_MASK                 0x00000001
#define BCHP_VEC_CFG_SW_RESET_DVI_DVF_0_RESET_SHIFT                0

/***************************************************************************
 *SW_RESET_DVI_MISC_0 - Reset register for DVI MISC_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_DVI_MISC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_RESET_DVI_MISC_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0_RESET_MASK                0x00000001
#define BCHP_VEC_CFG_SW_RESET_DVI_MISC_0_RESET_SHIFT               0

/***************************************************************************
 *SW_RESET_ITU656_DTG_0 - Reset register for ITU656 DTG_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_ITU656_DTG_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_ITU656_DTG_0_reserved0_MASK          0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_ITU656_DTG_0_reserved0_SHIFT         1

/* VEC_CFG :: SW_RESET_ITU656_DTG_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_ITU656_DTG_0_RESET_MASK              0x00000001
#define BCHP_VEC_CFG_SW_RESET_ITU656_DTG_0_RESET_SHIFT             0

/***************************************************************************
 *SW_RESET_ITU656_CSC_0 - Reset register for 656 CSC_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_ITU656_CSC_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_ITU656_CSC_0_reserved0_MASK          0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_ITU656_CSC_0_reserved0_SHIFT         1

/* VEC_CFG :: SW_RESET_ITU656_CSC_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_ITU656_CSC_0_RESET_MASK              0x00000001
#define BCHP_VEC_CFG_SW_RESET_ITU656_CSC_0_RESET_SHIFT             0

/***************************************************************************
 *SW_RESET_ITU656_DVF_0 - Reset register for 656 DVF_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_ITU656_DVF_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_ITU656_DVF_0_reserved0_MASK          0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_ITU656_DVF_0_reserved0_SHIFT         1

/* VEC_CFG :: SW_RESET_ITU656_DVF_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_ITU656_DVF_0_RESET_MASK              0x00000001
#define BCHP_VEC_CFG_SW_RESET_ITU656_DVF_0_RESET_SHIFT             0

/***************************************************************************
 *SW_RESET_ITU656_FORMATTER_0 - Reset register for 656 Formatter 0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_ITU656_FORMATTER_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_ITU656_FORMATTER_0_reserved0_MASK    0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_ITU656_FORMATTER_0_reserved0_SHIFT   1

/* VEC_CFG :: SW_RESET_ITU656_FORMATTER_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_ITU656_FORMATTER_0_RESET_MASK        0x00000001
#define BCHP_VEC_CFG_SW_RESET_ITU656_FORMATTER_0_RESET_SHIFT       0

/***************************************************************************
 *SW_RESET_CCE_0 - Reset register for CCE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CCE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CCE_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CCE_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_CCE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CCE_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_CCE_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_CCE_1 - Reset register for CCE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CCE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CCE_1_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CCE_1_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_CCE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CCE_1_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_CCE_1_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_CCE_2 - Reset register for CCE_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CCE_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CCE_2_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CCE_2_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_CCE_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CCE_2_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_CCE_2_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_WSE_0 - Reset register for WSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_WSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_WSE_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_WSE_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_WSE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_WSE_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_WSE_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_WSE_1 - Reset register for WSE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_WSE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_WSE_1_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_WSE_1_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_WSE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_WSE_1_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_WSE_1_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_WSE_2 - Reset register for WSE_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_WSE_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_WSE_2_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_WSE_2_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_WSE_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_WSE_2_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_WSE_2_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_CGMSAE_0 - Reset register for CGMSAE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CGMSAE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_CGMSAE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_0_RESET_SHIFT                 0

/***************************************************************************
 *SW_RESET_CGMSAE_1 - Reset register for CGMSAE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CGMSAE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_CGMSAE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_1_RESET_SHIFT                 0

/***************************************************************************
 *SW_RESET_CGMSAE_2 - Reset register for CGMSAE_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CGMSAE_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_2_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_2_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_CGMSAE_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_2_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_CGMSAE_2_RESET_SHIFT                 0

/***************************************************************************
 *SW_RESET_TTE_0 - Reset register for TTE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_TTE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_TTE_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_TTE_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_TTE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_TTE_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_TTE_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_TTE_1 - Reset register for TTE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_TTE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_TTE_1_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_TTE_1_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_TTE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_TTE_1_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_TTE_1_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_TTE_2 - Reset register for TTE_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_TTE_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_TTE_2_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_TTE_2_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_TTE_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_TTE_2_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_TTE_2_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_GSE_0 - Reset register for GSE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_GSE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_GSE_0_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_GSE_0_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_GSE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_GSE_0_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_GSE_0_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_GSE_1 - Reset register for GSE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_GSE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_GSE_1_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_GSE_1_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_GSE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_GSE_1_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_GSE_1_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_GSE_2 - Reset register for GSE_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_GSE_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_GSE_2_reserved0_MASK                 0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_GSE_2_reserved0_SHIFT                1

/* VEC_CFG :: SW_RESET_GSE_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_GSE_2_RESET_MASK                     0x00000001
#define BCHP_VEC_CFG_SW_RESET_GSE_2_RESET_SHIFT                    0

/***************************************************************************
 *SW_RESET_AMOLE_0 - Reset register for AMOLE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_AMOLE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_AMOLE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_AMOLE_0_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_AMOLE_1 - Reset register for AMOLE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_AMOLE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_AMOLE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_AMOLE_1_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_AMOLE_2 - Reset register for AMOLE_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_AMOLE_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_2_reserved0_MASK               0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_AMOLE_2_reserved0_SHIFT              1

/* VEC_CFG :: SW_RESET_AMOLE_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_2_RESET_MASK                   0x00000001
#define BCHP_VEC_CFG_SW_RESET_AMOLE_2_RESET_SHIFT                  0

/***************************************************************************
 *SW_RESET_SCTE_0 - Reset register for SCTE_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SCTE_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SCTE_0_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SCTE_0_reserved0_SHIFT               1

/* VEC_CFG :: SW_RESET_SCTE_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SCTE_0_RESET_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_RESET_SCTE_0_RESET_SHIFT                   0

/***************************************************************************
 *SW_RESET_SCTE_1 - Reset register for SCTE_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_SCTE_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_SCTE_1_reserved0_MASK                0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_SCTE_1_reserved0_SHIFT               1

/* VEC_CFG :: SW_RESET_SCTE_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_SCTE_1_RESET_MASK                    0x00000001
#define BCHP_VEC_CFG_SW_RESET_SCTE_1_RESET_SHIFT                   0

/***************************************************************************
 *SW_RESET_PASSTHRU_0 - Reset register for PASSTHRU_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_PASSTHRU_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0_reserved0_SHIFT           1

/* VEC_CFG :: SW_RESET_PASSTHRU_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0_RESET_MASK                0x00000001
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_0_RESET_SHIFT               0

/***************************************************************************
 *SW_RESET_PASSTHRU_1 - Reset register for PASSTHRU_1
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_PASSTHRU_1 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1_reserved0_SHIFT           1

/* VEC_CFG :: SW_RESET_PASSTHRU_1 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1_RESET_MASK                0x00000001
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_1_RESET_SHIFT               0

/***************************************************************************
 *SW_RESET_PASSTHRU_2 - Reset register for PASSTHRU_2
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_PASSTHRU_2 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_2_reserved0_MASK            0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_2_reserved0_SHIFT           1

/* VEC_CFG :: SW_RESET_PASSTHRU_2 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_2_RESET_MASK                0x00000001
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_2_RESET_SHIFT               0

/***************************************************************************
 *SW_RESET_CCE_ANCIL_0 - Reset register for CCE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_CCE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_CCE_ANCIL_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_CCE_ANCIL_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_RESET_CCE_ANCIL_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_CCE_ANCIL_0_RESET_MASK               0x00000001
#define BCHP_VEC_CFG_SW_RESET_CCE_ANCIL_0_RESET_SHIFT              0

/***************************************************************************
 *SW_RESET_WSE_ANCIL_0 - Reset register for WSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_WSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_WSE_ANCIL_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_WSE_ANCIL_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_RESET_WSE_ANCIL_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_WSE_ANCIL_0_RESET_MASK               0x00000001
#define BCHP_VEC_CFG_SW_RESET_WSE_ANCIL_0_RESET_SHIFT              0

/***************************************************************************
 *SW_RESET_TTE_ANCIL_0 - Reset register for TTE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_TTE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_TTE_ANCIL_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_TTE_ANCIL_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_RESET_TTE_ANCIL_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_TTE_ANCIL_0_RESET_MASK               0x00000001
#define BCHP_VEC_CFG_SW_RESET_TTE_ANCIL_0_RESET_SHIFT              0

/***************************************************************************
 *SW_RESET_GSE_ANCIL_0 - Reset register for GSE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_GSE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_GSE_ANCIL_0_reserved0_MASK           0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_GSE_ANCIL_0_reserved0_SHIFT          1

/* VEC_CFG :: SW_RESET_GSE_ANCIL_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_GSE_ANCIL_0_RESET_MASK               0x00000001
#define BCHP_VEC_CFG_SW_RESET_GSE_ANCIL_0_RESET_SHIFT              0

/***************************************************************************
 *SW_RESET_AMOLE_ANCIL_0 - Reset register for AMOLE_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_AMOLE_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_ANCIL_0_reserved0_MASK         0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_AMOLE_ANCIL_0_reserved0_SHIFT        1

/* VEC_CFG :: SW_RESET_AMOLE_ANCIL_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_AMOLE_ANCIL_0_RESET_MASK             0x00000001
#define BCHP_VEC_CFG_SW_RESET_AMOLE_ANCIL_0_RESET_SHIFT            0

/***************************************************************************
 *SW_RESET_ANCI656_ANCIL_0 - Reset register for ANCI656_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_ANCI656_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_ANCI656_ANCIL_0_reserved0_MASK       0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_ANCI656_ANCIL_0_reserved0_SHIFT      1

/* VEC_CFG :: SW_RESET_ANCI656_ANCIL_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_ANCI656_ANCIL_0_RESET_MASK           0x00000001
#define BCHP_VEC_CFG_SW_RESET_ANCI656_ANCIL_0_RESET_SHIFT          0

/***************************************************************************
 *SW_RESET_PASSTHRU_ANCIL_0 - Reset register for PASSTHRU_ANCIL_0
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_PASSTHRU_ANCIL_0 :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_ANCIL_0_reserved0_MASK      0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_ANCIL_0_reserved0_SHIFT     1

/* VEC_CFG :: SW_RESET_PASSTHRU_ANCIL_0 :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_ANCIL_0_RESET_MASK          0x00000001
#define BCHP_VEC_CFG_SW_RESET_PASSTHRU_ANCIL_0_RESET_SHIFT         0

/***************************************************************************
 *SW_RESET_VBI_MISC - Reset register for VBI_MISC
 ***************************************************************************/
/* VEC_CFG :: SW_RESET_VBI_MISC :: reserved0 [31:01] */
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC_reserved0_MASK              0xfffffffe
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC_reserved0_SHIFT             1

/* VEC_CFG :: SW_RESET_VBI_MISC :: RESET [00:00] */
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC_RESET_MASK                  0x00000001
#define BCHP_VEC_CFG_SW_RESET_VBI_MISC_RESET_SHIFT                 0

#endif /* #ifndef BCHP_VEC_CFG_H__ */

/* End of File */
